<stg><name>music</name>


<trans_list>

<trans id="1865" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
<literal name="icmp_ln291_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
<literal name="icmp_ln291_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln292_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln292_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln293_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln293_1" val="1"/>
<literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln293_1" val="1"/>
<literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
<literal name="icmp_ln294_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
<literal name="icmp_ln294_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="11" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
<literal name="icmp_ln295_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
<literal name="icmp_ln295_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
<literal name="icmp_ln296_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
<literal name="icmp_ln296_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="14" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="16" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="25" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="26" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="27" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="27" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="29" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="30" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="41" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="43" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="51" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="52" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="60" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="61" to="232">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="73" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="74" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="84" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="85" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="86" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="87" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="92" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="99" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="101" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="101" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="103" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="103" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
<literal name="icmp_ln14_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="103" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
<literal name="icmp_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="105" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="105" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="107" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="107" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="108" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="109" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="110" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="111" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="113" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="114" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="114" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="115" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="120" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="121" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="123" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="123" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="126" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="126" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="127" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="128" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="132" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="132" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="140" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="141" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="141" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="143" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="143" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="148" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="149" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="149" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="150" to="151">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="150" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="155" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="168" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="175" to="176">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="175" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="183" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="184" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="185" to="186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="185" to="191">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="186" to="187">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="186" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="188" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="190" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="191" to="192">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="191" to="195">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="192" to="193">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="192" to="191">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="194" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="195" to="196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="195" to="207">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="198" to="199">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="198" to="195">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="206" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="207" to="208">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="207" to="215">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="208" to="209">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="208" to="207">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="209" to="210">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="209" to="208">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="214" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="215" to="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="215" to="223">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="216" to="217">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="216" to="215">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="217" to="218">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="217" to="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="222" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="223" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="223" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="224" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="224" to="230">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="229" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="231" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="232" to="233">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="234" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="235" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %data_im_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_im)

]]></Node>
<StgValue><ssdm name="data_im_read"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %data_re_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_re)

]]></Node>
<StgValue><ssdm name="data_re_read"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_40 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_im_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="30">
<![CDATA[
:3  %p_cast19 = zext i30 %tmp_40 to i31

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_41 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_re_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="30">
<![CDATA[
:5  %p_cast = zext i30 %tmp_41 to i31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %data), !map !108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %P_sm_data), !map !115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %P_sm_user_V), !map !121

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %P_sm_last_V), !map !125

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:10  %Q_temp_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Q_temp_M_real"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:11  %Q_temp_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Q_temp_M_imag"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:12  %R_temp_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="R_temp_M_real"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:13  %R_temp_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="R_temp_M_imag"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:14  %Rx_temp_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:15  %Rx_temp_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:16  %eig_mat_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="eig_mat_M_real"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:17  %eig_mat_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="eig_mat_M_imag"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !129

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @music_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:20  %FFT_Buffer_re = alloca [1024 x float], align 16

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:21  %FFT_Buffer_im = alloca [1024 x float], align 16

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:22  %Autocorr_Buffer_M_r = alloca [40 x float], align 4

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_r"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:23  %Autocorr_Buffer_M_i = alloca [40 x float], align 4

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_i"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:24  %U_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="U_M_real"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:25  %U_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="U_M_imag"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:26  %Un_M_real = alloca [8 x float], align 4

]]></Node>
<StgValue><ssdm name="Un_M_real"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:27  %Un_M_imag = alloca [8 x float], align 4

]]></Node>
<StgValue><ssdm name="Un_M_imag"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:28  %temp_mat_M_real = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="temp_mat_M_real"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:29  %temp_mat_M_imag = alloca [16 x float], align 4

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
:30  %AUU_M_real = alloca [1444 x float], align 4

]]></Node>
<StgValue><ssdm name="AUU_M_real"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
:31  %AUU_M_imag = alloca [1444 x float], align 4

]]></Node>
<StgValue><ssdm name="AUU_M_imag"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:32  %a_theta_M_real = alloca [1444 x float], align 4

]]></Node>
<StgValue><ssdm name="a_theta_M_real"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:33  %a_theta_M_imag = alloca [1444 x float], align 4

]]></Node>
<StgValue><ssdm name="a_theta_M_imag"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:34  %eigval = alloca [4 x float], align 16

]]></Node>
<StgValue><ssdm name="eigval"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="64">
<![CDATA[
:35  %sort_index = alloca [4 x i3], align 1

]]></Node>
<StgValue><ssdm name="sort_index"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:36  %w = alloca [361 x float], align 16

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(float* %P_sm_data, i1* %P_sm_user_V, i1* %P_sm_last_V, [5 x i8]* @p_str12, i32 1, i32 1, [5 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln282"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln283"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(float* %data, [6 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 40960, [5 x i8]* @p_str16, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln284"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i32 %data_re, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 40960, [1 x i8]* @bundle, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln284"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i32 %data_im, [10 x i8]* @mode8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 40960, [1 x i8]* @bundle9, [6 x i8]* @p_str17, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln285"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
arrayctor.loop:0  %phi_ln291 = phi i4 [ 0, %0 ], [ %add_ln291, %arrayctor.loop1 ]

]]></Node>
<StgValue><ssdm name="phi_ln291"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop:1  %add_ln291 = add i4 %phi_ln291, 1

]]></Node>
<StgValue><ssdm name="add_ln291"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop:3  br label %arrayctor.loop3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop3:0  %phi_ln291_1 = phi i2 [ 0, %arrayctor.loop ], [ %add_ln291_1, %arrayctor.loop3 ]

]]></Node>
<StgValue><ssdm name="phi_ln291_1"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop3:1  %add_ln291_1 = add i2 %phi_ln291_1, 1

]]></Node>
<StgValue><ssdm name="add_ln291_1"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
arrayctor.loop3:2  %tmp_26 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %phi_ln291, i2 %phi_ln291_1)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="6">
<![CDATA[
arrayctor.loop3:3  %zext_ln1027 = zext i6 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3:4  %Autocorr_Buffer_M_r_1 = getelementptr [40 x float]* %Autocorr_Buffer_M_r, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_r_1"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3:5  %Autocorr_Buffer_M_i_1 = getelementptr [40 x float]* %Autocorr_Buffer_M_i, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_i_1"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayctor.loop3:6  store float 0.000000e+00, float* %Autocorr_Buffer_M_r_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayctor.loop3:7  store float 0.000000e+00, float* %Autocorr_Buffer_M_i_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop3:8  %icmp_ln291 = icmp eq i2 %phi_ln291_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln291"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop3:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop3:10  br i1 %icmp_ln291, label %arrayctor.loop1, label %arrayctor.loop3

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop1:0  %icmp_ln291_1 = icmp eq i4 %phi_ln291, -7

]]></Node>
<StgValue><ssdm name="icmp_ln291_1"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1:1  br i1 %icmp_ln291_1, label %arrayctor.loop4.preheader, label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
<literal name="icmp_ln291_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:0  br label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop4:0  %phi_ln292 = phi i2 [ %add_ln292, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln292"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop4:1  %add_ln292 = add i2 %phi_ln292, 1

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop4:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4:3  br label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop7:0  %phi_ln292_1 = phi i2 [ 0, %arrayctor.loop4 ], [ %add_ln292_1, %arrayctor.loop7 ]

]]></Node>
<StgValue><ssdm name="phi_ln292_1"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop7:1  %add_ln292_1 = add i2 %phi_ln292_1, 1

]]></Node>
<StgValue><ssdm name="add_ln292_1"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop7:2  %tmp_42 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln292, i2 %phi_ln292_1)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop7:3  %zext_ln1027_2 = zext i4 %tmp_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_2"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7:4  %U_M_real_addr = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln1027_2

]]></Node>
<StgValue><ssdm name="U_M_real_addr"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7:5  %U_M_imag_addr = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln1027_2

]]></Node>
<StgValue><ssdm name="U_M_imag_addr"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop7:6  store float 0.000000e+00, float* %U_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop7:7  store float 0.000000e+00, float* %U_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop7:8  %icmp_ln292 = icmp eq i2 %phi_ln292_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop7:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop7:10  br i1 %icmp_ln292, label %arrayctor.loop45, label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop45:0  %icmp_ln292_1 = icmp eq i2 %phi_ln292, -1

]]></Node>
<StgValue><ssdm name="icmp_ln292_1"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop45:1  br i1 %icmp_ln292_1, label %arrayctor.loop8.preheader, label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln292_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop8.preheader:0  br label %arrayctor.loop8

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop8:0  %phi_ln293 = phi i2 [ %add_ln293, %arrayctor.loop89 ], [ 0, %arrayctor.loop8.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln293"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop8:1  %add_ln293 = add i2 %phi_ln293, 1

]]></Node>
<StgValue><ssdm name="add_ln293"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop8:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop8:3  br label %arrayctor.loop11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="318" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayctor.loop11:0  %phi_ln293_1 = phi i1 [ false, %arrayctor.loop8 ], [ %xor_ln293, %arrayctor.loop11 ]

]]></Node>
<StgValue><ssdm name="phi_ln293_1"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop11:1  %xor_ln293 = xor i1 %phi_ln293_1, true

]]></Node>
<StgValue><ssdm name="xor_ln293"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
arrayctor.loop11:2  %tmp_54 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %phi_ln293, i1 %phi_ln293_1)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="3">
<![CDATA[
arrayctor.loop11:3  %zext_ln1027_3 = zext i3 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_3"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop11:4  %Un_M_real_addr = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln1027_3

]]></Node>
<StgValue><ssdm name="Un_M_real_addr"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop11:5  %Un_M_imag_addr = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln1027_3

]]></Node>
<StgValue><ssdm name="Un_M_imag_addr"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayctor.loop11:6  store float 0.000000e+00, float* %Un_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
arrayctor.loop11:7  store float 0.000000e+00, float* %Un_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop11:8  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop11:9  br i1 %phi_ln293_1, label %arrayctor.loop89, label %arrayctor.loop11

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln293_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop89:0  %icmp_ln293 = icmp eq i2 %phi_ln293, -1

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln293_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop89:1  br i1 %icmp_ln293, label %arrayctor.loop12.preheader, label %arrayctor.loop8

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln293_1" val="1"/>
<literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop12.preheader:0  br label %arrayctor.loop12

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop12:0  %phi_ln294 = phi i2 [ %add_ln294, %arrayctor.loop1213 ], [ 0, %arrayctor.loop12.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln294"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop12:1  %add_ln294 = add i2 %phi_ln294, 1

]]></Node>
<StgValue><ssdm name="add_ln294"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop12:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop12:3  br label %arrayctor.loop15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop15:0  %phi_ln294_1 = phi i2 [ 0, %arrayctor.loop12 ], [ %add_ln294_1, %arrayctor.loop15 ]

]]></Node>
<StgValue><ssdm name="phi_ln294_1"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop15:1  %add_ln294_1 = add i2 %phi_ln294_1, 1

]]></Node>
<StgValue><ssdm name="add_ln294_1"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop15:2  %tmp_56 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln294, i2 %phi_ln294_1)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop15:3  %zext_ln1027_4 = zext i4 %tmp_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_4"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop15:4  %temp_mat_M_real_add = getelementptr [16 x float]* %temp_mat_M_real, i64 0, i64 %zext_ln1027_4

]]></Node>
<StgValue><ssdm name="temp_mat_M_real_add"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop15:5  %temp_mat_M_imag_add = getelementptr [16 x float]* %temp_mat_M_imag, i64 0, i64 %zext_ln1027_4

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag_add"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop15:6  store float 0.000000e+00, float* %temp_mat_M_real_add, align 8

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop15:7  store float 0.000000e+00, float* %temp_mat_M_imag_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop15:8  %icmp_ln294 = icmp eq i2 %phi_ln294_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln294"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop15:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop15:10  br i1 %icmp_ln294, label %arrayctor.loop1213, label %arrayctor.loop15

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1213:0  %icmp_ln294_1 = icmp eq i2 %phi_ln294, -1

]]></Node>
<StgValue><ssdm name="icmp_ln294_1"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1213:1  br i1 %icmp_ln294_1, label %arrayctor.loop16.preheader, label %arrayctor.loop12

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln294" val="1"/>
<literal name="icmp_ln294_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop16.preheader:0  br label %arrayctor.loop16

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
arrayctor.loop16:0  %phi_ln295 = phi i9 [ %add_ln295, %arrayctor.loop1617 ], [ 0, %arrayctor.loop16.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln295"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop16:1  %add_ln295 = add i9 %phi_ln295, 1

]]></Node>
<StgValue><ssdm name="add_ln295"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop16:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop16:3  br label %arrayctor.loop19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop19:0  %phi_ln295_1 = phi i2 [ 0, %arrayctor.loop16 ], [ %add_ln295_1, %arrayctor.loop19 ]

]]></Node>
<StgValue><ssdm name="phi_ln295_1"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop19:1  %add_ln295_1 = add i2 %phi_ln295_1, 1

]]></Node>
<StgValue><ssdm name="add_ln295_1"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
arrayctor.loop19:2  %tmp_66 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %phi_ln295, i2 %phi_ln295_1)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="11">
<![CDATA[
arrayctor.loop19:3  %zext_ln1027_5 = zext i11 %tmp_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_5"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop19:4  %AUU_M_real_addr = getelementptr [1444 x float]* %AUU_M_real, i64 0, i64 %zext_ln1027_5

]]></Node>
<StgValue><ssdm name="AUU_M_real_addr"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop19:5  %AUU_M_imag_addr = getelementptr [1444 x float]* %AUU_M_imag, i64 0, i64 %zext_ln1027_5

]]></Node>
<StgValue><ssdm name="AUU_M_imag_addr"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayctor.loop19:6  store float 0.000000e+00, float* %AUU_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayctor.loop19:7  store float 0.000000e+00, float* %AUU_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop19:8  %icmp_ln295 = icmp eq i2 %phi_ln295_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop19:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop19:10  br i1 %icmp_ln295, label %arrayctor.loop1617, label %arrayctor.loop19

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop1617:0  %icmp_ln295_1 = icmp eq i9 %phi_ln295, -152

]]></Node>
<StgValue><ssdm name="icmp_ln295_1"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1617:1  br i1 %icmp_ln295_1, label %arrayctor.loop20.preheader, label %arrayctor.loop16

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln295" val="1"/>
<literal name="icmp_ln295_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop20.preheader:0  br label %arrayctor.loop20

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop20:0  %phi_ln296 = phi i2 [ %add_ln296, %arrayctor.loop2021 ], [ 0, %arrayctor.loop20.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln296"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
arrayctor.loop20:1  %phi_mul = phi i11 [ %add_ln296_2, %arrayctor.loop2021 ], [ 0, %arrayctor.loop20.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop20:2  %add_ln296_2 = add i11 %phi_mul, 361

]]></Node>
<StgValue><ssdm name="add_ln296_2"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop20:3  %add_ln296 = add i2 %phi_ln296, 1

]]></Node>
<StgValue><ssdm name="add_ln296"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop20:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop20:5  br label %arrayctor.loop23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
arrayctor.loop23:0  %phi_ln296_1 = phi i9 [ 0, %arrayctor.loop20 ], [ %add_ln296_1, %arrayctor.loop23 ]

]]></Node>
<StgValue><ssdm name="phi_ln296_1"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop23:1  %add_ln296_1 = add i9 %phi_ln296_1, 1

]]></Node>
<StgValue><ssdm name="add_ln296_1"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="9">
<![CDATA[
arrayctor.loop23:2  %zext_ln1027_10 = zext i9 %phi_ln296_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln1027_10"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayctor.loop23:3  %add_ln1027 = add i11 %phi_mul, %zext_ln1027_10

]]></Node>
<StgValue><ssdm name="add_ln1027"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="11">
<![CDATA[
arrayctor.loop23:4  %zext_ln1027_11 = zext i11 %add_ln1027 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_11"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop23:5  %a_theta_M_real_addr = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln1027_11

]]></Node>
<StgValue><ssdm name="a_theta_M_real_addr"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop23:6  %a_theta_M_imag_addr = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln1027_11

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_addr"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayctor.loop23:7  store float 0.000000e+00, float* %a_theta_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayctor.loop23:8  store float 0.000000e+00, float* %a_theta_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayctor.loop23:9  %icmp_ln296 = icmp eq i9 %phi_ln296_1, -152

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop23:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop23:11  br i1 %icmp_ln296, label %arrayctor.loop2021, label %arrayctor.loop23

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop2021:0  %icmp_ln296_1 = icmp eq i2 %phi_ln296, -1

]]></Node>
<StgValue><ssdm name="icmp_ln296_1"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop2021:1  br i1 %icmp_ln296_1, label %.preheader256.preheader, label %arrayctor.loop20

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln296" val="1"/>
<literal name="icmp_ln296_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.preheader256.preheader:0  br label %.preheader256

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader256:0  %l_0 = phi i4 [ %l, %.preheader256.loopexit ], [ 0, %.preheader256.preheader ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader256:1  %icmp_ln302 = icmp eq i4 %l_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader256:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader256:3  %l = add i4 %l_0, 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader256:4  br i1 %icmp_ln302, label %.preheader29.preheader, label %.preheader31.preheader

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader31.preheader:0  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %l_0, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.preheader31.preheader:1  br label %.preheader31

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
.preheader29.preheader:0  br label %.preheader29

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader31:0  %n_0 = phi i3 [ 0, %.preheader31.preheader ], [ %n_1, %.preheader31.loopexit ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader31:1  %icmp_ln303 = icmp eq i3 %n_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln303"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader31:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader31:3  %n_1 = add i3 %n_0, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader31:4  br i1 %icmp_ln303, label %.preheader256.loopexit, label %.preheader30.preheader

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="17" op_0_bw="3">
<![CDATA[
.preheader30.preheader:0  %zext_ln304_1 = zext i3 %n_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln304_1"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.preheader30.preheader:1  br label %.preheader30

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
.preheader256.loopexit:0  br label %.preheader256

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader30:0  %j_0 = phi i11 [ %j, %1 ], [ 0, %.preheader30.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="11">
<![CDATA[
.preheader30:1  %zext_ln304 = zext i11 %j_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader30:2  %icmp_ln304 = icmp eq i11 %j_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader30:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="408" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader30:4  %j = add i11 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="409" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30:5  br i1 %icmp_ln304, label %.preheader55.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="410" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %add_ln305 = add i14 %shl_ln, %zext_ln304

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
:1  %tmp_35 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln305, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="17" op_0_bw="16">
<![CDATA[
:2  %zext_ln305 = zext i16 %tmp_35 to i17

]]></Node>
<StgValue><ssdm name="zext_ln305"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %add_ln305_1 = add i17 %zext_ln304_1, %zext_ln305

]]></Node>
<StgValue><ssdm name="add_ln305_1"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="31" op_0_bw="17">
<![CDATA[
:4  %zext_ln305_1 = zext i17 %add_ln305_1 to i31

]]></Node>
<StgValue><ssdm name="zext_ln305_1"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %add_ln305_2 = add i31 %zext_ln305_1, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln305_2"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
.preheader55.preheader:0  br label %.preheader55

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="31">
<![CDATA[
:6  %zext_ln305_3 = zext i31 %add_ln305_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln305_3"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:7  %data_addr = getelementptr float* %data, i64 %zext_ln305_3

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="420" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="421" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="422" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="423" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="424" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="425" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="426" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:9  %data_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr)

]]></Node>
<StgValue><ssdm name="data_addr_read"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="427" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="11">
<![CDATA[
:10  %zext_ln305_2 = zext i11 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln305_2"/></StgValue>
</operation>

<operation id="428" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %FFT_Buffer_re_addr = getelementptr inbounds [1024 x float]* %FFT_Buffer_re, i64 0, i64 %zext_ln305_2

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_addr"/></StgValue>
</operation>

<operation id="429" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:12  store float %data_addr_read, float* %FFT_Buffer_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="430" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %FFT_Buffer_im_addr = getelementptr inbounds [1024 x float]* %FFT_Buffer_im, i64 0, i64 %zext_ln305_2

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_addr"/></StgValue>
</operation>

<operation id="431" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:14  store float 0.000000e+00, float* %FFT_Buffer_im_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="432" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader30

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="433" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader55:0  %input_assign = phi i11 [ %i_6, %._crit_edge.i.i ], [ 0, %.preheader55.preheader ]

]]></Node>
<StgValue><ssdm name="input_assign"/></StgValue>
</operation>

<operation id="434" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="11">
<![CDATA[
.preheader55:1  %trunc_ln120 = trunc i11 %input_assign to i10

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="435" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11">
<![CDATA[
.preheader55:2  %zext_ln120 = zext i11 %input_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="436" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader55:3  %icmp_ln158 = icmp eq i11 %input_assign, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln158"/></StgValue>
</operation>

<operation id="437" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader55:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader55:5  %i_6 = add i11 1, %input_assign

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="439" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55:6  br i1 %icmp_ln158, label %bit_reverse.exit.i.preheader, label %.preheader54.preheader

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="440" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
.preheader54.preheader:0  br label %.preheader54

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="441" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln158" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
bit_reverse.exit.i.preheader:0  br label %bit_reverse.exit.i

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="442" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader54:0  %reversed = phi i32 [ %rev, %2 ], [ 0, %.preheader54.preheader ]

]]></Node>
<StgValue><ssdm name="reversed"/></StgValue>
</operation>

<operation id="443" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader54:1  %i_0_i_i_i = phi i4 [ %i_4, %2 ], [ 0, %.preheader54.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i"/></StgValue>
</operation>

<operation id="444" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader54:2  %p_0_i_i_i = phi i10 [ %zext_ln125, %2 ], [ %trunc_ln120, %.preheader54.preheader ]

]]></Node>
<StgValue><ssdm name="p_0_i_i_i"/></StgValue>
</operation>

<operation id="445" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader54:3  %icmp_ln123 = icmp eq i4 %i_0_i_i_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="446" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader54:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="447" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader54:5  %i_4 = add i4 %i_0_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="448" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader54:6  br i1 %icmp_ln123, label %reverse_bits.exit.i.i, label %2

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="449" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="31" op_0_bw="32">
<![CDATA[
:0  %trunc_ln124 = trunc i32 %reversed to i31

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="450" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="10">
<![CDATA[
:1  %trunc_ln123 = trunc i10 %p_0_i_i_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln123"/></StgValue>
</operation>

<operation id="451" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:2  %rev = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %trunc_ln124, i1 %trunc_ln123)

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="452" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %input_assign_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0_i_i_i, i32 1, i32 9)

]]></Node>
<StgValue><ssdm name="input_assign_1"/></StgValue>
</operation>

<operation id="453" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="9">
<![CDATA[
:4  %zext_ln125 = zext i9 %input_assign_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="454" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader54

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="455" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
reverse_bits.exit.i.i:0  %icmp_ln160 = icmp ugt i32 %zext_ln120, %reversed

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="456" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
reverse_bits.exit.i.i:1  br i1 %icmp_ln160, label %._crit_edge.i.i, label %3

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="457" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln162 = zext i11 %input_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="458" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %FFT_Buffer_re_addr_1 = getelementptr inbounds [1024 x float]* %FFT_Buffer_re, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_addr_1"/></StgValue>
</operation>

<operation id="459" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
:2  %temp = load float* %FFT_Buffer_re_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="460" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="32">
<![CDATA[
:3  %zext_ln163 = zext i32 %reversed to i64

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="461" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %FFT_Buffer_re_addr_2 = getelementptr inbounds [1024 x float]* %FFT_Buffer_re, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_addr_2"/></StgValue>
</operation>

<operation id="462" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
:5  %FFT_Buffer_re_load = load float* %FFT_Buffer_re_addr_2, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load"/></StgValue>
</operation>

<operation id="463" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %FFT_Buffer_im_addr_1 = getelementptr inbounds [1024 x float]* %FFT_Buffer_im, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_addr_1"/></StgValue>
</operation>

<operation id="464" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="10">
<![CDATA[
:9  %temp_1 = load float* %FFT_Buffer_im_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="465" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %FFT_Buffer_im_addr_2 = getelementptr inbounds [1024 x float]* %FFT_Buffer_im, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_addr_2"/></StgValue>
</operation>

<operation id="466" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
:11  %FFT_Buffer_im_load = load float* %FFT_Buffer_im_addr_2, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="467" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="10">
<![CDATA[
:2  %temp = load float* %FFT_Buffer_re_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="468" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="10">
<![CDATA[
:5  %FFT_Buffer_re_load = load float* %FFT_Buffer_re_addr_2, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load"/></StgValue>
</operation>

<operation id="469" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  store float %FFT_Buffer_re_load, float* %FFT_Buffer_re_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="470" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="10">
<![CDATA[
:9  %temp_1 = load float* %FFT_Buffer_im_addr_1, align 4

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="471" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="10">
<![CDATA[
:11  %FFT_Buffer_im_load = load float* %FFT_Buffer_im_addr_2, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load"/></StgValue>
</operation>

<operation id="472" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  store float %FFT_Buffer_im_load, float* %FFT_Buffer_im_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="473" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
:7  store float %temp, float* %FFT_Buffer_re_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="474" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
:13  store float %temp_1, float* %FFT_Buffer_im_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="475" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="476" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:0  br label %.preheader55

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="477" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bit_reverse.exit.i:0  %stage_0_i = phi i4 [ %stage, %stages_end ], [ 1, %bit_reverse.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="stage_0_i"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="4">
<![CDATA[
bit_reverse.exit.i:1  %zext_ln225 = zext i4 %stage_0_i to i11

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bit_reverse.exit.i:2  %icmp_ln225 = icmp eq i4 %stage_0_i, -5

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bit_reverse.exit.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bit_reverse.exit.i:4  br i1 %icmp_ln225, label %fft.exit.preheader, label %stages_begin

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="482" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
stages_begin:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
stages_begin:2  %DFTpts = shl i11 1, %zext_ln225

]]></Node>
<StgValue><ssdm name="DFTpts"/></StgValue>
</operation>

<operation id="484" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="11">
<![CDATA[
stages_begin:3  %zext_ln227 = zext i11 %DFTpts to i32

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="485" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
stages_begin:4  %trunc_ln6 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %DFTpts, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="486" st_id="30" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="32">
<![CDATA[
stages_begin:6  %tmp_4 = sitofp i32 %zext_ln227 to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="487" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
fft.exit.preheader:0  br label %fft.exit

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="488" st_id="31" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="32">
<![CDATA[
stages_begin:6  %tmp_4 = sitofp i32 %zext_ln227 to double

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="489" st_id="32" stage="8" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
stages_begin:7  %tmp_7 = fdiv double 0xC01921FB5444261E, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="490" st_id="33" stage="7" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
stages_begin:7  %tmp_7 = fdiv double 0xC01921FB5444261E, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="491" st_id="34" stage="6" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
stages_begin:7  %tmp_7 = fdiv double 0xC01921FB5444261E, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="492" st_id="35" stage="5" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
stages_begin:7  %tmp_7 = fdiv double 0xC01921FB5444261E, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="493" st_id="36" stage="4" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
stages_begin:7  %tmp_7 = fdiv double 0xC01921FB5444261E, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="494" st_id="37" stage="3" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
stages_begin:7  %tmp_7 = fdiv double 0xC01921FB5444261E, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="495" st_id="38" stage="2" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
stages_begin:7  %tmp_7 = fdiv double 0xC01921FB5444261E, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="496" st_id="39" stage="1" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
stages_begin:7  %tmp_7 = fdiv double 0xC01921FB5444261E, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="497" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
stages_begin:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln226"/></StgValue>
</operation>

<operation id="498" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="10">
<![CDATA[
stages_begin:5  %numBF = zext i10 %trunc_ln6 to i32

]]></Node>
<StgValue><ssdm name="numBF"/></StgValue>
</operation>

<operation id="499" st_id="40" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="64">
<![CDATA[
stages_begin:8  %e = fptrunc double %tmp_7 to float

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="500" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
stages_begin:9  br label %4

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="501" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %i_5 = phi i10 [ 0, %stages_begin ], [ %j_2, %butterfly_end ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="502" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %p_x_assign_5 = phi float [ 0.000000e+00, %stages_begin ], [ %a, %butterfly_end ]

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>

<operation id="503" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="10">
<![CDATA[
:2  %i_5_cast = zext i10 %i_5 to i32

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="504" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 512, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="505" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %icmp_ln235 = icmp eq i10 %i_5, %trunc_ln6

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="506" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %j_2 = add i10 %i_5, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="507" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln235, label %stages_end, label %butterfly_begin

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="508" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
butterfly_begin:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="509" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="100" op_4_bw="30" op_5_bw="23" op_6_bw="15">
<![CDATA[
butterfly_begin:2  %c = call fastcc float @"sin_or_cos<float>"(float %p_x_assign_5, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="510" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="100" op_4_bw="30" op_5_bw="23" op_6_bw="15">
<![CDATA[
butterfly_begin:3  %s = call fastcc float @"sin_or_cos<float>"(float %p_x_assign_5, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="511" st_id="41" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
butterfly_begin:4  %a = fadd float %p_x_assign_5, %e

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="512" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
stages_end:0  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str9, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="513" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
stages_end:1  %stage = add i4 %stage_0_i, 1

]]></Node>
<StgValue><ssdm name="stage"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln235" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
stages_end:2  br label %bit_reverse.exit.i

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="515" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
butterfly_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln236"/></StgValue>
</operation>

<operation id="516" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="100" op_4_bw="30" op_5_bw="23" op_6_bw="15">
<![CDATA[
butterfly_begin:2  %c = call fastcc float @"sin_or_cos<float>"(float %p_x_assign_5, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="517" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="100" op_4_bw="30" op_5_bw="23" op_6_bw="15">
<![CDATA[
butterfly_begin:3  %s = call fastcc float @"sin_or_cos<float>"(float %p_x_assign_5, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="518" st_id="42" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
butterfly_begin:4  %a = fadd float %p_x_assign_5, %e

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="519" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
butterfly_begin:5  br label %5

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="520" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i32 [ %i_5_cast, %butterfly_begin ], [ %i_7, %DFTpts1 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="521" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_68 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0_i, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="522" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:2  %icmp_ln243 = icmp slt i22 %tmp_68, 1

]]></Node>
<StgValue><ssdm name="icmp_ln243"/></StgValue>
</operation>

<operation id="523" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln243, label %DFTpts1, label %butterfly_end

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="524" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:3  %i_lower = add nsw i32 %i_0_i, %numBF

]]></Node>
<StgValue><ssdm name="i_lower"/></StgValue>
</operation>

<operation id="525" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="32">
<![CDATA[
DFTpts1:4  %sext_ln250 = sext i32 %i_lower to i64

]]></Node>
<StgValue><ssdm name="sext_ln250"/></StgValue>
</operation>

<operation id="526" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
DFTpts1:5  %FFT_Buffer_re_addr_4 = getelementptr inbounds [1024 x float]* %FFT_Buffer_re, i64 0, i64 %sext_ln250

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_addr_4"/></StgValue>
</operation>

<operation id="527" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="10">
<![CDATA[
DFTpts1:6  %FFT_Buffer_re_load_2 = load float* %FFT_Buffer_re_addr_4, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load_2"/></StgValue>
</operation>

<operation id="528" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
DFTpts1:8  %FFT_Buffer_im_addr_4 = getelementptr inbounds [1024 x float]* %FFT_Buffer_im, i64 0, i64 %sext_ln250

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_addr_4"/></StgValue>
</operation>

<operation id="529" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="10">
<![CDATA[
DFTpts1:9  %FFT_Buffer_im_load_2 = load float* %FFT_Buffer_im_addr_4, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load_2"/></StgValue>
</operation>

<operation id="530" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="32">
<![CDATA[
DFTpts1:15  %sext_ln253 = sext i32 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="sext_ln253"/></StgValue>
</operation>

<operation id="531" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
DFTpts1:16  %FFT_Buffer_re_addr_5 = getelementptr inbounds [1024 x float]* %FFT_Buffer_re, i64 0, i64 %sext_ln253

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_addr_5"/></StgValue>
</operation>

<operation id="532" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
DFTpts1:20  %FFT_Buffer_im_addr_5 = getelementptr inbounds [1024 x float]* %FFT_Buffer_im, i64 0, i64 %sext_ln253

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_addr_5"/></StgValue>
</operation>

<operation id="533" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:31  %i_7 = add nsw i32 %zext_ln227, %i_0_i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="534" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
butterfly_end:0  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="535" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln243" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
butterfly_end:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="536" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="10">
<![CDATA[
DFTpts1:6  %FFT_Buffer_re_load_2 = load float* %FFT_Buffer_re_addr_4, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load_2"/></StgValue>
</operation>

<operation id="537" st_id="44" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:7  %tmp_1 = fmul float %FFT_Buffer_re_load_2, %c

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="538" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="10">
<![CDATA[
DFTpts1:9  %FFT_Buffer_im_load_2 = load float* %FFT_Buffer_im_addr_4, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load_2"/></StgValue>
</operation>

<operation id="539" st_id="44" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:10  %tmp_2 = fmul float %FFT_Buffer_im_load_2, %s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="540" st_id="44" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:12  %tmp_10 = fmul float %FFT_Buffer_im_load_2, %c

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="541" st_id="44" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:13  %tmp_11 = fmul float %FFT_Buffer_re_load_2, %s

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="542" st_id="45" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:7  %tmp_1 = fmul float %FFT_Buffer_re_load_2, %c

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="543" st_id="45" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:10  %tmp_2 = fmul float %FFT_Buffer_im_load_2, %s

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="544" st_id="45" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:11  %temp_R = fsub float %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="545" st_id="45" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:12  %tmp_10 = fmul float %FFT_Buffer_im_load_2, %c

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="546" st_id="45" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:13  %tmp_11 = fmul float %FFT_Buffer_re_load_2, %s

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="547" st_id="45" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:14  %temp_I = fadd float %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="548" st_id="46" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:11  %temp_R = fsub float %tmp_1, %tmp_2

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="549" st_id="46" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:14  %temp_I = fadd float %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="550" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="10">
<![CDATA[
DFTpts1:17  %FFT_Buffer_re_load_3 = load float* %FFT_Buffer_re_addr_5, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load_3"/></StgValue>
</operation>

<operation id="551" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="10">
<![CDATA[
DFTpts1:21  %FFT_Buffer_im_load_3 = load float* %FFT_Buffer_im_addr_5, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="552" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="10">
<![CDATA[
DFTpts1:17  %FFT_Buffer_re_load_3 = load float* %FFT_Buffer_re_addr_5, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load_3"/></StgValue>
</operation>

<operation id="553" st_id="47" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:18  %tmp_12 = fsub float %FFT_Buffer_re_load_3, %temp_R

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="554" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="10">
<![CDATA[
DFTpts1:21  %FFT_Buffer_im_load_3 = load float* %FFT_Buffer_im_addr_5, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load_3"/></StgValue>
</operation>

<operation id="555" st_id="47" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:22  %tmp_13 = fsub float %FFT_Buffer_im_load_3, %temp_I

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="556" st_id="48" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:18  %tmp_12 = fsub float %FFT_Buffer_re_load_3, %temp_R

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="557" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
DFTpts1:19  store float %tmp_12, float* %FFT_Buffer_re_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="558" st_id="48" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:22  %tmp_13 = fsub float %FFT_Buffer_im_load_3, %temp_I

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="559" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
DFTpts1:23  store float %tmp_13, float* %FFT_Buffer_im_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="560" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
DFTpts1:24  %FFT_Buffer_re_load_4 = load float* %FFT_Buffer_re_addr_5, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load_4"/></StgValue>
</operation>

<operation id="561" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
DFTpts1:27  %FFT_Buffer_im_load_4 = load float* %FFT_Buffer_im_addr_5, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="562" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
DFTpts1:24  %FFT_Buffer_re_load_4 = load float* %FFT_Buffer_re_addr_5, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load_4"/></StgValue>
</operation>

<operation id="563" st_id="50" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:25  %tmp_14 = fadd float %FFT_Buffer_re_load_4, %temp_R

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="564" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="10" op_1_bw="0">
<![CDATA[
DFTpts1:27  %FFT_Buffer_im_load_4 = load float* %FFT_Buffer_im_addr_5, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load_4"/></StgValue>
</operation>

<operation id="565" st_id="50" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:28  %tmp_15 = fadd float %FFT_Buffer_im_load_4, %temp_I

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="566" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
DFTpts1:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln245"/></StgValue>
</operation>

<operation id="567" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
DFTpts1:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="568" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
DFTpts1:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1024, i32 512, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln247"/></StgValue>
</operation>

<operation id="569" st_id="51" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:25  %tmp_14 = fadd float %FFT_Buffer_re_load_4, %temp_R

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="570" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
DFTpts1:26  store float %tmp_14, float* %FFT_Buffer_re_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="571" st_id="51" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DFTpts1:28  %tmp_15 = fadd float %FFT_Buffer_im_load_4, %temp_I

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="572" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
DFTpts1:29  store float %tmp_15, float* %FFT_Buffer_im_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="573" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
DFTpts1:30  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str11, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="574" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
DFTpts1:32  br label %5

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="575" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
fft.exit:0  %j24_0 = phi i11 [ %j_1, %6 ], [ 0, %fft.exit.preheader ]

]]></Node>
<StgValue><ssdm name="j24_0"/></StgValue>
</operation>

<operation id="576" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="11">
<![CDATA[
fft.exit:1  %zext_ln309 = zext i11 %j24_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln309"/></StgValue>
</operation>

<operation id="577" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
fft.exit:2  %icmp_ln309 = icmp eq i11 %j24_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln309"/></StgValue>
</operation>

<operation id="578" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fft.exit:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="579" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fft.exit:4  %j_1 = add i11 %j24_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="580" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fft.exit:5  br i1 %icmp_ln309, label %.preheader31.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="581" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln310 = zext i11 %j24_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln310"/></StgValue>
</operation>

<operation id="582" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %FFT_Buffer_re_addr_3 = getelementptr inbounds [1024 x float]* %FFT_Buffer_re, i64 0, i64 %zext_ln310

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_addr_3"/></StgValue>
</operation>

<operation id="583" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="10">
<![CDATA[
:2  %FFT_Buffer_re_load_1 = load float* %FFT_Buffer_re_addr_3, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load_1"/></StgValue>
</operation>

<operation id="584" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %add_ln310 = add i14 %shl_ln, %zext_ln309

]]></Node>
<StgValue><ssdm name="add_ln310"/></StgValue>
</operation>

<operation id="585" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
:4  %tmp_39 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln310, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="586" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="17" op_0_bw="16">
<![CDATA[
:5  %zext_ln310_1 = zext i16 %tmp_39 to i17

]]></Node>
<StgValue><ssdm name="zext_ln310_1"/></StgValue>
</operation>

<operation id="587" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %add_ln310_1 = add i17 %zext_ln304_1, %zext_ln310_1

]]></Node>
<StgValue><ssdm name="add_ln310_1"/></StgValue>
</operation>

<operation id="588" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="31" op_0_bw="17">
<![CDATA[
:7  %zext_ln310_2 = zext i17 %add_ln310_1 to i31

]]></Node>
<StgValue><ssdm name="zext_ln310_2"/></StgValue>
</operation>

<operation id="589" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:8  %add_ln310_2 = add i31 %zext_ln310_2, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln310_2"/></StgValue>
</operation>

<operation id="590" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %FFT_Buffer_im_addr_3 = getelementptr inbounds [1024 x float]* %FFT_Buffer_im, i64 0, i64 %zext_ln310

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_addr_3"/></StgValue>
</operation>

<operation id="591" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="10">
<![CDATA[
:18  %FFT_Buffer_im_load_1 = load float* %FFT_Buffer_im_addr_3, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load_1"/></StgValue>
</operation>

<operation id="592" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
.preheader31.loopexit:0  br label %.preheader31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="593" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="10">
<![CDATA[
:2  %FFT_Buffer_re_load_1 = load float* %FFT_Buffer_re_addr_3, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_load_1"/></StgValue>
</operation>

<operation id="594" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="31">
<![CDATA[
:9  %zext_ln310_3 = zext i31 %add_ln310_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln310_3"/></StgValue>
</operation>

<operation id="595" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:10  %data_addr_3 = getelementptr float* %data, i64 %zext_ln310_3

]]></Node>
<StgValue><ssdm name="data_addr_3"/></StgValue>
</operation>

<operation id="596" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:11  %add_ln311 = add i31 %zext_ln310_2, %p_cast19

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="597" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %data_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="data_addr_3_req"/></StgValue>
</operation>

<operation id="598" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="10">
<![CDATA[
:18  %FFT_Buffer_im_load_1 = load float* %FFT_Buffer_im_addr_3, align 4

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_load_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="599" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="31">
<![CDATA[
:12  %zext_ln311 = zext i31 %add_ln311 to i64

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="600" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13  %data_addr_4 = getelementptr float* %data, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="data_addr_4"/></StgValue>
</operation>

<operation id="601" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
:15  call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_3, float %FFT_Buffer_re_load_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln310"/></StgValue>
</operation>

<operation id="602" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:19  %data_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="data_addr_4_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="603" st_id="55" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:16  %data_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)

]]></Node>
<StgValue><ssdm name="data_addr_3_resp"/></StgValue>
</operation>

<operation id="604" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:20  call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_4, float %FFT_Buffer_im_load_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln311"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="605" st_id="56" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:16  %data_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)

]]></Node>
<StgValue><ssdm name="data_addr_3_resp"/></StgValue>
</operation>

<operation id="606" st_id="56" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:21  %data_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)

]]></Node>
<StgValue><ssdm name="data_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="607" st_id="57" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:16  %data_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)

]]></Node>
<StgValue><ssdm name="data_addr_3_resp"/></StgValue>
</operation>

<operation id="608" st_id="57" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:21  %data_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)

]]></Node>
<StgValue><ssdm name="data_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="609" st_id="58" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:16  %data_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)

]]></Node>
<StgValue><ssdm name="data_addr_3_resp"/></StgValue>
</operation>

<operation id="610" st_id="58" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:21  %data_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)

]]></Node>
<StgValue><ssdm name="data_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="611" st_id="59" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:16  %data_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)

]]></Node>
<StgValue><ssdm name="data_addr_3_resp"/></StgValue>
</operation>

<operation id="612" st_id="59" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:21  %data_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)

]]></Node>
<StgValue><ssdm name="data_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="613" st_id="60" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:21  %data_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)

]]></Node>
<StgValue><ssdm name="data_addr_4_resp"/></StgValue>
</operation>

<operation id="614" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %fft.exit

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="615" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader29:0  %jj_0 = phi i11 [ %jj, %music_label1_end ], [ 0, %.preheader29.preheader ]

]]></Node>
<StgValue><ssdm name="jj_0"/></StgValue>
</operation>

<operation id="616" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="14" op_0_bw="11">
<![CDATA[
.preheader29:1  %zext_ln316 = zext i11 %jj_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln316"/></StgValue>
</operation>

<operation id="617" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader29:2  %icmp_ln316 = icmp eq i11 %jj_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln316"/></StgValue>
</operation>

<operation id="618" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader29:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="619" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader29:4  %jj = add i11 %jj_0, 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="620" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader29:5  br i1 %icmp_ln316, label %.preheader.preheader, label %music_label1_begin

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="621" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
music_label1_begin:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="622" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="11">
<![CDATA[
music_label1_begin:2  %zext_ln317 = zext i11 %jj_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln317"/></StgValue>
</operation>

<operation id="623" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
music_label1_begin:3  %fc_addr = getelementptr inbounds [1024 x float]* @fc, i64 0, i64 %zext_ln317

]]></Node>
<StgValue><ssdm name="fc_addr"/></StgValue>
</operation>

<operation id="624" st_id="61" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="10">
<![CDATA[
music_label1_begin:4  %fc_load = load float* %fc_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_load"/></StgValue>
</operation>

<operation id="625" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="626" st_id="62" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="10">
<![CDATA[
music_label1_begin:4  %fc_load = load float* %fc_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_load"/></StgValue>
</operation>

<operation id="627" st_id="62" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="32">
<![CDATA[
music_label1_begin:5  %tmp = fpext float %fc_load to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="628" st_id="62" stage="2" lat="2">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
music_label1_begin:6  %tmp_s = fmul double %tmp, 0x401921FB54524550

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="629" st_id="63" stage="1" lat="2">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
music_label1_begin:6  %tmp_s = fmul double %tmp, 0x401921FB54524550

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="630" st_id="64" stage="8" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
music_label1_begin:7  %tmp_3 = fdiv double %tmp_s, 3.400000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="631" st_id="65" stage="7" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
music_label1_begin:7  %tmp_3 = fdiv double %tmp_s, 3.400000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="632" st_id="66" stage="6" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
music_label1_begin:7  %tmp_3 = fdiv double %tmp_s, 3.400000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="633" st_id="67" stage="5" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
music_label1_begin:7  %tmp_3 = fdiv double %tmp_s, 3.400000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="634" st_id="68" stage="4" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
music_label1_begin:7  %tmp_3 = fdiv double %tmp_s, 3.400000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="635" st_id="69" stage="3" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
music_label1_begin:7  %tmp_3 = fdiv double %tmp_s, 3.400000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="636" st_id="70" stage="2" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
music_label1_begin:7  %tmp_3 = fdiv double %tmp_s, 3.400000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="637" st_id="71" stage="1" lat="8">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
music_label1_begin:7  %tmp_3 = fdiv double %tmp_s, 3.400000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="638" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
music_label1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln316"/></StgValue>
</operation>

<operation id="639" st_id="72" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="64">
<![CDATA[
music_label1_begin:8  %tpf = fptrunc double %tmp_3 to float

]]></Node>
<StgValue><ssdm name="tpf"/></StgValue>
</operation>

<operation id="640" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
music_label1_begin:9  br label %.loopexit24

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="641" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit24:0  %l25_0 = phi i4 [ 0, %music_label1_begin ], [ %l_1, %.loopexit24.loopexit ]

]]></Node>
<StgValue><ssdm name="l25_0"/></StgValue>
</operation>

<operation id="642" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit24:1  %icmp_ln318 = icmp eq i4 %l25_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="643" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit24:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="644" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit24:3  %l_1 = add i4 %l25_0, 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="645" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit24:4  br i1 %icmp_ln318, label %.preheader248.preheader, label %.preheader28.preheader

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="646" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader28.preheader:0  %tmp_33 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %l25_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="647" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="6">
<![CDATA[
.preheader28.preheader:1  %zext_ln321 = zext i6 %tmp_33 to i7

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="648" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader28.preheader:2  %shl_ln1 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %l25_0, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="649" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader28.preheader:3  %add_ln321 = add i14 %shl_ln1, %zext_ln316

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="650" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
.preheader28.preheader:4  %tmp_34 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln321, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="651" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="17" op_0_bw="16">
<![CDATA[
.preheader28.preheader:5  %zext_ln319 = zext i16 %tmp_34 to i17

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="652" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
.preheader28.preheader:6  br label %.preheader28

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>

<operation id="653" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
.preheader248.preheader:0  br label %.preheader248

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="654" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader28:0  %n26_0 = phi i3 [ %n, %7 ], [ 0, %.preheader28.preheader ]

]]></Node>
<StgValue><ssdm name="n26_0"/></StgValue>
</operation>

<operation id="655" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader28:1  %icmp_ln319 = icmp eq i3 %n26_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln319"/></StgValue>
</operation>

<operation id="656" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader28:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="657" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader28:3  %n = add i3 %n26_0, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="658" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:4  br i1 %icmp_ln319, label %.loopexit24.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>

<operation id="659" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="3">
<![CDATA[
:0  %zext_ln321_1 = zext i3 %n26_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="660" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="17" op_0_bw="3">
<![CDATA[
:1  %zext_ln321_2 = zext i3 %n26_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln321_2"/></StgValue>
</operation>

<operation id="661" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %add_ln321_1 = add i17 %zext_ln319, %zext_ln321_2

]]></Node>
<StgValue><ssdm name="add_ln321_1"/></StgValue>
</operation>

<operation id="662" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="31" op_0_bw="17">
<![CDATA[
:3  %zext_ln321_3 = zext i17 %add_ln321_1 to i31

]]></Node>
<StgValue><ssdm name="zext_ln321_3"/></StgValue>
</operation>

<operation id="663" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %add_ln321_2 = add i31 %zext_ln321_3, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln321_2"/></StgValue>
</operation>

<operation id="664" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:7  %add_ln322 = add i31 %zext_ln321_3, %p_cast19

]]></Node>
<StgValue><ssdm name="add_ln322"/></StgValue>
</operation>

<operation id="665" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %add_ln321_3 = add i7 %zext_ln321, %zext_ln321_1

]]></Node>
<StgValue><ssdm name="add_ln321_3"/></StgValue>
</operation>

<operation id="666" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
.loopexit24.loopexit:0  br label %.loopexit24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="667" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="31">
<![CDATA[
:5  %zext_ln321_4 = zext i31 %add_ln321_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_4"/></StgValue>
</operation>

<operation id="668" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %data_addr_1 = getelementptr float* %data, i64 %zext_ln321_4

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="669" st_id="75" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %data_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_1_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="670" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="31">
<![CDATA[
:8  %zext_ln322 = zext i31 %add_ln322 to i64

]]></Node>
<StgValue><ssdm name="zext_ln322"/></StgValue>
</operation>

<operation id="671" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9  %data_addr_2 = getelementptr float* %data, i64 %zext_ln322

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="672" st_id="76" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %data_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_1_req"/></StgValue>
</operation>

<operation id="673" st_id="76" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:17  %data_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_2_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="674" st_id="77" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %data_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_1_req"/></StgValue>
</operation>

<operation id="675" st_id="77" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:17  %data_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_2_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="676" st_id="78" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %data_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_1_req"/></StgValue>
</operation>

<operation id="677" st_id="78" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:17  %data_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_2_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="678" st_id="79" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %data_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_1_req"/></StgValue>
</operation>

<operation id="679" st_id="79" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:17  %data_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_2_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="680" st_id="80" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %data_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_1_req"/></StgValue>
</operation>

<operation id="681" st_id="80" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:17  %data_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_2_req"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="682" st_id="81" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %data_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_1_req"/></StgValue>
</operation>

<operation id="683" st_id="81" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:17  %data_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_2_req"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="684" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:15  %data_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_read"/></StgValue>
</operation>

<operation id="685" st_id="82" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:17  %data_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_2_req"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="686" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:18  %data_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_read"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="687" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="7">
<![CDATA[
:11  %zext_ln321_5 = zext i7 %add_ln321_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_5"/></StgValue>
</operation>

<operation id="688" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %Autocorr_Buffer_M_r_2 = getelementptr [40 x float]* %Autocorr_Buffer_M_r, i64 0, i64 %zext_ln321_5

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_r_2"/></StgValue>
</operation>

<operation id="689" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %Autocorr_Buffer_M_i_2 = getelementptr [40 x float]* %Autocorr_Buffer_M_i, i64 0, i64 %zext_ln321_5

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_i_2"/></StgValue>
</operation>

<operation id="690" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:16  store float %data_addr_1_read, float* %Autocorr_Buffer_M_r_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="691" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:19  store float %data_addr_2_read, float* %Autocorr_Buffer_M_i_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="692" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %.preheader28

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="693" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader248:0  %x_0_i = phi i3 [ %x, %.preheader248.loopexit ], [ 0, %.preheader248.preheader ]

]]></Node>
<StgValue><ssdm name="x_0_i"/></StgValue>
</operation>

<operation id="694" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader248:1  %icmp_ln109 = icmp eq i3 %x_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="695" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader248:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="696" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader248:3  %x = add i3 %x_0_i, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="697" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader248:4  br i1 %icmp_ln109, label %arrayctor.loop.i.preheader, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="698" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="3">
<![CDATA[
.preheader.preheader.i:0  %zext_ln116 = zext i3 %x_0_i to i7

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="699" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader.preheader.i:1  %tmp_36 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %x_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="700" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader.i:2  %zext_ln110 = zext i5 %tmp_36 to i6

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="701" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:3  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="702" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.preheader:0  br label %arrayctor.loop.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="703" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i:0  %y_0_i = phi i3 [ 0, %.preheader.preheader.i ], [ %y, %11 ]

]]></Node>
<StgValue><ssdm name="y_0_i"/></StgValue>
</operation>

<operation id="704" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:1  %icmp_ln110 = icmp eq i3 %y_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="705" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="706" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i:3  %y = add i3 %y_0_i, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="707" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln110, label %.preheader248.loopexit, label %8

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="708" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="3">
<![CDATA[
:0  %zext_ln116_1 = zext i3 %y_0_i to i7

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="709" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="6" op_0_bw="3">
<![CDATA[
:1  %zext_ln116_2 = zext i3 %y_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="710" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln116 = add i6 %zext_ln110, %zext_ln116_2

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="711" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln116_3 = zext i6 %add_ln116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="712" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temp_mat_M_real_add_1 = getelementptr [16 x float]* %temp_mat_M_real, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="temp_mat_M_real_add_1"/></StgValue>
</operation>

<operation id="713" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %temp_mat_M_imag_add_1 = getelementptr [16 x float]* %temp_mat_M_imag, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag_add_1"/></StgValue>
</operation>

<operation id="714" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %9

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="715" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
.preheader248.loopexit:0  br label %.preheader248

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="716" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_r_M_imag = phi float [ 0.000000e+00, %8 ], [ %temp_M_imag, %10 ]

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="717" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %p_r_M_real = phi float [ 0.000000e+00, %8 ], [ %temp_M_real, %10 ]

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="718" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %l_0_i = phi i4 [ 0, %8 ], [ %l_2, %10 ]

]]></Node>
<StgValue><ssdm name="l_0_i"/></StgValue>
</operation>

<operation id="719" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln112 = icmp eq i4 %l_0_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="720" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="721" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %l_2 = add i4 %l_0_i, 1

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="722" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln112, label %11, label %10

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="723" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:1  %tmp_38 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %l_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="724" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="7" op_0_bw="6">
<![CDATA[
:2  %zext_ln114 = zext i6 %tmp_38 to i7

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="725" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln114_5 = add i7 %zext_ln116, %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln114_5"/></StgValue>
</operation>

<operation id="726" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="7">
<![CDATA[
:4  %zext_ln114_6 = zext i7 %add_ln114_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_6"/></StgValue>
</operation>

<operation id="727" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Autocorr_Buffer_M_r_3 = getelementptr [40 x float]* %Autocorr_Buffer_M_r, i64 0, i64 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_r_3"/></StgValue>
</operation>

<operation id="728" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %add_ln114_6 = add i7 %zext_ln116_1, %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln114_6"/></StgValue>
</operation>

<operation id="729" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="7">
<![CDATA[
:7  %zext_ln114_7 = zext i7 %add_ln114_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln114_7"/></StgValue>
</operation>

<operation id="730" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %Autocorr_Buffer_M_r_4 = getelementptr [40 x float]* %Autocorr_Buffer_M_r, i64 0, i64 %zext_ln114_7

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_r_4"/></StgValue>
</operation>

<operation id="731" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %Autocorr_Buffer_M_i_3 = getelementptr [40 x float]* %Autocorr_Buffer_M_i, i64 0, i64 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_i_3"/></StgValue>
</operation>

<operation id="732" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %Autocorr_Buffer_M_i_4 = getelementptr [40 x float]* %Autocorr_Buffer_M_i, i64 0, i64 %zext_ln114_7

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_i_4"/></StgValue>
</operation>

<operation id="733" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="6">
<![CDATA[
:11  %p_t_real = load float* %Autocorr_Buffer_M_r_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="734" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="6">
<![CDATA[
:12  %Autocorr_Buffer_M_i_5 = load float* %Autocorr_Buffer_M_i_4, align 4

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_i_5"/></StgValue>
</operation>

<operation id="735" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="6">
<![CDATA[
:16  %p_r_M_real_10 = load float* %Autocorr_Buffer_M_r_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_10"/></StgValue>
</operation>

<operation id="736" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="6">
<![CDATA[
:17  %p_r_M_imag_9 = load float* %Autocorr_Buffer_M_i_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_9"/></StgValue>
</operation>

<operation id="737" st_id="87" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_i_i1 = fmul float %p_r_M_real, 1.000000e+01

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="738" st_id="87" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_i1_81 = fmul float %p_r_M_imag, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i1_81"/></StgValue>
</operation>

<operation id="739" st_id="87" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_i_i = fmul float %p_r_M_imag, 1.000000e+01

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="740" st_id="87" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6_i_i = fmul float %p_r_M_real, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="741" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="6">
<![CDATA[
:11  %p_t_real = load float* %Autocorr_Buffer_M_r_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="742" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="6">
<![CDATA[
:12  %Autocorr_Buffer_M_i_5 = load float* %Autocorr_Buffer_M_i_4, align 4

]]></Node>
<StgValue><ssdm name="Autocorr_Buffer_M_i_5"/></StgValue>
</operation>

<operation id="743" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32">
<![CDATA[
:13  %bitcast_ln667 = bitcast float %Autocorr_Buffer_M_i_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln667"/></StgValue>
</operation>

<operation id="744" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %xor_ln667 = xor i32 %bitcast_ln667, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln667"/></StgValue>
</operation>

<operation id="745" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32">
<![CDATA[
:15  %p_t_imag = bitcast i32 %xor_ln667 to float

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>

<operation id="746" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="6">
<![CDATA[
:16  %p_r_M_real_10 = load float* %Autocorr_Buffer_M_r_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_10"/></StgValue>
</operation>

<operation id="747" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="6">
<![CDATA[
:17  %p_r_M_imag_9 = load float* %Autocorr_Buffer_M_i_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_9"/></StgValue>
</operation>

<operation id="748" st_id="88" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i_i = fmul float %p_r_M_real_10, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="749" st_id="88" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i_80 = fmul float %p_r_M_imag_9, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_80"/></StgValue>
</operation>

<operation id="750" st_id="88" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_1_i_i = fmul float %p_r_M_imag_9, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="751" st_id="88" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_2_i_i = fmul float %p_r_M_real_10, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="752" st_id="89" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i_i = fmul float %p_r_M_real_10, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="753" st_id="89" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i_80 = fmul float %p_r_M_imag_9, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_i_i_80"/></StgValue>
</operation>

<operation id="754" st_id="89" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_80

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="755" st_id="89" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_1_i_i = fmul float %p_r_M_imag_9, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="756" st_id="89" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_2_i_i = fmul float %p_r_M_real_10, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="757" st_id="89" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="758" st_id="90" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_80

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="759" st_id="90" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="760" st_id="91" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_M_real = fadd float %p_r_M_real, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="761" st_id="91" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_M_imag = fadd float %p_r_M_imag, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="762" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="763" st_id="92" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_M_real = fadd float %p_r_M_real, %complex_M_real_writ

]]></Node>
<StgValue><ssdm name="temp_M_real"/></StgValue>
</operation>

<operation id="764" st_id="92" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_M_imag = fadd float %p_r_M_imag, %complex_M_imag_writ

]]></Node>
<StgValue><ssdm name="temp_M_imag"/></StgValue>
</operation>

<operation id="765" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %9

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="766" st_id="93" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_i_i1 = fmul float %p_r_M_real, 1.000000e+01

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="767" st_id="93" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i_i1_81 = fmul float %p_r_M_imag, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i1_81"/></StgValue>
</operation>

<operation id="768" st_id="93" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_2_i_i1 = fadd float %tmp_i_i1, %tmp_i_i1_81

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="769" st_id="93" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_i_i = fmul float %p_r_M_imag, 1.000000e+01

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="770" st_id="93" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_6_i_i = fmul float %p_r_M_real, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="771" st_id="93" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="772" st_id="94" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_2_i_i1 = fadd float %tmp_i_i1, %tmp_i_i1_81

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="773" st_id="94" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="774" st_id="95" stage="5" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %complex_M_real_writ_8 = fdiv float %tmp_2_i_i1, 1.000000e+02

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="775" st_id="95" stage="5" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %complex_M_imag_writ_9 = fdiv float %tmp_7_i_i, 1.000000e+02

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="776" st_id="96" stage="4" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %complex_M_real_writ_8 = fdiv float %tmp_2_i_i1, 1.000000e+02

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="777" st_id="96" stage="4" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %complex_M_imag_writ_9 = fdiv float %tmp_7_i_i, 1.000000e+02

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="778" st_id="97" stage="3" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %complex_M_real_writ_8 = fdiv float %tmp_2_i_i1, 1.000000e+02

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="779" st_id="97" stage="3" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %complex_M_imag_writ_9 = fdiv float %tmp_7_i_i, 1.000000e+02

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="780" st_id="98" stage="2" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %complex_M_real_writ_8 = fdiv float %tmp_2_i_i1, 1.000000e+02

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="781" st_id="98" stage="2" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %complex_M_imag_writ_9 = fdiv float %tmp_7_i_i, 1.000000e+02

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="782" st_id="99" stage="1" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %complex_M_real_writ_8 = fdiv float %tmp_2_i_i1, 1.000000e+02

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="783" st_id="99" stage="1" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %complex_M_imag_writ_9 = fdiv float %tmp_7_i_i, 1.000000e+02

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>

<operation id="784" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store float %complex_M_real_writ_8, float* %temp_mat_M_real_add_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="785" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store float %complex_M_imag_writ_9, float* %temp_mat_M_imag_add_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="786" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="787" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop.i:0  %phi_ln13 = phi i2 [ %add_ln13, %arrayctor.loop1.i ], [ 0, %arrayctor.loop.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln13"/></StgValue>
</operation>

<operation id="788" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop.i:1  %add_ln13 = add i2 %phi_ln13, 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="789" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="790" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i:3  br label %arrayctor.loop3.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="791" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop3.i:0  %phi_ln13_1 = phi i2 [ 0, %arrayctor.loop.i ], [ %add_ln13_1, %arrayctor.loop3.i ]

]]></Node>
<StgValue><ssdm name="phi_ln13_1"/></StgValue>
</operation>

<operation id="792" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop3.i:1  %add_ln13_1 = add i2 %phi_ln13_1, 1

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="793" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop3.i:2  %tmp_67 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln13, i2 %phi_ln13_1)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="794" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop3.i:3  %zext_ln1027_6 = zext i4 %tmp_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_6"/></StgValue>
</operation>

<operation id="795" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3.i:4  %Q_temp_M_real_addr = getelementptr [16 x float]* %Q_temp_M_real, i64 0, i64 %zext_ln1027_6

]]></Node>
<StgValue><ssdm name="Q_temp_M_real_addr"/></StgValue>
</operation>

<operation id="796" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3.i:5  %Q_temp_M_imag_addr = getelementptr [16 x float]* %Q_temp_M_imag, i64 0, i64 %zext_ln1027_6

]]></Node>
<StgValue><ssdm name="Q_temp_M_imag_addr"/></StgValue>
</operation>

<operation id="797" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop3.i:6  store float 0.000000e+00, float* %Q_temp_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="798" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop3.i:7  store float 0.000000e+00, float* %Q_temp_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="799" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop3.i:8  %icmp_ln13 = icmp eq i2 %phi_ln13_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="800" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop3.i:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="801" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop3.i:10  br i1 %icmp_ln13, label %arrayctor.loop1.i, label %arrayctor.loop3.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="802" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1.i:0  %icmp_ln13_1 = icmp eq i2 %phi_ln13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="803" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1.i:1  br i1 %icmp_ln13_1, label %arrayctor.loop4.i.preheader, label %arrayctor.loop.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="804" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.i.preheader:0  br label %arrayctor.loop4.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="805" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop4.i:0  %phi_ln14 = phi i2 [ %add_ln14, %arrayctor.loop45.i ], [ 0, %arrayctor.loop4.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln14"/></StgValue>
</operation>

<operation id="806" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop4.i:1  %add_ln14 = add i2 %phi_ln14, 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="807" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop4.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="808" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.i:3  br label %arrayctor.loop7.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="809" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop7.i:0  %phi_ln14_1 = phi i2 [ 0, %arrayctor.loop4.i ], [ %add_ln14_1, %arrayctor.loop7.i ]

]]></Node>
<StgValue><ssdm name="phi_ln14_1"/></StgValue>
</operation>

<operation id="810" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop7.i:1  %add_ln14_1 = add i2 %phi_ln14_1, 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="811" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop7.i:2  %tmp_69 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln14, i2 %phi_ln14_1)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="812" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop7.i:3  %zext_ln1027_7 = zext i4 %tmp_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_7"/></StgValue>
</operation>

<operation id="813" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7.i:4  %R_temp_M_real_addr = getelementptr [16 x float]* %R_temp_M_real, i64 0, i64 %zext_ln1027_7

]]></Node>
<StgValue><ssdm name="R_temp_M_real_addr"/></StgValue>
</operation>

<operation id="814" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7.i:5  %R_temp_M_imag_addr = getelementptr [16 x float]* %R_temp_M_imag, i64 0, i64 %zext_ln1027_7

]]></Node>
<StgValue><ssdm name="R_temp_M_imag_addr"/></StgValue>
</operation>

<operation id="815" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop7.i:6  store float 0.000000e+00, float* %R_temp_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="816" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop7.i:7  store float 0.000000e+00, float* %R_temp_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="817" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop7.i:8  %icmp_ln14 = icmp eq i2 %phi_ln14_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="818" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop7.i:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="819" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop7.i:10  br i1 %icmp_ln14, label %arrayctor.loop45.i, label %arrayctor.loop7.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="820" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop45.i:0  %icmp_ln14_1 = icmp eq i2 %phi_ln14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="821" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop45.i:1  br i1 %icmp_ln14_1, label %arrayctor.loop8.i.preheader, label %arrayctor.loop4.i

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="822" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
<literal name="icmp_ln14_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop8.i.preheader:0  br label %arrayctor.loop8.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="823" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop8.i:0  %phi_ln15 = phi i2 [ %add_ln15, %arrayctor.loop89.i ], [ 0, %arrayctor.loop8.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln15"/></StgValue>
</operation>

<operation id="824" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop8.i:1  %add_ln15 = add i2 %phi_ln15, 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="825" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop8.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="826" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop8.i:3  br label %arrayctor.loop11.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="827" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop11.i:0  %phi_ln15_1 = phi i2 [ 0, %arrayctor.loop8.i ], [ %add_ln15_1, %arrayctor.loop11.i ]

]]></Node>
<StgValue><ssdm name="phi_ln15_1"/></StgValue>
</operation>

<operation id="828" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop11.i:1  %add_ln15_1 = add i2 %phi_ln15_1, 1

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="829" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop11.i:2  %tmp_70 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln15, i2 %phi_ln15_1)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="830" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop11.i:3  %zext_ln1027_8 = zext i4 %tmp_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_8"/></StgValue>
</operation>

<operation id="831" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop11.i:4  %Rx_temp_M_real_addr = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln1027_8

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr"/></StgValue>
</operation>

<operation id="832" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop11.i:5  %Rx_temp_M_imag_addr = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln1027_8

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr"/></StgValue>
</operation>

<operation id="833" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop11.i:6  store float 0.000000e+00, float* %Rx_temp_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="834" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop11.i:7  store float 0.000000e+00, float* %Rx_temp_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="835" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop11.i:8  %icmp_ln15 = icmp eq i2 %phi_ln15_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="836" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop11.i:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="837" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop11.i:10  br i1 %icmp_ln15, label %arrayctor.loop89.i, label %arrayctor.loop11.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="838" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop89.i:0  %icmp_ln15_1 = icmp eq i2 %phi_ln15, -1

]]></Node>
<StgValue><ssdm name="icmp_ln15_1"/></StgValue>
</operation>

<operation id="839" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop89.i:1  br i1 %icmp_ln15_1, label %arrayctor.loop12.i.preheader, label %arrayctor.loop8.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="840" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
<literal name="icmp_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop12.i.preheader:0  br label %arrayctor.loop12.i

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="841" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop12.i:0  %phi_ln16 = phi i2 [ %add_ln16, %arrayctor.loop1213.i ], [ 0, %arrayctor.loop12.i.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln16"/></StgValue>
</operation>

<operation id="842" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop12.i:1  %add_ln16 = add i2 %phi_ln16, 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="843" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop12.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="844" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop12.i:3  br label %arrayctor.loop15.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="845" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
arrayctor.loop15.i:0  %phi_ln16_1 = phi i2 [ 0, %arrayctor.loop12.i ], [ %add_ln16_1, %arrayctor.loop15.i ]

]]></Node>
<StgValue><ssdm name="phi_ln16_1"/></StgValue>
</operation>

<operation id="846" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop15.i:1  %add_ln16_1 = add i2 %phi_ln16_1, 1

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="847" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop15.i:2  %tmp_71 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln16, i2 %phi_ln16_1)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="848" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="4">
<![CDATA[
arrayctor.loop15.i:3  %zext_ln1027_9 = zext i4 %tmp_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_9"/></StgValue>
</operation>

<operation id="849" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop15.i:4  %eig_mat_M_real_addr = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln1027_9

]]></Node>
<StgValue><ssdm name="eig_mat_M_real_addr"/></StgValue>
</operation>

<operation id="850" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop15.i:5  %eig_mat_M_imag_addr = getelementptr [16 x float]* %eig_mat_M_imag, i64 0, i64 %zext_ln1027_9

]]></Node>
<StgValue><ssdm name="eig_mat_M_imag_addr"/></StgValue>
</operation>

<operation id="851" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop15.i:6  store float 0.000000e+00, float* %eig_mat_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="852" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayctor.loop15.i:7  store float 0.000000e+00, float* %eig_mat_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="853" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop15.i:8  %icmp_ln16 = icmp eq i2 %phi_ln16_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="854" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop15.i:9  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="855" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop15.i:10  br i1 %icmp_ln16, label %arrayctor.loop1213.i, label %arrayctor.loop15.i

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="856" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayctor.loop1213.i:0  %icmp_ln16_1 = icmp eq i2 %phi_ln16, -1

]]></Node>
<StgValue><ssdm name="icmp_ln16_1"/></StgValue>
</operation>

<operation id="857" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1213.i:1  br i1 %icmp_ln16_1, label %.preheader255.preheader, label %arrayctor.loop12.i

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="858" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
<literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
.preheader255.preheader:0  br label %.preheader255

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="859" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader255:0  %i_0_i43 = phi i3 [ %i_8, %.preheader255.loopexit ], [ 0, %.preheader255.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i43"/></StgValue>
</operation>

<operation id="860" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader255:1  %icmp_ln22 = icmp eq i3 %i_0_i43, -4

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="861" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader255:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="862" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader255:3  %i_8 = add i3 %i_0_i43, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="863" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader255:4  br i1 %icmp_ln22, label %.preheader10.i.preheader, label %.preheader11.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="864" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader11.preheader.i:0  %tmp_43 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i43, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="865" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="6" op_0_bw="5">
<![CDATA[
.preheader11.preheader.i:1  %zext_ln23 = zext i5 %tmp_43 to i6

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="866" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader.i:2  br label %.preheader11.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="867" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.i.preheader:0  br label %.preheader10.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="868" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader11.i:0  %j_0_i44 = phi i3 [ %j_3, %12 ], [ 0, %.preheader11.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_0_i44"/></StgValue>
</operation>

<operation id="869" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11.i:1  %icmp_ln23 = icmp eq i3 %j_0_i44, -4

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="870" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="871" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11.i:3  %j_3 = add i3 %j_0_i44, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="872" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11.i:4  br i1 %icmp_ln23, label %.preheader255.loopexit, label %12

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="873" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln24 = zext i3 %j_0_i44 to i6

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="874" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln24 = add i6 %zext_ln23, %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="875" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln24_1 = zext i6 %add_ln24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="876" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %temp_mat_M_real_add_2 = getelementptr [16 x float]* %temp_mat_M_real, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="temp_mat_M_real_add_2"/></StgValue>
</operation>

<operation id="877" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %temp_mat_M_imag_add_2 = getelementptr [16 x float]* %temp_mat_M_imag, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag_add_2"/></StgValue>
</operation>

<operation id="878" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="4">
<![CDATA[
:9  %temp_mat_M_real_loa = load float* %temp_mat_M_real_add_2, align 8

]]></Node>
<StgValue><ssdm name="temp_mat_M_real_loa"/></StgValue>
</operation>

<operation id="879" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="4">
<![CDATA[
:11  %temp_mat_M_imag_loa = load float* %temp_mat_M_imag_add_2, align 4

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag_loa"/></StgValue>
</operation>

<operation id="880" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
.preheader255.loopexit:0  br label %.preheader255

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="881" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %eig_mat_M_real_addr_2 = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="eig_mat_M_real_addr_2"/></StgValue>
</operation>

<operation id="882" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %eig_mat_M_imag_addr_1 = getelementptr [16 x float]* %eig_mat_M_imag, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="eig_mat_M_imag_addr_1"/></StgValue>
</operation>

<operation id="883" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %U_M_real_addr_1 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="U_M_real_addr_1"/></StgValue>
</operation>

<operation id="884" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %U_M_imag_addr_1 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="U_M_imag_addr_1"/></StgValue>
</operation>

<operation id="885" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="4">
<![CDATA[
:9  %temp_mat_M_real_loa = load float* %temp_mat_M_real_add_2, align 8

]]></Node>
<StgValue><ssdm name="temp_mat_M_real_loa"/></StgValue>
</operation>

<operation id="886" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store float %temp_mat_M_real_loa, float* %eig_mat_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="887" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="4">
<![CDATA[
:11  %temp_mat_M_imag_loa = load float* %temp_mat_M_imag_add_2, align 4

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag_loa"/></StgValue>
</operation>

<operation id="888" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:12  store float %temp_mat_M_imag_loa, float* %eig_mat_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="889" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:13  store float 0.000000e+00, float* %U_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="890" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:14  store float 0.000000e+00, float* %U_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="891" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader11.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="892" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10.i:0  %i16_0_i = phi i4 [ %i_9, %.preheader10.i.loopexit ], [ 0, %.preheader10.i.preheader ]

]]></Node>
<StgValue><ssdm name="i16_0_i"/></StgValue>
</operation>

<operation id="893" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10.i:1  %icmp_ln29 = icmp eq i4 %i16_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="894" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="895" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10.i:3  %i_9 = add i4 %i16_0_i, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="896" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.i:4  br i1 %icmp_ln29, label %.preheader8.i.preheader, label %13

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="897" st_id="111" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @qrf_top([16 x float]* %eig_mat_M_real, [16 x float]* %eig_mat_M_imag, [16 x float]* %Q_temp_M_real, [16 x float]* %Q_temp_M_imag, [16 x float]* %R_temp_M_real, [16 x float]* %R_temp_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>

<operation id="898" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.i.preheader:0  br label %.preheader8.i

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="899" st_id="112" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:0  call fastcc void @qrf_top([16 x float]* %eig_mat_M_real, [16 x float]* %eig_mat_M_imag, [16 x float]* %Q_temp_M_real, [16 x float]* %Q_temp_M_imag, [16 x float]* %R_temp_M_real, [16 x float]* %R_temp_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln9"/></StgValue>
</operation>

<operation id="900" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit23

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="901" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit23:0  %i17_0_i = phi i3 [ 0, %13 ], [ %i_10, %.loopexit23.loopexit ]

]]></Node>
<StgValue><ssdm name="i17_0_i"/></StgValue>
</operation>

<operation id="902" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit23:1  %icmp_ln31 = icmp eq i3 %i17_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="903" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit23:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="904" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit23:3  %i_10 = add i3 %i17_0_i, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="905" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit23:4  br i1 %icmp_ln31, label %.preheader10.i.loopexit, label %.preheader9.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="906" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader9.preheader.i:0  %tmp_45 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i17_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="907" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="6" op_0_bw="5">
<![CDATA[
.preheader9.preheader.i:1  %zext_ln32 = zext i5 %tmp_45 to i6

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="908" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader.i:2  br label %.preheader9.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="909" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.i.loopexit:0  br label %.preheader10.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="910" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader9.i:0  %j18_0_i = phi i3 [ 0, %.preheader9.preheader.i ], [ %j_5, %17 ]

]]></Node>
<StgValue><ssdm name="j18_0_i"/></StgValue>
</operation>

<operation id="911" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9.i:1  %icmp_ln32 = icmp eq i3 %j18_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="912" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="913" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9.i:3  %j_5 = add i3 %j18_0_i, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="914" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.i:4  br i1 %icmp_ln32, label %.loopexit23.loopexit, label %14

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="915" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln39 = zext i3 %j18_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="916" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln39 = add i6 %zext_ln32, %zext_ln39

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="917" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln39_1 = zext i6 %add_ln39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="918" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %eig_mat_M_real_addr_3 = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="eig_mat_M_real_addr_3"/></StgValue>
</operation>

<operation id="919" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %eig_mat_M_imag_addr_2 = getelementptr [16 x float]* %eig_mat_M_imag, i64 0, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="eig_mat_M_imag_addr_2"/></StgValue>
</operation>

<operation id="920" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %15

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="921" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
.loopexit23.loopexit:0  br label %.loopexit23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="922" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %complex_M_imag_read = phi float [ 0.000000e+00, %14 ], [ %temp_M_imag_1, %16 ]

]]></Node>
<StgValue><ssdm name="complex_M_imag_read"/></StgValue>
</operation>

<operation id="923" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %complex_M_real_read = phi float [ 0.000000e+00, %14 ], [ %temp_M_real_1, %16 ]

]]></Node>
<StgValue><ssdm name="complex_M_real_read"/></StgValue>
</operation>

<operation id="924" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:2  %k_0_i = phi i3 [ 0, %14 ], [ %k, %16 ]

]]></Node>
<StgValue><ssdm name="k_0_i"/></StgValue>
</operation>

<operation id="925" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln35 = icmp eq i3 %k_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="926" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="927" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %k = add i3 %k_0_i, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="928" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln35, label %17, label %16

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="929" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="6" op_0_bw="3">
<![CDATA[
:1  %zext_ln37 = zext i3 %k_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="930" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:2  %tmp_49 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="931" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="5">
<![CDATA[
:3  %zext_ln37_1 = zext i5 %tmp_49 to i6

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="932" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %add_ln37 = add i6 %zext_ln39, %zext_ln37_1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="933" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="6">
<![CDATA[
:5  %zext_ln37_2 = zext i6 %add_ln37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="934" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %Q_temp_M_real_addr_1 = getelementptr [16 x float]* %Q_temp_M_real, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="Q_temp_M_real_addr_1"/></StgValue>
</operation>

<operation id="935" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Q_temp_M_imag_addr_1 = getelementptr [16 x float]* %Q_temp_M_imag, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="Q_temp_M_imag_addr_1"/></StgValue>
</operation>

<operation id="936" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %add_ln37_1 = add i6 %zext_ln37, %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="937" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="6">
<![CDATA[
:9  %zext_ln37_3 = zext i6 %add_ln37_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_3"/></StgValue>
</operation>

<operation id="938" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %R_temp_M_real_addr_1 = getelementptr [16 x float]* %R_temp_M_real, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="R_temp_M_real_addr_1"/></StgValue>
</operation>

<operation id="939" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %R_temp_M_imag_addr_1 = getelementptr [16 x float]* %R_temp_M_imag, i64 0, i64 %zext_ln37_3

]]></Node>
<StgValue><ssdm name="R_temp_M_imag_addr_1"/></StgValue>
</operation>

<operation id="940" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_r_M_real_11 = load float* %R_temp_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_11"/></StgValue>
</operation>

<operation id="941" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="4">
<![CDATA[
:13  %p_r_M_imag_10 = load float* %R_temp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_10"/></StgValue>
</operation>

<operation id="942" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="4">
<![CDATA[
:14  %p_t_real_4 = load float* %Q_temp_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_4"/></StgValue>
</operation>

<operation id="943" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="4">
<![CDATA[
:15  %p_t_imag_4 = load float* %Q_temp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_4"/></StgValue>
</operation>

<operation id="944" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float %complex_M_real_read, float* %eig_mat_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="945" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store float %complex_M_imag_read, float* %eig_mat_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="946" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader9.i

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="947" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_r_M_real_11 = load float* %R_temp_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_11"/></StgValue>
</operation>

<operation id="948" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="4">
<![CDATA[
:13  %p_r_M_imag_10 = load float* %R_temp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_10"/></StgValue>
</operation>

<operation id="949" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="4">
<![CDATA[
:14  %p_t_real_4 = load float* %Q_temp_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_4"/></StgValue>
</operation>

<operation id="950" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="4">
<![CDATA[
:15  %p_t_imag_4 = load float* %Q_temp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_4"/></StgValue>
</operation>

<operation id="951" st_id="116" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i2 = fmul float %p_r_M_real_11, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="952" st_id="116" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i_i2_82 = fmul float %p_r_M_imag_10, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_i_i2_82"/></StgValue>
</operation>

<operation id="953" st_id="116" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1_i_i1 = fmul float %p_r_M_imag_10, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="954" st_id="116" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_2_i_i2 = fmul float %p_r_M_real_11, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="955" st_id="117" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i2 = fmul float %p_r_M_real_11, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="956" st_id="117" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i_i2_82 = fmul float %p_r_M_imag_10, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_i_i2_82"/></StgValue>
</operation>

<operation id="957" st_id="117" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %complex_M_real_writ_9 = fsub float %tmp_i_i2, %tmp_i_i2_82

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_9"/></StgValue>
</operation>

<operation id="958" st_id="117" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1_i_i1 = fmul float %p_r_M_imag_10, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="959" st_id="117" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_2_i_i2 = fmul float %p_r_M_real_11, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="960" st_id="117" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_imag_writ_1 = fadd float %tmp_1_i_i1, %tmp_2_i_i2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="961" st_id="118" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %complex_M_real_writ_9 = fsub float %tmp_i_i2, %tmp_i_i2_82

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_9"/></StgValue>
</operation>

<operation id="962" st_id="118" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_imag_writ_1 = fadd float %tmp_1_i_i1, %tmp_2_i_i2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="963" st_id="119" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_real_1 = fadd float %complex_M_real_read, %complex_M_real_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_real_1"/></StgValue>
</operation>

<operation id="964" st_id="119" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %temp_M_imag_1 = fadd float %complex_M_imag_read, %complex_M_imag_writ_1

]]></Node>
<StgValue><ssdm name="temp_M_imag_1"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="965" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="966" st_id="120" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_M_real_1 = fadd float %complex_M_real_read, %complex_M_real_writ_9

]]></Node>
<StgValue><ssdm name="temp_M_real_1"/></StgValue>
</operation>

<operation id="967" st_id="120" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %temp_M_imag_1 = fadd float %complex_M_imag_read, %complex_M_imag_writ_1

]]></Node>
<StgValue><ssdm name="temp_M_imag_1"/></StgValue>
</operation>

<operation id="968" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %15

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="969" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader8.i:0  %count_0_i = phi i3 [ %count, %.preheader8.i.loopexit ], [ 0, %.preheader8.i.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_i"/></StgValue>
</operation>

<operation id="970" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8.i:1  %icmp_ln43 = icmp eq i3 %count_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="971" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="972" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8.i:3  %count = add i3 %count_0_i, 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="973" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.i:4  br i1 %icmp_ln43, label %eig_decompose.exit.preheader, label %18

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="974" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="6" op_0_bw="3">
<![CDATA[
:1  %zext_ln1044 = zext i3 %count_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln1044"/></StgValue>
</operation>

<operation id="975" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:2  %tmp_44 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %count_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="976" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="6" op_0_bw="5">
<![CDATA[
:3  %zext_ln1044_1 = zext i5 %tmp_44 to i6

]]></Node>
<StgValue><ssdm name="zext_ln1044_1"/></StgValue>
</operation>

<operation id="977" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %add_ln1044 = add i6 %zext_ln1044, %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="add_ln1044"/></StgValue>
</operation>

<operation id="978" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="6">
<![CDATA[
:5  %zext_ln1044_2 = zext i6 %add_ln1044 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1044_2"/></StgValue>
</operation>

<operation id="979" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %eig_mat_M_real_addr_1 = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln1044_2

]]></Node>
<StgValue><ssdm name="eig_mat_M_real_addr_1"/></StgValue>
</operation>

<operation id="980" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="4">
<![CDATA[
:12  %eigval_temp = load float* %eig_mat_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="eigval_temp"/></StgValue>
</operation>

<operation id="981" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
eig_decompose.exit.preheader:0  br label %eig_decompose.exit

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="982" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln44 = zext i3 %count_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="983" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %xor_ln1067 = xor i3 %count_0_i, -4

]]></Node>
<StgValue><ssdm name="xor_ln1067"/></StgValue>
</operation>

<operation id="984" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="4" op_0_bw="3">
<![CDATA[
:8  %sext_ln1067 = sext i3 %xor_ln1067 to i4

]]></Node>
<StgValue><ssdm name="sext_ln1067"/></StgValue>
</operation>

<operation id="985" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="4">
<![CDATA[
:9  %zext_ln1067 = zext i4 %sext_ln1067 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1067"/></StgValue>
</operation>

<operation id="986" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %U_M_real_addr_2 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln1067

]]></Node>
<StgValue><ssdm name="U_M_real_addr_2"/></StgValue>
</operation>

<operation id="987" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %U_M_imag_addr_2 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln1067

]]></Node>
<StgValue><ssdm name="U_M_imag_addr_2"/></StgValue>
</operation>

<operation id="988" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="4">
<![CDATA[
:12  %eigval_temp = load float* %eig_mat_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="eigval_temp"/></StgValue>
</operation>

<operation id="989" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %eigval_addr = getelementptr inbounds [4 x float]* %eigval, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="eigval_addr"/></StgValue>
</operation>

<operation id="990" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:14  store float %eigval_temp, float* %eigval_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="991" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="992" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %i19_0_i = phi i3 [ 0, %18 ], [ %i_11, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i19_0_i"/></StgValue>
</operation>

<operation id="993" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln45 = icmp eq i3 %i19_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="994" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="995" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_11 = add i3 %i19_0_i, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="996" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln45, label %.preheader6.i.preheader, label %.preheader7.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="997" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="6" op_0_bw="3">
<![CDATA[
.preheader7.preheader.i:0  %zext_ln49 = zext i3 %i19_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="998" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader7.preheader.i:1  %tmp_46 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i19_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="999" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="6" op_0_bw="5">
<![CDATA[
.preheader7.preheader.i:2  %zext_ln49_1 = zext i5 %tmp_46 to i6

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="1000" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7.preheader.i:3  %add_ln49 = add i6 %zext_ln49, %zext_ln49_1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="1001" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="6">
<![CDATA[
.preheader7.preheader.i:4  %zext_ln49_2 = zext i6 %add_ln49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49_2"/></StgValue>
</operation>

<operation id="1002" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader.i:5  %Rx_temp_M_real_addr_2 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_2"/></StgValue>
</operation>

<operation id="1003" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader.i:6  %Rx_temp_M_imag_addr_2 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_2"/></StgValue>
</operation>

<operation id="1004" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader.i:7  %temp_mat_M_real_add_3 = getelementptr [16 x float]* %temp_mat_M_real, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="temp_mat_M_real_add_3"/></StgValue>
</operation>

<operation id="1005" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader.i:8  %temp_mat_M_imag_add_3 = getelementptr [16 x float]* %temp_mat_M_imag, i64 0, i64 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag_add_3"/></StgValue>
</operation>

<operation id="1006" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="4">
<![CDATA[
.preheader7.preheader.i:9  %p_r_M_real_12 = load float* %temp_mat_M_real_add_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>

<operation id="1007" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="4">
<![CDATA[
.preheader7.preheader.i:10  %p_r_M_imag_11 = load float* %temp_mat_M_imag_add_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_11"/></StgValue>
</operation>

<operation id="1008" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.i.preheader:0  br label %.preheader6.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1009" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="4">
<![CDATA[
.preheader7.preheader.i:9  %p_r_M_real_12 = load float* %temp_mat_M_real_add_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>

<operation id="1010" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="4">
<![CDATA[
.preheader7.preheader.i:10  %p_r_M_imag_11 = load float* %temp_mat_M_imag_add_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_11"/></StgValue>
</operation>

<operation id="1011" st_id="124" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader.i:11  %p_r_M_real_13 = fsub float %p_r_M_real_12, %eigval_temp

]]></Node>
<StgValue><ssdm name="p_r_M_real_13"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1012" st_id="125" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader.i:11  %p_r_M_real_13 = fsub float %p_r_M_real_12, %eigval_temp

]]></Node>
<StgValue><ssdm name="p_r_M_real_13"/></StgValue>
</operation>

<operation id="1013" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.i:12  br label %.preheader7.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1014" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader7.i:0  %j20_0_i = phi i3 [ 0, %.preheader7.preheader.i ], [ %j_9, %22 ]

]]></Node>
<StgValue><ssdm name="j20_0_i"/></StgValue>
</operation>

<operation id="1015" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7.i:1  %icmp_ln46 = icmp eq i3 %j20_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="1016" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1017" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader7.i:3  %j_9 = add i3 %j20_0_i, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="1018" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.i:4  br i1 %icmp_ln46, label %.loopexit.loopexit, label %19

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="1019" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="1020" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln48 = icmp eq i3 %i19_0_i, %j20_0_i

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="1021" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln48, label %20, label %21

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="1022" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln51 = zext i3 %j20_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="1023" st_id="126" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln51 = add i6 %zext_ln49_1, %zext_ln51

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="1024" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln51_1 = zext i6 %add_ln51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="1025" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %temp_mat_M_real_add_4 = getelementptr [16 x float]* %temp_mat_M_real, i64 0, i64 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="temp_mat_M_real_add_4"/></StgValue>
</operation>

<operation id="1026" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_mat_M_imag_add_4 = getelementptr [16 x float]* %temp_mat_M_imag, i64 0, i64 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag_add_4"/></StgValue>
</operation>

<operation id="1027" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="4">
<![CDATA[
:7  %temp_mat_M_real_loa_1 = load float* %temp_mat_M_real_add_4, align 8

]]></Node>
<StgValue><ssdm name="temp_mat_M_real_loa_1"/></StgValue>
</operation>

<operation id="1028" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="4">
<![CDATA[
:9  %temp_mat_M_imag_loa_1 = load float* %temp_mat_M_imag_add_4, align 4

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag_loa_1"/></StgValue>
</operation>

<operation id="1029" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float %p_r_M_real_13, float* %Rx_temp_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="1030" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store float %p_r_M_imag_11, float* %Rx_temp_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="1031" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %22

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="1032" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1033" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Rx_temp_M_real_addr_3 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_3"/></StgValue>
</operation>

<operation id="1034" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Rx_temp_M_imag_addr_3 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_3"/></StgValue>
</operation>

<operation id="1035" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="4">
<![CDATA[
:7  %temp_mat_M_real_loa_1 = load float* %temp_mat_M_real_add_4, align 8

]]></Node>
<StgValue><ssdm name="temp_mat_M_real_loa_1"/></StgValue>
</operation>

<operation id="1036" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store float %temp_mat_M_real_loa_1, float* %Rx_temp_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1037" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="4">
<![CDATA[
:9  %temp_mat_M_imag_loa_1 = load float* %temp_mat_M_imag_add_4, align 4

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag_loa_1"/></StgValue>
</operation>

<operation id="1038" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:10  store float %temp_mat_M_imag_loa_1, float* %Rx_temp_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="1039" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1040" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader7.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1041" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader6.i:0  %j_14 = phi i2 [ %i_13, %.preheader6.i.loopexit ], [ 0, %.preheader6.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_14"/></StgValue>
</operation>

<operation id="1042" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="2">
<![CDATA[
.preheader6.i:1  %zext_ln55 = zext i2 %j_14 to i32

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="1043" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.i:2  %icmp_ln55 = icmp eq i2 %j_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="1044" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1045" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6.i:4  %i_13 = add i2 %j_14, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="1046" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.i:5  br i1 %icmp_ln55, label %29, label %23

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="1047" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2  %tmp_48 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_14, i2 %j_14)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1048" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln56_1 = zext i4 %tmp_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="1049" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Rx_temp_M_real_addr_1 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_1"/></StgValue>
</operation>

<operation id="1050" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Rx_temp_M_imag_addr_1 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_1"/></StgValue>
</operation>

<operation id="1051" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="4">
<![CDATA[
:6  %mid_M_real = load float* %Rx_temp_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="mid_M_real"/></StgValue>
</operation>

<operation id="1052" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="4">
<![CDATA[
:7  %mid_M_imag = load float* %Rx_temp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="mid_M_imag"/></StgValue>
</operation>

<operation id="1053" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float 1.000000e+00, float* %U_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1054" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store float 0.000000e+00, float* %U_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1055" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %30

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1056" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="4">
<![CDATA[
:6  %mid_M_real = load float* %Rx_temp_M_real_addr_1, align 8

]]></Node>
<StgValue><ssdm name="mid_M_real"/></StgValue>
</operation>

<operation id="1057" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="4">
<![CDATA[
:7  %mid_M_imag = load float* %Rx_temp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="mid_M_imag"/></StgValue>
</operation>

<operation id="1058" st_id="129" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fmul float %mid_M_real, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="1059" st_id="129" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_i = fmul float %mid_M_imag, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1060" st_id="130" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4_i = fmul float %mid_M_real, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="1061" st_id="130" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5_i = fmul float %mid_M_imag, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="1062" st_id="130" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_i = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1063" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  %tmp_47 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_14, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1064" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="6" op_0_bw="4">
<![CDATA[
:1  %zext_ln56 = zext i4 %tmp_47 to i6

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="1065" st_id="131" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_6_i = fadd float %tmp_4_i, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="1066" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %24

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1067" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %j22_0_i = phi i32 [ %zext_ln55, %23 ], [ %j_8, %25 ]

]]></Node>
<StgValue><ssdm name="j22_0_i"/></StgValue>
</operation>

<operation id="1068" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln57 = icmp eq i32 %j22_0_i, 4

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="1069" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1070" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln57, label %.preheader.i45.preheader, label %25

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1071" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="6" op_0_bw="32">
<![CDATA[
:1  %trunc_ln59 = trunc i32 %j22_0_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="1072" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln59 = add i6 %zext_ln56, %trunc_ln59

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="1073" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="6">
<![CDATA[
:3  %sext_ln59 = sext i6 %add_ln59 to i64

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="1074" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Rx_temp_M_real_addr_4 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_4"/></StgValue>
</operation>

<operation id="1075" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Rx_temp_M_imag_addr_4 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln59

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_4"/></StgValue>
</operation>

<operation id="1076" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="4">
<![CDATA[
:6  %Rx_temp_M_real_load = load float* %Rx_temp_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_load"/></StgValue>
</operation>

<operation id="1077" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="4">
<![CDATA[
:7  %Rx_temp_M_imag_load = load float* %Rx_temp_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_load"/></StgValue>
</operation>

<operation id="1078" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %j_8 = add nsw i32 1, %j22_0_i

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="1079" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i45.preheader:0  br label %.preheader.i45

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1080" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="4">
<![CDATA[
:6  %Rx_temp_M_real_load = load float* %Rx_temp_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_load"/></StgValue>
</operation>

<operation id="1081" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="4">
<![CDATA[
:7  %Rx_temp_M_imag_load = load float* %Rx_temp_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_load"/></StgValue>
</operation>

<operation id="1082" st_id="133" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i = fmul float %Rx_temp_M_real_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="1083" st_id="133" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_2_i = fmul float %Rx_temp_M_imag_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="1084" st_id="133" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_7_i = fmul float %Rx_temp_M_imag_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="1085" st_id="133" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_8_i = fmul float %Rx_temp_M_real_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1086" st_id="134" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i = fmul float %Rx_temp_M_real_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="1087" st_id="134" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_2_i = fmul float %Rx_temp_M_imag_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="1088" st_id="134" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3_i = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="1089" st_id="134" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_7_i = fmul float %Rx_temp_M_imag_load, %mid_M_real

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="1090" st_id="134" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_8_i = fmul float %Rx_temp_M_real_load, %mid_M_imag

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="1091" st_id="134" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_9_i = fsub float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1092" st_id="135" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_3_i = fadd float %tmp_i, %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="1093" st_id="135" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_9_i = fsub float %tmp_7_i, %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1094" st_id="136" stage="5" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_10 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_10"/></StgValue>
</operation>

<operation id="1095" st_id="136" stage="5" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_2 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1096" st_id="137" stage="4" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_10 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_10"/></StgValue>
</operation>

<operation id="1097" st_id="137" stage="4" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_2 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1098" st_id="138" stage="3" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_10 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_10"/></StgValue>
</operation>

<operation id="1099" st_id="138" stage="3" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_2 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1100" st_id="139" stage="2" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_10 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_10"/></StgValue>
</operation>

<operation id="1101" st_id="139" stage="2" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_2 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1102" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="1103" st_id="140" stage="1" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_10 = fdiv float %tmp_3_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_10"/></StgValue>
</operation>

<operation id="1104" st_id="140" stage="1" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_imag_writ_2 = fdiv float %tmp_9_i, %tmp_6_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="1105" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:16  store float %complex_M_real_writ_10, float* %Rx_temp_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1106" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:17  store float %complex_M_imag_writ_2, float* %Rx_temp_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1107" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %24

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1108" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i45:0  %j23_0_in_i = phi i32 [ %j_11, %.preheader.i45.loopexit ], [ %zext_ln55, %.preheader.i45.preheader ]

]]></Node>
<StgValue><ssdm name="j23_0_in_i"/></StgValue>
</operation>

<operation id="1109" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i45:1  %j_11 = add nsw i32 %j23_0_in_i, 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="1110" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i45:2  %icmp_ln61 = icmp eq i32 %j23_0_in_i, 3

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="1111" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i45:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1112" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i45:4  br i1 %icmp_ln61, label %.preheader6.i.loopexit, label %26

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1113" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="4" op_0_bw="32">
<![CDATA[
:0  %trunc_ln62 = trunc i32 %j_11 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="1114" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:2  %tmp_57 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %j_11, i2 %j_14)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1115" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="34">
<![CDATA[
:3  %sext_ln62 = sext i34 %tmp_57 to i64

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="1116" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Rx_temp_M_real_addr_7 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln62

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_7"/></StgValue>
</operation>

<operation id="1117" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Rx_temp_M_imag_addr_7 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln62

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_7"/></StgValue>
</operation>

<operation id="1118" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="4">
<![CDATA[
:6  %mid_M_real_1 = load float* %Rx_temp_M_real_addr_7, align 8

]]></Node>
<StgValue><ssdm name="mid_M_real_1"/></StgValue>
</operation>

<operation id="1119" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="4">
<![CDATA[
:7  %mid_M_imag_1 = load float* %Rx_temp_M_imag_addr_7, align 4

]]></Node>
<StgValue><ssdm name="mid_M_imag_1"/></StgValue>
</operation>

<operation id="1120" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.i.loopexit:0  br label %.preheader6.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1121" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:1  %sext_ln62_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln62, i2 0)

]]></Node>
<StgValue><ssdm name="sext_ln62_cast"/></StgValue>
</operation>

<operation id="1122" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="4">
<![CDATA[
:6  %mid_M_real_1 = load float* %Rx_temp_M_real_addr_7, align 8

]]></Node>
<StgValue><ssdm name="mid_M_real_1"/></StgValue>
</operation>

<operation id="1123" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="4">
<![CDATA[
:7  %mid_M_imag_1 = load float* %Rx_temp_M_imag_addr_7, align 4

]]></Node>
<StgValue><ssdm name="mid_M_imag_1"/></StgValue>
</operation>

<operation id="1124" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %27

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1125" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %q_0_i = phi i32 [ %zext_ln55, %26 ], [ %q_1, %28 ]

]]></Node>
<StgValue><ssdm name="q_0_i"/></StgValue>
</operation>

<operation id="1126" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln63 = icmp eq i32 %q_0_i, 4

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="1127" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1128" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln63, label %.preheader.i45.loopexit, label %28

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="1129" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="6" op_0_bw="32">
<![CDATA[
:1  %trunc_ln65 = trunc i32 %q_0_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="1130" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln65 = add i6 %sext_ln62_cast, %trunc_ln65

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="1131" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %add_ln65_1 = add i6 %zext_ln56, %trunc_ln65

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="1132" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="6">
<![CDATA[
:6  %sext_ln65_1 = sext i6 %add_ln65_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln65_1"/></StgValue>
</operation>

<operation id="1133" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Rx_temp_M_real_addr_9 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_9"/></StgValue>
</operation>

<operation id="1134" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %Rx_temp_M_imag_addr_9 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln65_1

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_9"/></StgValue>
</operation>

<operation id="1135" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="4">
<![CDATA[
:10  %p_t_real_8 = load float* %Rx_temp_M_real_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_8"/></StgValue>
</operation>

<operation id="1136" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="4">
<![CDATA[
:11  %p_t_imag_8 = load float* %Rx_temp_M_imag_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_8"/></StgValue>
</operation>

<operation id="1137" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %q_1 = add nsw i32 1, %q_0_i

]]></Node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="1138" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i45.loopexit:0  br label %.preheader.i45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1139" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="4">
<![CDATA[
:10  %p_t_real_8 = load float* %Rx_temp_M_real_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_8"/></StgValue>
</operation>

<operation id="1140" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="4">
<![CDATA[
:11  %p_t_imag_8 = load float* %Rx_temp_M_imag_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_8"/></StgValue>
</operation>

<operation id="1141" st_id="144" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i7 = fmul float %mid_M_real_1, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="1142" st_id="144" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i_i5 = fmul float %mid_M_imag_1, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="1143" st_id="144" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_1_i_i3 = fmul float %mid_M_imag_1, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_1_i_i3"/></StgValue>
</operation>

<operation id="1144" st_id="144" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_2_i_i6 = fmul float %mid_M_real_1, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1145" st_id="145" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i_i7 = fmul float %mid_M_real_1, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="1146" st_id="145" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_i_i5 = fmul float %mid_M_imag_1, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="1147" st_id="145" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_3 = fsub float %tmp_i_i7, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="1148" st_id="145" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_1_i_i3 = fmul float %mid_M_imag_1, %p_t_real_8

]]></Node>
<StgValue><ssdm name="tmp_1_i_i3"/></StgValue>
</operation>

<operation id="1149" st_id="145" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_2_i_i6 = fmul float %mid_M_real_1, %p_t_imag_8

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>

<operation id="1150" st_id="145" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i3, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1151" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="6">
<![CDATA[
:3  %sext_ln65 = sext i6 %add_ln65 to i64

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="1152" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Rx_temp_M_real_addr_8 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln65

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_8"/></StgValue>
</operation>

<operation id="1153" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %Rx_temp_M_imag_addr_8 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln65

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_8"/></StgValue>
</operation>

<operation id="1154" st_id="146" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %complex_M_real_writ_3 = fsub float %tmp_i_i7, %tmp_i_i5

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="1155" st_id="146" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_imag_writ_5 = fadd float %tmp_1_i_i3, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="1156" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="4">
<![CDATA[
:18  %Rx_temp_M_real_load_5 = load float* %Rx_temp_M_real_addr_8, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_load_5"/></StgValue>
</operation>

<operation id="1157" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="4">
<![CDATA[
:19  %Rx_temp_M_imag_load_5 = load float* %Rx_temp_M_imag_addr_8, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_load_5"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1158" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="4">
<![CDATA[
:18  %Rx_temp_M_real_load_5 = load float* %Rx_temp_M_real_addr_8, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_load_5"/></StgValue>
</operation>

<operation id="1159" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="4">
<![CDATA[
:19  %Rx_temp_M_imag_load_5 = load float* %Rx_temp_M_imag_addr_8, align 4

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_load_5"/></StgValue>
</operation>

<operation id="1160" st_id="147" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_real_writ_4 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="1161" st_id="147" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1162" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="1163" st_id="148" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %complex_M_real_writ_4 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="1164" st_id="148" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="1165" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:22  store float %complex_M_real_writ_4, float* %Rx_temp_M_real_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1166" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:23  store float %complex_M_imag_writ_6, float* %Rx_temp_M_imag_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1167" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %27

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1168" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %p_x_assign = phi float [ 1.000000e+00, %29 ], [ %midsum_1, %eig_decompose_label11_end ]

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>

<operation id="1169" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %m_0_i = phi i3 [ 2, %29 ], [ %m, %eig_decompose_label11_end ]

]]></Node>
<StgValue><ssdm name="m_0_i"/></StgValue>
</operation>

<operation id="1170" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="3">
<![CDATA[
:2  %sext_ln71 = sext i3 %m_0_i to i32

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="1171" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:3  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %m_0_i, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1172" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1173" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_72, label %33, label %eig_decompose_label11_begin

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="1174" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
eig_decompose_label11_begin:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="1175" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
eig_decompose_label11_begin:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1176" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="6" op_0_bw="3">
<![CDATA[
eig_decompose_label11_begin:2  %zext_ln76 = zext i3 %m_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="1177" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
eig_decompose_label11_begin:3  %tmp_53 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %m_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1178" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="6" op_0_bw="5">
<![CDATA[
eig_decompose_label11_begin:4  %sext_ln78 = sext i5 %tmp_53 to i6

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="1179" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
eig_decompose_label11_begin:5  %add_ln78 = add i6 %sext_ln78, %zext_ln76

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="1180" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="6">
<![CDATA[
eig_decompose_label11_begin:6  %zext_ln78 = zext i6 %add_ln78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="1181" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
eig_decompose_label11_begin:7  %Rx_temp_M_real_addr_5 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_5"/></StgValue>
</operation>

<operation id="1182" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
eig_decompose_label11_begin:8  %Rx_temp_M_imag_addr_5 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_5"/></StgValue>
</operation>

<operation id="1183" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
eig_decompose_label11_begin:9  %add_ln80 = add i6 %sext_ln78, %zext_ln1044

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="1184" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="6">
<![CDATA[
eig_decompose_label11_begin:10  %zext_ln80 = zext i6 %add_ln80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="1185" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
eig_decompose_label11_begin:11  %U_M_real_addr_3 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="U_M_real_addr_3"/></StgValue>
</operation>

<operation id="1186" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
eig_decompose_label11_begin:12  %U_M_imag_addr_3 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="U_M_imag_addr_3"/></StgValue>
</operation>

<operation id="1187" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
eig_decompose_label11_begin:13  br label %31

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1188" st_id="149" stage="5" lat="5">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1189" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %complex_M_imag_read_1 = phi float [ 0.000000e+00, %eig_decompose_label11_begin ], [ %sum_M_imag_1, %32 ]

]]></Node>
<StgValue><ssdm name="complex_M_imag_read_1"/></StgValue>
</operation>

<operation id="1190" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %complex_M_real_read_1 = phi float [ 0.000000e+00, %eig_decompose_label11_begin ], [ %sum_M_real_1, %32 ]

]]></Node>
<StgValue><ssdm name="complex_M_real_read_1"/></StgValue>
</operation>

<operation id="1191" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %j24_0_in_i = phi i32 [ %sext_ln71, %eig_decompose_label11_begin ], [ %j_10, %32 ]

]]></Node>
<StgValue><ssdm name="j24_0_in_i"/></StgValue>
</operation>

<operation id="1192" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j_10 = add nsw i32 %j24_0_in_i, 1

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="1193" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln74 = icmp eq i32 %j24_0_in_i, 3

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="1194" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1195" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln74, label %eig_decompose_label11_end, label %32

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1196" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="6" op_0_bw="32">
<![CDATA[
:1  %trunc_ln76 = trunc i32 %j_10 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="1197" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln76 = add i6 %sext_ln78, %trunc_ln76

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="1198" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="6">
<![CDATA[
:3  %sext_ln76 = sext i6 %add_ln76 to i64

]]></Node>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</operation>

<operation id="1199" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Rx_temp_M_real_addr_6 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="Rx_temp_M_real_addr_6"/></StgValue>
</operation>

<operation id="1200" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Rx_temp_M_imag_addr_6 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln76

]]></Node>
<StgValue><ssdm name="Rx_temp_M_imag_addr_6"/></StgValue>
</operation>

<operation id="1201" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="4" op_0_bw="32">
<![CDATA[
:6  %trunc_ln76_1 = trunc i32 %j_10 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln76_1"/></StgValue>
</operation>

<operation id="1202" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:7  %sext_ln76_2_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln76_1, i2 0)

]]></Node>
<StgValue><ssdm name="sext_ln76_2_cast"/></StgValue>
</operation>

<operation id="1203" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %add_ln76_1 = add i6 %sext_ln76_2_cast, %zext_ln1044

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="1204" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="6">
<![CDATA[
:9  %sext_ln76_1 = sext i6 %add_ln76_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln76_1"/></StgValue>
</operation>

<operation id="1205" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %U_M_real_addr_4 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %sext_ln76_1

]]></Node>
<StgValue><ssdm name="U_M_real_addr_4"/></StgValue>
</operation>

<operation id="1206" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %U_M_imag_addr_4 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %sext_ln76_1

]]></Node>
<StgValue><ssdm name="U_M_imag_addr_4"/></StgValue>
</operation>

<operation id="1207" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_r_M_real_21 = load float* %Rx_temp_M_real_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_21"/></StgValue>
</operation>

<operation id="1208" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="4">
<![CDATA[
:13  %p_r_M_imag_19 = load float* %Rx_temp_M_imag_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_19"/></StgValue>
</operation>

<operation id="1209" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="4">
<![CDATA[
:14  %p_t_real_7 = load float* %U_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_7"/></StgValue>
</operation>

<operation id="1210" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="4">
<![CDATA[
:15  %p_t_imag_7 = load float* %U_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_7"/></StgValue>
</operation>

<operation id="1211" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="4">
<![CDATA[
eig_decompose_label11_end:6  %p_t_real_6 = load float* %Rx_temp_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_6"/></StgValue>
</operation>

<operation id="1212" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="4">
<![CDATA[
eig_decompose_label11_end:7  %p_t_imag_6 = load float* %Rx_temp_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_6"/></StgValue>
</operation>

<operation id="1213" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
eig_decompose_label11_end:26  %m = add i3 %m_0_i, -1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1214" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="4">
<![CDATA[
:12  %p_r_M_real_21 = load float* %Rx_temp_M_real_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_21"/></StgValue>
</operation>

<operation id="1215" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="4">
<![CDATA[
:13  %p_r_M_imag_19 = load float* %Rx_temp_M_imag_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_19"/></StgValue>
</operation>

<operation id="1216" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="32" op_0_bw="4">
<![CDATA[
:14  %p_t_real_7 = load float* %U_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_7"/></StgValue>
</operation>

<operation id="1217" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="4">
<![CDATA[
:15  %p_t_imag_7 = load float* %U_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_7"/></StgValue>
</operation>

<operation id="1218" st_id="151" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i4 = fmul float %p_r_M_real_21, %p_t_real_7

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="1219" st_id="151" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i_i3 = fmul float %p_r_M_imag_19, %p_t_imag_7

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="1220" st_id="151" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1_i_i2 = fmul float %p_r_M_imag_19, %p_t_real_7

]]></Node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="1221" st_id="151" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_2_i_i4 = fmul float %p_r_M_real_21, %p_t_imag_7

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1222" st_id="152" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i4 = fmul float %p_r_M_real_21, %p_t_real_7

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="1223" st_id="152" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i_i3 = fmul float %p_r_M_imag_19, %p_t_imag_7

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="1224" st_id="152" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %complex_M_real_writ_2 = fsub float %tmp_i_i4, %tmp_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="1225" st_id="152" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_1_i_i2 = fmul float %p_r_M_imag_19, %p_t_real_7

]]></Node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="1226" st_id="152" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_2_i_i4 = fmul float %p_r_M_real_21, %p_t_imag_7

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>

<operation id="1227" st_id="152" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i2, %tmp_2_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1228" st_id="153" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %complex_M_real_writ_2 = fsub float %tmp_i_i4, %tmp_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="1229" st_id="153" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_imag_writ_4 = fadd float %tmp_1_i_i2, %tmp_2_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1230" st_id="154" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_M_real_1 = fadd float %complex_M_real_read_1, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="sum_M_real_1"/></StgValue>
</operation>

<operation id="1231" st_id="154" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %sum_M_imag_1 = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="sum_M_imag_1"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1232" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="1233" st_id="155" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %sum_M_real_1 = fadd float %complex_M_real_read_1, %complex_M_real_writ_2

]]></Node>
<StgValue><ssdm name="sum_M_real_1"/></StgValue>
</operation>

<operation id="1234" st_id="155" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %sum_M_imag_1 = fadd float %complex_M_imag_read_1, %complex_M_imag_writ_4

]]></Node>
<StgValue><ssdm name="sum_M_imag_1"/></StgValue>
</operation>

<operation id="1235" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %31

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1236" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32">
<![CDATA[
eig_decompose_label11_end:0  %bitcast_ln444 = bitcast float %complex_M_real_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln444"/></StgValue>
</operation>

<operation id="1237" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:1  %xor_ln444 = xor i32 %bitcast_ln444, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln444"/></StgValue>
</operation>

<operation id="1238" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32">
<![CDATA[
eig_decompose_label11_end:2  %p_r_M_real_17 = bitcast i32 %xor_ln444 to float

]]></Node>
<StgValue><ssdm name="p_r_M_real_17"/></StgValue>
</operation>

<operation id="1239" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="32">
<![CDATA[
eig_decompose_label11_end:3  %bitcast_ln444_2 = bitcast float %complex_M_imag_read_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln444_2"/></StgValue>
</operation>

<operation id="1240" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:4  %xor_ln444_1 = xor i32 %bitcast_ln444_2, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln444_1"/></StgValue>
</operation>

<operation id="1241" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32">
<![CDATA[
eig_decompose_label11_end:5  %p_r_M_imag_15 = bitcast i32 %xor_ln444_1 to float

]]></Node>
<StgValue><ssdm name="p_r_M_imag_15"/></StgValue>
</operation>

<operation id="1242" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="4">
<![CDATA[
eig_decompose_label11_end:6  %p_t_real_6 = load float* %Rx_temp_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_6"/></StgValue>
</operation>

<operation id="1243" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="4">
<![CDATA[
eig_decompose_label11_end:7  %p_t_imag_6 = load float* %Rx_temp_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_6"/></StgValue>
</operation>

<operation id="1244" st_id="156" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:8  %tmp_i_i3_83 = fmul float %p_r_M_real_17, %p_t_real_6

]]></Node>
<StgValue><ssdm name="tmp_i_i3_83"/></StgValue>
</operation>

<operation id="1245" st_id="156" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:9  %tmp_2_i_i3 = fmul float %p_r_M_imag_15, %p_t_imag_6

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>

<operation id="1246" st_id="156" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:11  %tmp_4_i_i = fmul float %p_t_real_6, %p_t_real_6

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="1247" st_id="156" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:12  %tmp_5_i_i1 = fmul float %p_t_imag_6, %p_t_imag_6

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>

<operation id="1248" st_id="156" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:14  %tmp_7_i_i1 = fmul float %p_r_M_imag_15, %p_t_real_6

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>

<operation id="1249" st_id="156" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:15  %tmp_8_i_i = fmul float %p_r_M_real_17, %p_t_imag_6

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1250" st_id="157" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:8  %tmp_i_i3_83 = fmul float %p_r_M_real_17, %p_t_real_6

]]></Node>
<StgValue><ssdm name="tmp_i_i3_83"/></StgValue>
</operation>

<operation id="1251" st_id="157" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:9  %tmp_2_i_i3 = fmul float %p_r_M_imag_15, %p_t_imag_6

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>

<operation id="1252" st_id="157" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:10  %tmp_3_i_i = fadd float %tmp_i_i3_83, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="1253" st_id="157" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:11  %tmp_4_i_i = fmul float %p_t_real_6, %p_t_real_6

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="1254" st_id="157" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:12  %tmp_5_i_i1 = fmul float %p_t_imag_6, %p_t_imag_6

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>

<operation id="1255" st_id="157" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:13  %tmp_6_i_i1 = fadd float %tmp_4_i_i, %tmp_5_i_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>

<operation id="1256" st_id="157" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:14  %tmp_7_i_i1 = fmul float %p_r_M_imag_15, %p_t_real_6

]]></Node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>

<operation id="1257" st_id="157" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:15  %tmp_8_i_i = fmul float %p_r_M_real_17, %p_t_imag_6

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="1258" st_id="157" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:16  %tmp_9_i_i = fsub float %tmp_7_i_i1, %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1259" st_id="158" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:10  %tmp_3_i_i = fadd float %tmp_i_i3_83, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="1260" st_id="158" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:13  %tmp_6_i_i1 = fadd float %tmp_4_i_i, %tmp_5_i_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>

<operation id="1261" st_id="158" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:16  %tmp_9_i_i = fsub float %tmp_7_i_i1, %tmp_8_i_i

]]></Node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1262" st_id="159" stage="5" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="1263" st_id="159" stage="5" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1264" st_id="160" stage="4" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="1265" st_id="160" stage="4" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1266" st_id="161" stage="3" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="1267" st_id="161" stage="3" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1268" st_id="162" stage="2" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="1269" st_id="162" stage="2" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1270" st_id="163" stage="1" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:17  %sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="sum_M_real"/></StgValue>
</operation>

<operation id="1271" st_id="163" stage="1" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:18  %sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i1

]]></Node>
<StgValue><ssdm name="sum_M_imag"/></StgValue>
</operation>

<operation id="1272" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
eig_decompose_label11_end:23  store float %sum_M_real, float* %U_M_real_addr_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="1273" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
eig_decompose_label11_end:24  store float %sum_M_imag, float* %U_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1274" st_id="164" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:19  %tmp_18 = fmul float %sum_M_real, %sum_M_real

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1275" st_id="164" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:20  %tmp_19 = fmul float %sum_M_imag, %sum_M_imag

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1276" st_id="165" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:19  %tmp_18 = fmul float %sum_M_real, %sum_M_real

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1277" st_id="165" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:20  %tmp_19 = fmul float %sum_M_imag, %sum_M_imag

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1278" st_id="165" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:21  %tmp_22 = fadd float %tmp_18, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1279" st_id="166" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:21  %tmp_22 = fadd float %tmp_18, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1280" st_id="167" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:22  %midsum_1 = fadd float %p_x_assign, %tmp_22

]]></Node>
<StgValue><ssdm name="midsum_1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1281" st_id="168" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
eig_decompose_label11_end:22  %midsum_1 = fadd float %p_x_assign, %tmp_22

]]></Node>
<StgValue><ssdm name="midsum_1"/></StgValue>
</operation>

<operation id="1282" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
eig_decompose_label11_end:25  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str5, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="1283" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0">
<![CDATA[
eig_decompose_label11_end:27  br label %30

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1284" st_id="169" stage="4" lat="5">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1285" st_id="170" stage="3" lat="5">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1286" st_id="171" stage="2" lat="5">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1287" st_id="172" stage="1" lat="5">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind

]]></Node>
<StgValue><ssdm name="midsum"/></StgValue>
</operation>

<operation id="1288" st_id="172" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i_i1 = fmul float %midsum, %midsum

]]></Node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1289" st_id="173" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_3_i_i1 = fmul float %midsum, %midsum

]]></Node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="1290" st_id="173" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1291" st_id="174" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="1292" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %34

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1293" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i25_0_i = phi i3 [ 0, %33 ], [ %i_15, %35 ]

]]></Node>
<StgValue><ssdm name="i25_0_i"/></StgValue>
</operation>

<operation id="1294" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln83 = icmp eq i3 %i25_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="1295" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1296" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_15 = add i3 %i25_0_i, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="1297" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln83, label %.preheader8.i.loopexit, label %35

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="1298" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:1  %tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i25_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1299" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="6" op_0_bw="5">
<![CDATA[
:2  %zext_ln85 = zext i5 %tmp_55 to i6

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="1300" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln85 = add i6 %zext_ln1044, %zext_ln85

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="1301" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln85_1 = zext i6 %add_ln85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="1302" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %U_M_real_addr_5 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="U_M_real_addr_5"/></StgValue>
</operation>

<operation id="1303" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %U_M_imag_addr_5 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="U_M_imag_addr_5"/></StgValue>
</operation>

<operation id="1304" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="4">
<![CDATA[
:7  %p_r_M_real_16 = load float* %U_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_16"/></StgValue>
</operation>

<operation id="1305" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="4">
<![CDATA[
:8  %p_r_M_imag_14 = load float* %U_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_14"/></StgValue>
</operation>

<operation id="1306" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.i.loopexit:0  br label %.preheader8.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1307" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="4">
<![CDATA[
:7  %p_r_M_real_16 = load float* %U_M_real_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_16"/></StgValue>
</operation>

<operation id="1308" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="4">
<![CDATA[
:8  %p_r_M_imag_14 = load float* %U_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_14"/></StgValue>
</operation>

<operation id="1309" st_id="176" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i5_85 = fmul float %p_r_M_real_16, %midsum

]]></Node>
<StgValue><ssdm name="tmp_i_i5_85"/></StgValue>
</operation>

<operation id="1310" st_id="176" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_i4_86 = fmul float %p_r_M_imag_14, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i4_86"/></StgValue>
</operation>

<operation id="1311" st_id="176" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5_i_i2 = fmul float %p_r_M_imag_14, %midsum

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>

<operation id="1312" st_id="176" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_6_i_i2 = fmul float %p_r_M_real_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1313" st_id="177" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_i5_85 = fmul float %p_r_M_real_16, %midsum

]]></Node>
<StgValue><ssdm name="tmp_i_i5_85"/></StgValue>
</operation>

<operation id="1314" st_id="177" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_i4_86 = fmul float %p_r_M_imag_14, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i4_86"/></StgValue>
</operation>

<operation id="1315" st_id="177" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_2_i_i5 = fadd float %tmp_i_i5_85, %tmp_i_i4_86

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="1316" st_id="177" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_5_i_i2 = fmul float %p_r_M_imag_14, %midsum

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>

<operation id="1317" st_id="177" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_6_i_i2 = fmul float %p_r_M_real_16, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>

<operation id="1318" st_id="177" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1319" st_id="178" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_2_i_i5 = fadd float %tmp_i_i5_85, %tmp_i_i4_86

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="1320" st_id="178" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2

]]></Node>
<StgValue><ssdm name="tmp_7_i_i2"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1321" st_id="179" stage="5" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_real_writ_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1322" st_id="179" stage="5" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %complex_M_imag_writ_3 = fdiv float %tmp_7_i_i2, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1323" st_id="180" stage="4" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_real_writ_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1324" st_id="180" stage="4" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %complex_M_imag_writ_3 = fdiv float %tmp_7_i_i2, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1325" st_id="181" stage="3" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_real_writ_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1326" st_id="181" stage="3" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %complex_M_imag_writ_3 = fdiv float %tmp_7_i_i2, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1327" st_id="182" stage="2" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_real_writ_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1328" st_id="182" stage="2" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %complex_M_imag_writ_3 = fdiv float %tmp_7_i_i2, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1329" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="1330" st_id="183" stage="1" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %complex_M_real_writ_1 = fdiv float %tmp_2_i_i5, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="1331" st_id="183" stage="1" lat="5">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %complex_M_imag_writ_3 = fdiv float %tmp_7_i_i2, %tmp_4_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>

<operation id="1332" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:17  store float %complex_M_real_writ_1, float* %U_M_real_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1333" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
:18  store float %complex_M_imag_writ_3, float* %U_M_imag_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="1334" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %34

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1335" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
eig_decompose.exit:0  %i_0_i49 = phi i3 [ %i_12, %36 ], [ 0, %eig_decompose.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i49"/></StgValue>
</operation>

<operation id="1336" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
eig_decompose.exit:1  %icmp_ln91 = icmp eq i3 %i_0_i49, -4

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="1337" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
eig_decompose.exit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1338" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
eig_decompose.exit:3  %i_12 = add i3 %i_0_i49, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="1339" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
eig_decompose.exit:4  br i1 %icmp_ln91, label %.preheader2.i.preheader, label %36

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1340" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln92 = zext i3 %i_0_i49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="1341" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sort_index_addr = getelementptr [4 x i3]* %sort_index, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="sort_index_addr"/></StgValue>
</operation>

<operation id="1342" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="3" op_1_bw="2">
<![CDATA[
:2  store i3 %i_0_i49, i3* %sort_index_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="1343" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %eig_decompose.exit

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="1344" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.i.preheader:0  br label %.preheader2.i

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1345" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.i:0  %flag = phi i2 [ %i_14, %38 ], [ 0, %.preheader2.i.preheader ]

]]></Node>
<StgValue><ssdm name="flag"/></StgValue>
</operation>

<operation id="1346" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="2">
<![CDATA[
.preheader2.i:1  %zext_ln95 = zext i2 %flag to i32

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="1347" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.i:2  %icmp_ln94 = icmp eq i2 %flag, -1

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="1348" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1349" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.i:4  %i_14 = add i2 %flag, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="1350" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i:5  br i1 %icmp_ln94, label %sort_eigval.exit.preheader, label %.preheader.i53.preheader

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="1351" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i53.preheader:0  br label %.preheader.i53

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="1352" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
sort_eigval.exit.preheader:0  br label %sort_eigval.exit

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1353" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i53:0  %flag_0_i = phi i32 [ %j_7, %37 ], [ %zext_ln95, %.preheader.i53.preheader ]

]]></Node>
<StgValue><ssdm name="flag_0_i"/></StgValue>
</operation>

<operation id="1354" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i53:1  %j_0_in_i = phi i32 [ %j_15, %37 ], [ %zext_ln95, %.preheader.i53.preheader ]

]]></Node>
<StgValue><ssdm name="j_0_in_i"/></StgValue>
</operation>

<operation id="1355" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i53:2  %j_15 = add nsw i32 %j_0_in_i, 1

]]></Node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="1356" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i53:3  %icmp_ln96 = icmp eq i32 %j_0_in_i, 3

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="1357" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i53:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1358" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i53:5  br i1 %icmp_ln96, label %38, label %37

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="1359" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln97 = sext i32 %flag_0_i to i64

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="1360" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sort_index_addr_3 = getelementptr [4 x i3]* %sort_index, i64 0, i64 %sext_ln97

]]></Node>
<StgValue><ssdm name="sort_index_addr_3"/></StgValue>
</operation>

<operation id="1361" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="3" op_0_bw="2">
<![CDATA[
:2  %sort_index_load_2 = load i3* %sort_index_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sort_index_load_2"/></StgValue>
</operation>

<operation id="1362" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="32">
<![CDATA[
:6  %sext_ln97_1 = sext i32 %j_15 to i64

]]></Node>
<StgValue><ssdm name="sext_ln97_1"/></StgValue>
</operation>

<operation id="1363" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %sort_index_addr_4 = getelementptr [4 x i3]* %sort_index, i64 0, i64 %sext_ln97_1

]]></Node>
<StgValue><ssdm name="sort_index_addr_4"/></StgValue>
</operation>

<operation id="1364" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="3" op_0_bw="2">
<![CDATA[
:8  %sort_index_load_3 = load i3* %sort_index_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sort_index_load_3"/></StgValue>
</operation>

<operation id="1365" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="32">
<![CDATA[
:0  %sext_ln102 = sext i32 %flag_0_i to i64

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="1366" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %sort_index_addr_1 = getelementptr [4 x i3]* %sort_index, i64 0, i64 %sext_ln102

]]></Node>
<StgValue><ssdm name="sort_index_addr_1"/></StgValue>
</operation>

<operation id="1367" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="3" op_0_bw="2">
<![CDATA[
:2  %sort_index_load = load i3* %sort_index_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sort_index_load"/></StgValue>
</operation>

<operation id="1368" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="2">
<![CDATA[
:3  %zext_ln103 = zext i2 %flag to i64

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="1369" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %sort_index_addr_2 = getelementptr [4 x i3]* %sort_index, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="sort_index_addr_2"/></StgValue>
</operation>

<operation id="1370" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="3" op_0_bw="2">
<![CDATA[
:5  %sort_index_load_1 = load i3* %sort_index_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sort_index_load_1"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1371" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="3" op_0_bw="2">
<![CDATA[
:2  %sort_index_load_2 = load i3* %sort_index_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sort_index_load_2"/></StgValue>
</operation>

<operation id="1372" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="3">
<![CDATA[
:3  %zext_ln97 = zext i3 %sort_index_load_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="1373" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %eigval_addr_1 = getelementptr inbounds [4 x float]* %eigval, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="eigval_addr_1"/></StgValue>
</operation>

<operation id="1374" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="2">
<![CDATA[
:5  %eigval_load = load float* %eigval_addr_1, align 4

]]></Node>
<StgValue><ssdm name="eigval_load"/></StgValue>
</operation>

<operation id="1375" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="3" op_0_bw="2">
<![CDATA[
:8  %sort_index_load_3 = load i3* %sort_index_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sort_index_load_3"/></StgValue>
</operation>

<operation id="1376" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="3">
<![CDATA[
:9  %zext_ln97_1 = zext i3 %sort_index_load_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="1377" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %eigval_addr_2 = getelementptr inbounds [4 x float]* %eigval, i64 0, i64 %zext_ln97_1

]]></Node>
<StgValue><ssdm name="eigval_addr_2"/></StgValue>
</operation>

<operation id="1378" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="2">
<![CDATA[
:11  %eigval_load_1 = load float* %eigval_addr_2, align 4

]]></Node>
<StgValue><ssdm name="eigval_load_1"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1379" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="2">
<![CDATA[
:5  %eigval_load = load float* %eigval_addr_1, align 4

]]></Node>
<StgValue><ssdm name="eigval_load"/></StgValue>
</operation>

<operation id="1380" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="2">
<![CDATA[
:11  %eigval_load_1 = load float* %eigval_addr_2, align 4

]]></Node>
<StgValue><ssdm name="eigval_load_1"/></StgValue>
</operation>

<operation id="1381" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32">
<![CDATA[
:12  %bitcast_ln97 = bitcast float %eigval_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln97"/></StgValue>
</operation>

<operation id="1382" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln97, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1383" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="23" op_0_bw="32">
<![CDATA[
:14  %trunc_ln97 = trunc i32 %bitcast_ln97 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="1384" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32">
<![CDATA[
:15  %bitcast_ln97_1 = bitcast float %eigval_load_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln97_1"/></StgValue>
</operation>

<operation id="1385" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln97_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1386" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="23" op_0_bw="32">
<![CDATA[
:17  %trunc_ln97_1 = trunc i32 %bitcast_ln97_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln97_1"/></StgValue>
</operation>

<operation id="1387" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %icmp_ln97 = icmp ne i8 %tmp_21, -1

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="1388" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19  %icmp_ln97_1 = icmp eq i23 %trunc_ln97, 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_1"/></StgValue>
</operation>

<operation id="1389" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %or_ln97 = or i1 %icmp_ln97_1, %icmp_ln97

]]></Node>
<StgValue><ssdm name="or_ln97"/></StgValue>
</operation>

<operation id="1390" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %icmp_ln97_2 = icmp ne i8 %tmp_23, -1

]]></Node>
<StgValue><ssdm name="icmp_ln97_2"/></StgValue>
</operation>

<operation id="1391" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:22  %icmp_ln97_3 = icmp eq i23 %trunc_ln97_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln97_3"/></StgValue>
</operation>

<operation id="1392" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %or_ln97_1 = or i1 %icmp_ln97_3, %icmp_ln97_2

]]></Node>
<StgValue><ssdm name="or_ln97_1"/></StgValue>
</operation>

<operation id="1393" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %and_ln97 = and i1 %or_ln97, %or_ln97_1

]]></Node>
<StgValue><ssdm name="and_ln97"/></StgValue>
</operation>

<operation id="1394" st_id="188" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_25 = fcmp ogt float %eigval_load, %eigval_load_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1395" st_id="188" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %and_ln97_1 = and i1 %and_ln97, %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln97_1"/></StgValue>
</operation>

<operation id="1396" st_id="188" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %j_7 = select i1 %and_ln97_1, i32 %j_15, i32 %flag_0_i

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="1397" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %.preheader.i53

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1398" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="3" op_0_bw="2">
<![CDATA[
:2  %sort_index_load = load i3* %sort_index_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sort_index_load"/></StgValue>
</operation>

<operation id="1399" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="3" op_0_bw="2">
<![CDATA[
:5  %sort_index_load_1 = load i3* %sort_index_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sort_index_load_1"/></StgValue>
</operation>

<operation id="1400" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="3">
<![CDATA[
:6  store i3 %sort_index_load_1, i3* %sort_index_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1401" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="3" op_1_bw="2" op_2_bw="0">
<![CDATA[
:7  store i3 %sort_index_load, i3* %sort_index_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="1402" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader2.i

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1403" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
sort_eigval.exit:0  %x_0 = phi i3 [ %x_1, %sort_eigval.exit.loopexit ], [ 0, %sort_eigval.exit.preheader ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="1404" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sort_eigval.exit:1  %icmp_ln329 = icmp eq i3 %x_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="1405" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
sort_eigval.exit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1406" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
sort_eigval.exit:3  %x_1 = add i3 %x_0, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="1407" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sort_eigval.exit:4  br i1 %icmp_ln329, label %.preheader26.preheader, label %.preheader27.preheader

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="1408" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader27.preheader:0  %tmp_50 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %x_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1409" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="6" op_0_bw="5">
<![CDATA[
.preheader27.preheader:1  %zext_ln332 = zext i5 %tmp_50 to i6

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="1410" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader27.preheader:2  %tmp_51 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %x_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1411" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="4">
<![CDATA[
.preheader27.preheader:3  %zext_ln332_1 = zext i4 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln332_1"/></StgValue>
</operation>

<operation id="1412" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27.preheader:4  %Un_M_real_addr_1 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln332_1

]]></Node>
<StgValue><ssdm name="Un_M_real_addr_1"/></StgValue>
</operation>

<operation id="1413" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader27.preheader:5  %or_ln334 = or i4 %tmp_51, 1

]]></Node>
<StgValue><ssdm name="or_ln334"/></StgValue>
</operation>

<operation id="1414" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.preheader27.preheader:6  %tmp_52 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %or_ln334)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1415" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27.preheader:7  %Un_M_real_addr_2 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="Un_M_real_addr_2"/></StgValue>
</operation>

<operation id="1416" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27.preheader:8  %Un_M_imag_addr_1 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln332_1

]]></Node>
<StgValue><ssdm name="Un_M_imag_addr_1"/></StgValue>
</operation>

<operation id="1417" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader27.preheader:9  %Un_M_imag_addr_2 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="Un_M_imag_addr_2"/></StgValue>
</operation>

<operation id="1418" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.preheader:10  br label %.preheader27

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="1419" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.preheader:0  br label %.preheader26

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1420" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader27:0  %y_0 = phi i3 [ %y_2, %43 ], [ 0, %.preheader27.preheader ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="1421" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader27:1  %icmp_ln330 = icmp eq i3 %y_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="1422" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader27:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1423" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader27:3  %y_2 = add i3 %y_0, 1

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="1424" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27:4  br i1 %icmp_ln330, label %sort_eigval.exit.loopexit, label %39

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="1425" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln331 = zext i3 %y_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln331"/></StgValue>
</operation>

<operation id="1426" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="6" op_0_bw="3">
<![CDATA[
:1  %zext_ln332_2 = zext i3 %y_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln332_2"/></StgValue>
</operation>

<operation id="1427" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln332 = add i6 %zext_ln332, %zext_ln332_2

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>

<operation id="1428" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sort_index_addr_5 = getelementptr [4 x i3]* %sort_index, i64 0, i64 %zext_ln331

]]></Node>
<StgValue><ssdm name="sort_index_addr_5"/></StgValue>
</operation>

<operation id="1429" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="3" op_0_bw="2">
<![CDATA[
:7  %sort_index_load_4 = load i3* %sort_index_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sort_index_load_4"/></StgValue>
</operation>

<operation id="1430" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="0">
<![CDATA[
sort_eigval.exit.loopexit:0  br label %sort_eigval.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1431" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln332_3 = zext i6 %add_ln332 to i64

]]></Node>
<StgValue><ssdm name="zext_ln332_3"/></StgValue>
</operation>

<operation id="1432" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %U_M_real_addr_6 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln332_3

]]></Node>
<StgValue><ssdm name="U_M_real_addr_6"/></StgValue>
</operation>

<operation id="1433" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %U_M_imag_addr_6 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln332_3

]]></Node>
<StgValue><ssdm name="U_M_imag_addr_6"/></StgValue>
</operation>

<operation id="1434" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="3" op_0_bw="2">
<![CDATA[
:7  %sort_index_load_4 = load i3* %sort_index_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sort_index_load_4"/></StgValue>
</operation>

<operation id="1435" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %icmp_ln331 = icmp eq i3 %sort_index_load_4, 1

]]></Node>
<StgValue><ssdm name="icmp_ln331"/></StgValue>
</operation>

<operation id="1436" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp_ln331, label %40, label %41

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="1437" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln333 = icmp eq i3 %sort_index_load_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="1438" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln333, label %42, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="1439" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
<literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="4">
<![CDATA[
:0  %U_M_real_load_1 = load float* %U_M_real_addr_6, align 8

]]></Node>
<StgValue><ssdm name="U_M_real_load_1"/></StgValue>
</operation>

<operation id="1440" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
<literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="4">
<![CDATA[
:2  %U_M_imag_load_1 = load float* %U_M_imag_addr_6, align 4

]]></Node>
<StgValue><ssdm name="U_M_imag_load_1"/></StgValue>
</operation>

<operation id="1441" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="4">
<![CDATA[
:0  %U_M_real_load = load float* %U_M_real_addr_6, align 8

]]></Node>
<StgValue><ssdm name="U_M_real_load"/></StgValue>
</operation>

<operation id="1442" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="4">
<![CDATA[
:2  %U_M_imag_load = load float* %U_M_imag_addr_6, align 4

]]></Node>
<StgValue><ssdm name="U_M_imag_load"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1443" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
<literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="4">
<![CDATA[
:0  %U_M_real_load_1 = load float* %U_M_real_addr_6, align 8

]]></Node>
<StgValue><ssdm name="U_M_real_load_1"/></StgValue>
</operation>

<operation id="1444" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
<literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:1  store float %U_M_real_load_1, float* %Un_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="1445" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
<literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="4">
<![CDATA[
:2  %U_M_imag_load_1 = load float* %U_M_imag_addr_6, align 4

]]></Node>
<StgValue><ssdm name="U_M_imag_load_1"/></StgValue>
</operation>

<operation id="1446" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
<literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:3  store float %U_M_imag_load_1, float* %Un_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="1447" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
<literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="1448" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %43

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1449" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="4">
<![CDATA[
:0  %U_M_real_load = load float* %U_M_real_addr_6, align 8

]]></Node>
<StgValue><ssdm name="U_M_real_load"/></StgValue>
</operation>

<operation id="1450" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:1  store float %U_M_real_load, float* %Un_M_real_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="1451" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="4">
<![CDATA[
:2  %U_M_imag_load = load float* %U_M_imag_addr_6, align 4

]]></Node>
<StgValue><ssdm name="U_M_imag_load"/></StgValue>
</operation>

<operation id="1452" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:3  store float %U_M_imag_load, float* %Un_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln332"/></StgValue>
</operation>

<operation id="1453" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %43

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="1454" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader27

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1455" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader26:0  %x27_0 = phi i3 [ %x_2, %.preheader26.loopexit ], [ 0, %.preheader26.preheader ]

]]></Node>
<StgValue><ssdm name="x27_0"/></StgValue>
</operation>

<operation id="1456" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader26:1  %phi_mul9 = phi i11 [ %add_ln339, %.preheader26.loopexit ], [ 0, %.preheader26.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul9"/></StgValue>
</operation>

<operation id="1457" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader26:2  %add_ln339 = add i11 %phi_mul9, 361

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="1458" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader26:3  %icmp_ln339 = icmp eq i3 %x27_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln339"/></StgValue>
</operation>

<operation id="1459" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader26:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1460" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader26:5  %x_2 = add i3 %x27_0, 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="1461" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26:6  br i1 %icmp_ln339, label %.preheader25.preheader, label %44

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="1462" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="3">
<![CDATA[
:0  %zext_ln340 = zext i3 %x27_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="1463" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %p_addr = getelementptr inbounds [4 x float]* @p, i64 0, i64 %zext_ln340

]]></Node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="1464" st_id="195" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="2">
<![CDATA[
:2  %p_load = load float* %p_addr, align 4

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="1465" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0">
<![CDATA[
.preheader25.preheader:0  br label %.preheader25

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1466" st_id="196" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="2">
<![CDATA[
:2  %p_load = load float* %p_addr, align 4

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="1467" st_id="196" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tpfpx = fmul float %tpf, %p_load

]]></Node>
<StgValue><ssdm name="tpfpx"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1468" st_id="197" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tpfpx = fmul float %tpf, %p_load

]]></Node>
<StgValue><ssdm name="tpfpx"/></StgValue>
</operation>

<operation id="1469" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %45

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1470" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %y28_0 = phi i9 [ 0, %44 ], [ %y_1, %46 ]

]]></Node>
<StgValue><ssdm name="y28_0"/></StgValue>
</operation>

<operation id="1471" st_id="198" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln341 = icmp eq i9 %y28_0, -151

]]></Node>
<StgValue><ssdm name="icmp_ln341"/></StgValue>
</operation>

<operation id="1472" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1473" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %y_1 = add i9 %y28_0, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="1474" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln341, label %.preheader26.loopexit, label %46

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="1475" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="9">
<![CDATA[
:1  %zext_ln343 = zext i9 %y28_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln343"/></StgValue>
</operation>

<operation id="1476" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="11" op_0_bw="9">
<![CDATA[
:2  %zext_ln344 = zext i9 %y28_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="1477" st_id="198" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln344 = add i11 %phi_mul9, %zext_ln344

]]></Node>
<StgValue><ssdm name="add_ln344"/></StgValue>
</operation>

<operation id="1478" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %theta_addr = getelementptr inbounds [361 x float]* @theta, i64 0, i64 %zext_ln343

]]></Node>
<StgValue><ssdm name="theta_addr"/></StgValue>
</operation>

<operation id="1479" st_id="198" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="9">
<![CDATA[
:8  %theta_load = load float* %theta_addr, align 4

]]></Node>
<StgValue><ssdm name="theta_load"/></StgValue>
</operation>

<operation id="1480" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln341" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.loopexit:0  br label %.preheader26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1481" st_id="199" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="9">
<![CDATA[
:8  %theta_load = load float* %theta_addr, align 4

]]></Node>
<StgValue><ssdm name="theta_load"/></StgValue>
</operation>

<operation id="1482" st_id="199" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_20 = fpext float %theta_load to double

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1483" st_id="199" stage="2" lat="2">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %x_assign = fmul double %tmp_20, 0x3F91DF46A252DD11

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1484" st_id="200" stage="1" lat="2">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %x_assign = fmul double %tmp_20, 0x3F91DF46A252DD11

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="1485" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="64">
<![CDATA[
:11  %p_Val2_s = bitcast double %x_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="1486" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:12  %results_sign_V_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="results_sign_V_2"/></StgValue>
</operation>

<operation id="1487" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="1488" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="52" op_0_bw="64">
<![CDATA[
:14  %tmp_V_4 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="1489" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:15  %closepath = icmp ult i11 %tmp_V, 1022

]]></Node>
<StgValue><ssdm name="closepath"/></StgValue>
</operation>

<operation id="1490" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:19  %add_ln114_1 = add i11 -947, %tmp_V

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="1491" st_id="200" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:20  %addr_V = select i1 %closepath, i11 74, i11 %add_ln114_1

]]></Node>
<StgValue><ssdm name="addr_V"/></StgValue>
</operation>

<operation id="1492" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %p_Result_i_i_i = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %addr_V, i32 7, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_i_i_i"/></StgValue>
</operation>

<operation id="1493" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="4">
<![CDATA[
:22  %zext_ln635 = zext i4 %p_Result_i_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln635"/></StgValue>
</operation>

<operation id="1494" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %ref_4oPi_table_256_V_1 = getelementptr [10 x i256]* @ref_4oPi_table_256_V, i64 0, i64 %zext_ln635

]]></Node>
<StgValue><ssdm name="ref_4oPi_table_256_V_1"/></StgValue>
</operation>

<operation id="1495" st_id="200" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="256" op_0_bw="4">
<![CDATA[
:24  %table_256_V = load i256* %ref_4oPi_table_256_V_1, align 32

]]></Node>
<StgValue><ssdm name="table_256_V"/></StgValue>
</operation>

<operation id="1496" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="7" op_0_bw="11">
<![CDATA[
:25  %trunc_ln601 = trunc i11 %addr_V to i7

]]></Node>
<StgValue><ssdm name="trunc_ln601"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1497" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
:18  %p_Result_50 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_V_4) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="1498" st_id="201" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="256" op_0_bw="4">
<![CDATA[
:24  %table_256_V = load i256* %ref_4oPi_table_256_V_1, align 32

]]></Node>
<StgValue><ssdm name="table_256_V"/></StgValue>
</operation>

<operation id="1499" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="256" op_0_bw="7">
<![CDATA[
:26  %zext_ln744 = zext i7 %trunc_ln601 to i256

]]></Node>
<StgValue><ssdm name="zext_ln744"/></StgValue>
</operation>

<operation id="1500" st_id="201" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:27  %r_V_34 = shl i256 %table_256_V, %zext_ln744

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="1501" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="170" op_0_bw="170" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %ret_V_22 = call i170 @_ssdm_op_PartSelect.i170.i256.i32.i32(i256 %r_V_34, i32 86, i32 255) nounwind

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="1502" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="223" op_0_bw="170">
<![CDATA[
:29  %lhs_V = zext i170 %ret_V_22 to i223

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="1503" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="223" op_0_bw="53">
<![CDATA[
:30  %rhs_V = zext i53 %p_Result_50 to i223

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="1504" st_id="201" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="223" op_0_bw="223" op_1_bw="223">
<![CDATA[
:31  %ret_V_23 = mul i223 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="1505" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:134  %icmp_ln833_1 = icmp eq i52 %tmp_V_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln833_1"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1506" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:16  %add_ln114 = add i11 -1021, %tmp_V

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="1507" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:17  %select_ln482 = select i1 %closepath, i11 %add_ln114, i11 0

]]></Node>
<StgValue><ssdm name="select_ln482"/></StgValue>
</operation>

<operation id="1508" st_id="202" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="223" op_0_bw="223" op_1_bw="223">
<![CDATA[
:31  %ret_V_23 = mul i223 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="1509" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="124" op_0_bw="124" op_1_bw="223" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %p_Val2_69 = call i124 @_ssdm_op_PartSelect.i124.i223.i32.i32(i223 %ret_V_23, i32 43, i32 166)

]]></Node>
<StgValue><ssdm name="p_Val2_69"/></StgValue>
</operation>

<operation id="1510" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="3" op_0_bw="3" op_1_bw="223" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %trunc_ln_i_i = call i3 @_ssdm_op_PartSelect.i3.i223.i32.i32(i223 %ret_V_23, i32 167, i32 169) nounwind

]]></Node>
<StgValue><ssdm name="trunc_ln_i_i"/></StgValue>
</operation>

<operation id="1511" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:34  %p_Val2_70 = select i1 %closepath, i3 0, i3 %trunc_ln_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_70"/></StgValue>
</operation>

<operation id="1512" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="3">
<![CDATA[
:35  %trunc_ln745 = trunc i3 %p_Val2_70 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln745"/></StgValue>
</operation>

<operation id="1513" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="124" op_0_bw="124" op_1_bw="124">
<![CDATA[
:36  %Mx_bits_V_2 = sub i124 0, %p_Val2_69

]]></Node>
<StgValue><ssdm name="Mx_bits_V_2"/></StgValue>
</operation>

<operation id="1514" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="124" op_0_bw="1" op_1_bw="124" op_2_bw="124">
<![CDATA[
:37  %p_Val2_49 = select i1 %trunc_ln745, i124 %Mx_bits_V_2, i124 %p_Val2_69

]]></Node>
<StgValue><ssdm name="p_Val2_49"/></StgValue>
</operation>

<operation id="1515" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="61" op_0_bw="61" op_1_bw="124" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %p_Result_i_i_i_87 = call i61 @_ssdm_op_PartSelect.i61.i124.i32.i32(i124 %p_Val2_49, i32 63, i32 123) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_i_i_i_87"/></StgValue>
</operation>

<operation id="1516" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="62" op_0_bw="62" op_1_bw="61" op_2_bw="1">
<![CDATA[
:39  %p_Result_51 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %p_Result_i_i_i_87, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="1517" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="62" op_0_bw="62" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %p_Result_s = call i62 @llvm.part.select.i62(i62 %p_Result_51, i32 61, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1518" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="62">
<![CDATA[
:41  %p_Result_52 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 -1, i62 %p_Result_s) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="1519" st_id="202" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
:42  %tmp_i_i_i1 = call i64 @llvm.cttz.i64(i64 %p_Result_52, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i1"/></StgValue>
</operation>

<operation id="1520" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="6" op_0_bw="64">
<![CDATA[
:43  %Mx_zeros_V = trunc i64 %tmp_i_i_i1 to i6

]]></Node>
<StgValue><ssdm name="Mx_zeros_V"/></StgValue>
</operation>

<operation id="1521" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="124" op_0_bw="6">
<![CDATA[
:44  %zext_ln1253 = zext i6 %Mx_zeros_V to i124

]]></Node>
<StgValue><ssdm name="zext_ln1253"/></StgValue>
</operation>

<operation id="1522" st_id="202" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="124" op_0_bw="124" op_1_bw="124">
<![CDATA[
:45  %r_V_35 = shl i124 %p_Val2_49, %zext_ln1253

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="1523" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="63" op_0_bw="63" op_1_bw="124" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46  %Mx_V = call i63 @_ssdm_op_PartSelect.i63.i124.i32.i32(i124 %r_V_35, i32 61, i32 123)

]]></Node>
<StgValue><ssdm name="Mx_V"/></StgValue>
</operation>

<operation id="1524" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="11" op_0_bw="6">
<![CDATA[
:47  %zext_ln655 = zext i6 %Mx_zeros_V to i11

]]></Node>
<StgValue><ssdm name="zext_ln655"/></StgValue>
</operation>

<operation id="1525" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:48  %Ex_V = sub i11 %select_ln482, %zext_ln655

]]></Node>
<StgValue><ssdm name="Ex_V"/></StgValue>
</operation>

<operation id="1526" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="12" op_0_bw="11">
<![CDATA[
:49  %sext_ln1334 = sext i11 %Ex_V to i12

]]></Node>
<StgValue><ssdm name="sext_ln1334"/></StgValue>
</operation>

<operation id="1527" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
:50  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %Ex_V, i32 10)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="1528" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:51  %sub_ln1311 = sub i12 0, %sext_ln1334

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="1529" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:52  %ush = select i1 %isNeg, i12 %sub_ln1311, i12 %sext_ln1334

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="1530" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="12">
<![CDATA[
:53  %sext_ln1311 = sext i12 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="1531" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="63" op_0_bw="32">
<![CDATA[
:54  %zext_ln1287 = zext i32 %sext_ln1311 to i63

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="1532" st_id="202" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:55  %r_V = lshr i63 %Mx_V, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="1533" st_id="202" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:56  %r_V_20 = shl i63 %Mx_V, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="1534" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
:57  %r_V_36 = select i1 %isNeg, i63 %r_V, i63 %r_V_20

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="1535" st_id="202" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
:58  %cos_basis = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 false, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 false, i3 %p_Val2_70) nounwind

]]></Node>
<StgValue><ssdm name="cos_basis"/></StgValue>
</operation>

<operation id="1536" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="7" op_0_bw="7" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66  %p_Result_i_i = call i7 @_ssdm_op_PartSelect.i7.i63.i32.i32(i63 %r_V_36, i32 56, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_i_i"/></StgValue>
</operation>

<operation id="1537" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="56" op_0_bw="63">
<![CDATA[
:67  %B_V = trunc i63 %r_V_36 to i56

]]></Node>
<StgValue><ssdm name="B_V"/></StgValue>
</operation>

<operation id="1538" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="49" op_0_bw="49" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
:68  %B_trunc_V = call i49 @_ssdm_op_PartSelect.i49.i63.i32.i32(i63 %r_V_36, i32 7, i32 55)

]]></Node>
<StgValue><ssdm name="B_trunc_V"/></StgValue>
</operation>

<operation id="1539" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="98" op_0_bw="49">
<![CDATA[
:69  %r_V_22 = zext i49 %B_trunc_V to i98

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="1540" st_id="202" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
:70  %r_V_37 = mul i98 %r_V_22, %r_V_22

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="1541" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="49" op_0_bw="49" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71  %B_squared_V = call i49 @_ssdm_op_PartSelect.i49.i98.i32.i32(i98 %r_V_37, i32 49, i32 97)

]]></Node>
<StgValue><ssdm name="B_squared_V"/></StgValue>
</operation>

<operation id="1542" st_id="202" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:77  %sin_basis = xor i1 %cos_basis, true

]]></Node>
<StgValue><ssdm name="sin_basis"/></StgValue>
</operation>

<operation id="1543" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
:78  %p_Result_53 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_i_i) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="1544" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="8">
<![CDATA[
:79  %zext_ln498 = zext i8 %p_Result_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln498"/></StgValue>
</operation>

<operation id="1545" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="59" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %fourth_order_double_8 = getelementptr [256 x i59]* @fourth_order_double_4, i64 0, i64 %zext_ln498

]]></Node>
<StgValue><ssdm name="fourth_order_double_8"/></StgValue>
</operation>

<operation id="1546" st_id="202" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="59" op_0_bw="8">
<![CDATA[
:81  %p_Val2_58 = load i59* %fourth_order_double_8, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_58"/></StgValue>
</operation>

<operation id="1547" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %fourth_order_double_9 = getelementptr [256 x i52]* @fourth_order_double_5, i64 0, i64 %zext_ln498

]]></Node>
<StgValue><ssdm name="fourth_order_double_9"/></StgValue>
</operation>

<operation id="1548" st_id="202" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="52" op_0_bw="8">
<![CDATA[
:85  %fourth_order_double_10 = load i52* %fourth_order_double_9, align 8

]]></Node>
<StgValue><ssdm name="fourth_order_double_10"/></StgValue>
</operation>

<operation id="1549" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="44" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %fourth_order_double_11 = getelementptr [256 x i44]* @fourth_order_double_6, i64 0, i64 %zext_ln498

]]></Node>
<StgValue><ssdm name="fourth_order_double_11"/></StgValue>
</operation>

<operation id="1550" st_id="202" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="44" op_0_bw="8">
<![CDATA[
:91  %fourth_order_double_12 = load i44* %fourth_order_double_11, align 8

]]></Node>
<StgValue><ssdm name="fourth_order_double_12"/></StgValue>
</operation>

<operation id="1551" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %fourth_order_double_13 = getelementptr [256 x i33]* @fourth_order_double_7, i64 0, i64 %zext_ln498

]]></Node>
<StgValue><ssdm name="fourth_order_double_13"/></StgValue>
</operation>

<operation id="1552" st_id="202" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="33" op_0_bw="8">
<![CDATA[
:97  %fourth_order_double_14 = load i33* %fourth_order_double_13, align 8

]]></Node>
<StgValue><ssdm name="fourth_order_double_14"/></StgValue>
</operation>

<operation id="1553" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %fourth_order_double_15 = getelementptr [256 x i25]* @fourth_order_double_s, i64 0, i64 %zext_ln498

]]></Node>
<StgValue><ssdm name="fourth_order_double_15"/></StgValue>
</operation>

<operation id="1554" st_id="202" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="25" op_0_bw="8">
<![CDATA[
:104  %fourth_order_double_16 = load i25* %fourth_order_double_15, align 4

]]></Node>
<StgValue><ssdm name="fourth_order_double_16"/></StgValue>
</operation>

<operation id="1555" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:133  %icmp_ln833 = icmp eq i11 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln833"/></StgValue>
</operation>

<operation id="1556" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:136  %icmp_ln833_2 = icmp eq i11 %tmp_V, -1

]]></Node>
<StgValue><ssdm name="icmp_ln833_2"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1557" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:59  %select_ln272 = select i1 %cos_basis, i11 0, i11 %Ex_V

]]></Node>
<StgValue><ssdm name="select_ln272"/></StgValue>
</operation>

<operation id="1558" st_id="203" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
:60  %select_ln272_2 = select i1 %cos_basis, i63 -1, i63 %Mx_V

]]></Node>
<StgValue><ssdm name="select_ln272_2"/></StgValue>
</operation>

<operation id="1559" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="98" op_0_bw="49">
<![CDATA[
:72  %r_V_25 = zext i49 %B_squared_V to i98

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="1560" st_id="203" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
:73  %r_V_38 = mul i98 %r_V_25, %r_V_22

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="1561" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="42" op_0_bw="42" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
:74  %B_third_power_V = call i42 @_ssdm_op_PartSelect.i42.i98.i32.i32(i98 %r_V_38, i32 56, i32 97)

]]></Node>
<StgValue><ssdm name="B_third_power_V"/></StgValue>
</operation>

<operation id="1562" st_id="203" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
:75  %r_V_39 = mul i98 %r_V_25, %r_V_25

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="1563" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="35" op_0_bw="35" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
:76  %B_fourth_power_V = call i35 @_ssdm_op_PartSelect.i35.i98.i32.i32(i98 %r_V_39, i32 63, i32 97)

]]></Node>
<StgValue><ssdm name="B_fourth_power_V"/></StgValue>
</operation>

<operation id="1564" st_id="203" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="59" op_0_bw="8">
<![CDATA[
:81  %p_Val2_58 = load i59* %fourth_order_double_8, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_58"/></StgValue>
</operation>

<operation id="1565" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="63" op_0_bw="63" op_1_bw="59" op_2_bw="4">
<![CDATA[
:82  %t1_V = call i63 @_ssdm_op_BitConcatenate.i63.i59.i4(i59 %p_Val2_58, i4 0)

]]></Node>
<StgValue><ssdm name="t1_V"/></StgValue>
</operation>

<operation id="1566" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="108" op_0_bw="56">
<![CDATA[
:83  %r_V_27 = zext i56 %B_V to i108

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="1567" st_id="203" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="52" op_0_bw="8">
<![CDATA[
:85  %fourth_order_double_10 = load i52* %fourth_order_double_9, align 8

]]></Node>
<StgValue><ssdm name="fourth_order_double_10"/></StgValue>
</operation>

<operation id="1568" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="108" op_0_bw="52">
<![CDATA[
:86  %sext_ln1072 = sext i52 %fourth_order_double_10 to i108

]]></Node>
<StgValue><ssdm name="sext_ln1072"/></StgValue>
</operation>

<operation id="1569" st_id="203" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="108" op_0_bw="108" op_1_bw="108">
<![CDATA[
:87  %r_V_40 = mul nsw i108 %r_V_27, %sext_ln1072

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="1570" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="56" op_0_bw="56" op_1_bw="108" op_2_bw="32" op_3_bw="32">
<![CDATA[
:88  %trunc_ln9 = call i56 @_ssdm_op_PartSelect.i56.i108.i32.i32(i108 %r_V_40, i32 52, i32 107)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="1571" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="93" op_0_bw="49">
<![CDATA[
:89  %r_V_29 = zext i49 %B_squared_V to i93

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="1572" st_id="203" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="44" op_0_bw="8">
<![CDATA[
:91  %fourth_order_double_12 = load i44* %fourth_order_double_11, align 8

]]></Node>
<StgValue><ssdm name="fourth_order_double_12"/></StgValue>
</operation>

<operation id="1573" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="93" op_0_bw="44">
<![CDATA[
:92  %sext_ln1072_1 = sext i44 %fourth_order_double_12 to i93

]]></Node>
<StgValue><ssdm name="sext_ln1072_1"/></StgValue>
</operation>

<operation id="1574" st_id="203" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
:93  %r_V_41 = mul nsw i93 %r_V_29, %sext_ln1072_1

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="1575" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="48" op_0_bw="48" op_1_bw="93" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94  %trunc_ln662_1 = call i48 @_ssdm_op_PartSelect.i48.i93.i32.i32(i93 %r_V_41, i32 45, i32 92)

]]></Node>
<StgValue><ssdm name="trunc_ln662_1"/></StgValue>
</operation>

<operation id="1576" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="75" op_0_bw="42">
<![CDATA[
:95  %zext_ln1070 = zext i42 %B_third_power_V to i75

]]></Node>
<StgValue><ssdm name="zext_ln1070"/></StgValue>
</operation>

<operation id="1577" st_id="203" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="33" op_0_bw="8">
<![CDATA[
:97  %fourth_order_double_14 = load i33* %fourth_order_double_13, align 8

]]></Node>
<StgValue><ssdm name="fourth_order_double_14"/></StgValue>
</operation>

<operation id="1578" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="75" op_0_bw="33">
<![CDATA[
:98  %zext_ln1072 = zext i33 %fourth_order_double_14 to i75

]]></Node>
<StgValue><ssdm name="zext_ln1072"/></StgValue>
</operation>

<operation id="1579" st_id="203" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
:99  %r_V_42 = mul i75 %zext_ln1070, %zext_ln1072

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="1580" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="37" op_0_bw="37" op_1_bw="75" op_2_bw="32" op_3_bw="32">
<![CDATA[
:100  %tmp_60 = call i37 @_ssdm_op_PartSelect.i37.i75.i32.i32(i75 %r_V_42, i32 38, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1581" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="38" op_0_bw="37">
<![CDATA[
:101  %zext_ln662 = zext i37 %tmp_60 to i38

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="1582" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="60" op_0_bw="35">
<![CDATA[
:102  %zext_ln1070_1 = zext i35 %B_fourth_power_V to i60

]]></Node>
<StgValue><ssdm name="zext_ln1070_1"/></StgValue>
</operation>

<operation id="1583" st_id="203" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="25" op_0_bw="8">
<![CDATA[
:104  %fourth_order_double_16 = load i25* %fourth_order_double_15, align 4

]]></Node>
<StgValue><ssdm name="fourth_order_double_16"/></StgValue>
</operation>

<operation id="1584" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="60" op_0_bw="25">
<![CDATA[
:105  %zext_ln1072_1 = zext i25 %fourth_order_double_16 to i60

]]></Node>
<StgValue><ssdm name="zext_ln1072_1"/></StgValue>
</operation>

<operation id="1585" st_id="203" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
:106  %r_V_43 = mul i60 %zext_ln1070_1, %zext_ln1072_1

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="1586" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="29" op_0_bw="29" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
:107  %tmp_61 = call i29 @_ssdm_op_PartSelect.i29.i60.i32.i32(i60 %r_V_43, i32 31, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1587" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="63">
<![CDATA[
:108  %lhs_V_2 = sext i63 %t1_V to i64

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="1588" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="56">
<![CDATA[
:109  %rhs_V_2 = sext i56 %trunc_ln9 to i64

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="1589" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="49" op_0_bw="48">
<![CDATA[
:110  %sext_ln657 = sext i48 %trunc_ln662_1 to i49

]]></Node>
<StgValue><ssdm name="sext_ln657"/></StgValue>
</operation>

<operation id="1590" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="38" op_0_bw="29">
<![CDATA[
:111  %zext_ln1146 = zext i29 %tmp_61 to i38

]]></Node>
<StgValue><ssdm name="zext_ln1146"/></StgValue>
</operation>

<operation id="1591" st_id="203" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:112  %add_ln1146 = add i64 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="add_ln1146"/></StgValue>
</operation>

<operation id="1592" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
:113  %add_ln1146_1 = add i38 %zext_ln662, %zext_ln1146

]]></Node>
<StgValue><ssdm name="add_ln1146_1"/></StgValue>
</operation>

<operation id="1593" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="49" op_0_bw="38">
<![CDATA[
:114  %zext_ln1146_1 = zext i38 %add_ln1146_1 to i49

]]></Node>
<StgValue><ssdm name="zext_ln1146_1"/></StgValue>
</operation>

<operation id="1594" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
:115  %add_ln1146_2 = add i49 %zext_ln1146_1, %sext_ln657

]]></Node>
<StgValue><ssdm name="add_ln1146_2"/></StgValue>
</operation>

<operation id="1595" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="49">
<![CDATA[
:116  %sext_ln1146 = sext i49 %add_ln1146_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1146"/></StgValue>
</operation>

<operation id="1596" st_id="203" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:117  %ret_V = add i64 %sext_ln1146, %add_ln1146

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="1597" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="126" op_0_bw="63">
<![CDATA[
:118  %zext_ln1070_2 = zext i63 %select_ln272_2 to i126

]]></Node>
<StgValue><ssdm name="zext_ln1070_2"/></StgValue>
</operation>

<operation id="1598" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="126" op_0_bw="64">
<![CDATA[
:119  %sext_ln1072_2 = sext i64 %ret_V to i126

]]></Node>
<StgValue><ssdm name="sext_ln1072_2"/></StgValue>
</operation>

<operation id="1599" st_id="203" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
:120  %r_V_44 = mul i126 %sext_ln1072_2, %zext_ln1070_2

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="1600" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="63" op_0_bw="63" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
:121  %result_V = call i63 @_ssdm_op_PartSelect.i63.i126.i32.i32(i126 %r_V_44, i32 63, i32 125)

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="1601" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="12" op_0_bw="11">
<![CDATA[
:122  %rhs_V_3 = sext i11 %select_ln272 to i12

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="1602" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:123  %ret_V_19 = sub i12 0, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="1603" st_id="203" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="12">
<![CDATA[
:124  %resultf = call fastcc double @scaled_fixed2ieee(i63 %result_V, i12 %ret_V_19) nounwind

]]></Node>
<StgValue><ssdm name="resultf"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1604" st_id="204" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="12">
<![CDATA[
:124  %resultf = call fastcc double @scaled_fixed2ieee(i63 %result_V, i12 %ret_V_19) nounwind

]]></Node>
<StgValue><ssdm name="resultf"/></StgValue>
</operation>

<operation id="1605" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64">
<![CDATA[
:125  %p_Val2_65 = bitcast double %resultf to i64

]]></Node>
<StgValue><ssdm name="p_Val2_65"/></StgValue>
</operation>

<operation id="1606" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:126  %p_Result_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_65, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="1607" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:127  %tmp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_65, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="1608" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="52" op_0_bw="64">
<![CDATA[
:128  %tmp_V_6 = trunc i64 %p_Val2_65 to i52

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="1609" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:129  %p_Result_55 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %results_sign_V_2, i3 %p_Val2_70) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="1610" st_id="204" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cos_basis" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
:130  %tmp_27 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i4 %p_Result_55) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1611" st_id="204" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cos_basis" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
:131  %tmp_28 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i4 %p_Result_55) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1612" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:132  %select_ln271 = select i1 %cos_basis, i1 %tmp_27, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="select_ln271"/></StgValue>
</operation>

<operation id="1613" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:135  %and_ln300 = and i1 %icmp_ln833, %icmp_ln833_1

]]></Node>
<StgValue><ssdm name="and_ln300"/></StgValue>
</operation>

<operation id="1614" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:137  %xor_ln311 = xor i1 %icmp_ln833_2, true

]]></Node>
<StgValue><ssdm name="xor_ln311"/></StgValue>
</operation>

<operation id="1615" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:138  %or_ln311 = or i1 %icmp_ln833_2, %select_ln271

]]></Node>
<StgValue><ssdm name="or_ln311"/></StgValue>
</operation>

<operation id="1616" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:139  %select_ln311 = select i1 %or_ln311, i1 %xor_ln311, i1 %p_Result_54

]]></Node>
<StgValue><ssdm name="select_ln311"/></StgValue>
</operation>

<operation id="1617" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:140  %p_Repl2_6 = select i1 %and_ln300, i1 %results_sign_V_2, i1 %select_ln311

]]></Node>
<StgValue><ssdm name="p_Repl2_6"/></StgValue>
</operation>

<operation id="1618" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:141  %and_ln300_2 = and i1 %icmp_ln833, %icmp_ln833_1

]]></Node>
<StgValue><ssdm name="and_ln300_2"/></StgValue>
</operation>

<operation id="1619" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:142  %xor_ln300 = xor i1 %and_ln300_2, true

]]></Node>
<StgValue><ssdm name="xor_ln300"/></StgValue>
</operation>

<operation id="1620" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:143  %select_ln300_4 = select i1 %xor_ln300, i11 -1, i11 0

]]></Node>
<StgValue><ssdm name="select_ln300_4"/></StgValue>
</operation>

<operation id="1621" st_id="204" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:144  %or_ln300 = or i1 %and_ln300, %icmp_ln833_2

]]></Node>
<StgValue><ssdm name="or_ln300"/></StgValue>
</operation>

<operation id="1622" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:145  %ret_V_20 = select i1 %or_ln300, i11 %select_ln300_4, i11 %tmp_V_5

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="1623" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:146  %select_ln300_6 = select i1 %xor_ln300, i52 -1, i52 0

]]></Node>
<StgValue><ssdm name="select_ln300_6"/></StgValue>
</operation>

<operation id="1624" st_id="204" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
:147  %ret_V_21 = select i1 %or_ln300, i52 %select_ln300_6, i52 %tmp_V_6

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="1625" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
:148  %p_Result_56 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_6, i11 %ret_V_20, i52 %ret_V_21) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="1626" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64">
<![CDATA[
:149  %bitcast_ln512 = bitcast i64 %p_Result_56 to double

]]></Node>
<StgValue><ssdm name="bitcast_ln512"/></StgValue>
</operation>

<operation id="1627" st_id="204" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="64">
<![CDATA[
:150  %sinpitheta = fptrunc double %bitcast_ln512 to float

]]></Node>
<StgValue><ssdm name="sinpitheta"/></StgValue>
</operation>

<operation id="1628" st_id="204" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %p_x_assign_6 = fmul float %tpfpx, %sinpitheta

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1629" st_id="205" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151  %p_x_assign_6 = fmul float %tpfpx, %sinpitheta

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>

<operation id="1630" st_id="205" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="100" op_4_bw="30" op_5_bw="23" op_6_bw="15">
<![CDATA[
:152  %p_val_assign_2 = call fastcc float @"sin_or_cos<float>"(float %p_x_assign_6, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="p_val_assign_2"/></StgValue>
</operation>

<operation id="1631" st_id="205" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="100" op_4_bw="30" op_5_bw="23" op_6_bw="15">
<![CDATA[
:154  %tmp_i_i_i = call fastcc float @"sin_or_cos<float>"(float %p_x_assign_6, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1632" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln341"/></StgValue>
</operation>

<operation id="1633" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="11">
<![CDATA[
:4  %zext_ln344_1 = zext i11 %add_ln344 to i64

]]></Node>
<StgValue><ssdm name="zext_ln344_1"/></StgValue>
</operation>

<operation id="1634" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_theta_M_real_addr_1 = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln344_1

]]></Node>
<StgValue><ssdm name="a_theta_M_real_addr_1"/></StgValue>
</operation>

<operation id="1635" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_theta_M_imag_addr_1 = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln344_1

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_addr_1"/></StgValue>
</operation>

<operation id="1636" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="0" op_1_bw="59" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecMemCore([256 x i59]* @fourth_order_double_4, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln16"/></StgValue>
</operation>

<operation id="1637" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecMemCore([256 x i52]* @fourth_order_double_5, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="1638" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="0" op_1_bw="44" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecMemCore([256 x i44]* @fourth_order_double_6, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln18"/></StgValue>
</operation>

<operation id="1639" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecMemCore([256 x i33]* @fourth_order_double_7, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln19"/></StgValue>
</operation>

<operation id="1640" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecMemCore([256 x i25]* @fourth_order_double_s, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln20"/></StgValue>
</operation>

<operation id="1641" st_id="206" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="100" op_4_bw="30" op_5_bw="23" op_6_bw="15">
<![CDATA[
:152  %p_val_assign_2 = call fastcc float @"sin_or_cos<float>"(float %p_x_assign_6, i1 zeroext true) nounwind

]]></Node>
<StgValue><ssdm name="p_val_assign_2"/></StgValue>
</operation>

<operation id="1642" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:153  store float %p_val_assign_2, float* %a_theta_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="1643" st_id="206" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="100" op_4_bw="30" op_5_bw="23" op_6_bw="15">
<![CDATA[
:154  %tmp_i_i_i = call fastcc float @"sin_or_cos<float>"(float %p_x_assign_6, i1 zeroext false) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="1644" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32">
<![CDATA[
:155  %bitcast_ln345 = bitcast float %tmp_i_i_i to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln345"/></StgValue>
</operation>

<operation id="1645" st_id="206" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:156  %xor_ln345 = xor i32 %bitcast_ln345, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln345"/></StgValue>
</operation>

<operation id="1646" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32">
<![CDATA[
:157  %bitcast_ln345_1 = bitcast i32 %xor_ln345 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln345_1"/></StgValue>
</operation>

<operation id="1647" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:158  store float %bitcast_ln345_1, float* %a_theta_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="1648" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0">
<![CDATA[
:159  br label %45

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1649" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader25:0  %i_0 = phi i3 [ %i_16, %.preheader25.loopexit ], [ 0, %.preheader25.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="1650" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader25:1  %icmp_ln349 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="1651" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader25:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1652" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader25:3  %i_16 = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="1653" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader25:4  br i1 %icmp_ln349, label %.preheader23.preheader, label %.preheader24.preheader

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="1654" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader24.preheader:0  %tmp_58 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1655" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="5" op_0_bw="4">
<![CDATA[
.preheader24.preheader:1  %zext_ln357 = zext i4 %tmp_58 to i5

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="1656" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader24.preheader:2  %tmp_59 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1657" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="6" op_0_bw="5">
<![CDATA[
.preheader24.preheader:3  %zext_ln350 = zext i5 %tmp_59 to i6

]]></Node>
<StgValue><ssdm name="zext_ln350"/></StgValue>
</operation>

<operation id="1658" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0">
<![CDATA[
.preheader24.preheader:4  br label %.preheader24

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="1659" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="0">
<![CDATA[
.preheader23.preheader:0  br label %.preheader23

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1660" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader24:0  %j29_0 = phi i3 [ 0, %.preheader24.preheader ], [ %j_12, %50 ]

]]></Node>
<StgValue><ssdm name="j29_0"/></StgValue>
</operation>

<operation id="1661" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader24:1  %icmp_ln350 = icmp eq i3 %j29_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln350"/></StgValue>
</operation>

<operation id="1662" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader24:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1663" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader24:3  %j_12 = add i3 %j29_0, 1

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="1664" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader24:4  br i1 %icmp_ln350, label %.preheader25.loopexit, label %47

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>

<operation id="1665" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln355 = zext i3 %j29_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln355"/></StgValue>
</operation>

<operation id="1666" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
:1  %tmp_63 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j29_0, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1667" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="5" op_0_bw="4">
<![CDATA[
:2  %zext_ln357_1 = zext i4 %tmp_63 to i5

]]></Node>
<StgValue><ssdm name="zext_ln357_1"/></StgValue>
</operation>

<operation id="1668" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln357 = add i6 %zext_ln355, %zext_ln350

]]></Node>
<StgValue><ssdm name="add_ln357"/></StgValue>
</operation>

<operation id="1669" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln357_2 = zext i6 %add_ln357 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_2"/></StgValue>
</operation>

<operation id="1670" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %temp_mat_M_real_add_5 = getelementptr [16 x float]* %temp_mat_M_real, i64 0, i64 %zext_ln357_2

]]></Node>
<StgValue><ssdm name="temp_mat_M_real_add_5"/></StgValue>
</operation>

<operation id="1671" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_mat_M_imag_add_5 = getelementptr [16 x float]* %temp_mat_M_imag, i64 0, i64 %zext_ln357_2

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag_add_5"/></StgValue>
</operation>

<operation id="1672" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %48

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="1673" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln350" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="0">
<![CDATA[
.preheader25.loopexit:0  br label %.preheader25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1674" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %complex_M_imag_read_2 = phi float [ 0.000000e+00, %47 ], [ %temp_M_imag_2, %49 ]

]]></Node>
<StgValue><ssdm name="complex_M_imag_read_2"/></StgValue>
</operation>

<operation id="1675" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %complex_M_real_read_2 = phi float [ 0.000000e+00, %47 ], [ %temp_M_real_2, %49 ]

]]></Node>
<StgValue><ssdm name="complex_M_real_read_2"/></StgValue>
</operation>

<operation id="1676" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2  %k_0 = phi i2 [ 0, %47 ], [ %k_2, %49 ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="1677" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %icmp_ln353 = icmp eq i2 %k_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln353"/></StgValue>
</operation>

<operation id="1678" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1679" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %k_2 = add i2 %k_0, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="1680" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln353, label %50, label %49

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>

<operation id="1681" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="5" op_0_bw="2">
<![CDATA[
:1  %zext_ln355_1 = zext i2 %k_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln355_1"/></StgValue>
</operation>

<operation id="1682" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %add_ln355 = add i5 %zext_ln357, %zext_ln355_1

]]></Node>
<StgValue><ssdm name="add_ln355"/></StgValue>
</operation>

<operation id="1683" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="5">
<![CDATA[
:3  %zext_ln355_2 = zext i5 %add_ln355 to i64

]]></Node>
<StgValue><ssdm name="zext_ln355_2"/></StgValue>
</operation>

<operation id="1684" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Un_M_real_addr_3 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln355_2

]]></Node>
<StgValue><ssdm name="Un_M_real_addr_3"/></StgValue>
</operation>

<operation id="1685" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %add_ln355_1 = add i5 %zext_ln357_1, %zext_ln355_1

]]></Node>
<StgValue><ssdm name="add_ln355_1"/></StgValue>
</operation>

<operation id="1686" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="5">
<![CDATA[
:6  %zext_ln355_3 = zext i5 %add_ln355_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln355_3"/></StgValue>
</operation>

<operation id="1687" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Un_M_real_addr_4 = getelementptr [8 x float]* %Un_M_real, i64 0, i64 %zext_ln355_3

]]></Node>
<StgValue><ssdm name="Un_M_real_addr_4"/></StgValue>
</operation>

<operation id="1688" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %Un_M_imag_addr_3 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln355_2

]]></Node>
<StgValue><ssdm name="Un_M_imag_addr_3"/></StgValue>
</operation>

<operation id="1689" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %Un_M_imag_addr_4 = getelementptr [8 x float]* %Un_M_imag, i64 0, i64 %zext_ln355_3

]]></Node>
<StgValue><ssdm name="Un_M_imag_addr_4"/></StgValue>
</operation>

<operation id="1690" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="3">
<![CDATA[
:10  %p_t_real_9 = load float* %Un_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_9"/></StgValue>
</operation>

<operation id="1691" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="3">
<![CDATA[
:11  %Un_M_imag_load = load float* %Un_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Un_M_imag_load"/></StgValue>
</operation>

<operation id="1692" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="3">
<![CDATA[
:15  %p_r_M_real_23 = load float* %Un_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_23"/></StgValue>
</operation>

<operation id="1693" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="3">
<![CDATA[
:16  %p_r_M_imag_21 = load float* %Un_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_21"/></StgValue>
</operation>

<operation id="1694" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float %complex_M_real_read_2, float* %temp_mat_M_real_add_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="1695" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store float %complex_M_imag_read_2, float* %temp_mat_M_imag_add_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="1696" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln353" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader24

]]></Node>
<StgValue><ssdm name="br_ln350"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1697" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="3">
<![CDATA[
:10  %p_t_real_9 = load float* %Un_M_real_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_9"/></StgValue>
</operation>

<operation id="1698" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="3">
<![CDATA[
:11  %Un_M_imag_load = load float* %Un_M_imag_addr_4, align 4

]]></Node>
<StgValue><ssdm name="Un_M_imag_load"/></StgValue>
</operation>

<operation id="1699" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32">
<![CDATA[
:12  %bitcast_ln667_2 = bitcast float %Un_M_imag_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln667_2"/></StgValue>
</operation>

<operation id="1700" st_id="210" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %xor_ln667_1 = xor i32 %bitcast_ln667_2, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln667_1"/></StgValue>
</operation>

<operation id="1701" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32">
<![CDATA[
:14  %p_t_imag_9 = bitcast i32 %xor_ln667_1 to float

]]></Node>
<StgValue><ssdm name="p_t_imag_9"/></StgValue>
</operation>

<operation id="1702" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="3">
<![CDATA[
:15  %p_r_M_real_23 = load float* %Un_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_23"/></StgValue>
</operation>

<operation id="1703" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="3">
<![CDATA[
:16  %p_r_M_imag_21 = load float* %Un_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_21"/></StgValue>
</operation>

<operation id="1704" st_id="210" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i_i8 = fmul float %p_r_M_real_23, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="1705" st_id="210" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i_i6 = fmul float %p_r_M_imag_21, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="1706" st_id="210" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_1_i_i4 = fmul float %p_r_M_imag_21, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4"/></StgValue>
</operation>

<operation id="1707" st_id="210" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_2_i_i7 = fmul float %p_r_M_real_23, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1708" st_id="211" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_i_i8 = fmul float %p_r_M_real_23, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="1709" st_id="211" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_i_i6 = fmul float %p_r_M_imag_21, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_i_i6"/></StgValue>
</operation>

<operation id="1710" st_id="211" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ_5 = fsub float %tmp_i_i8, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="1711" st_id="211" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_1_i_i4 = fmul float %p_r_M_imag_21, %p_t_real_9

]]></Node>
<StgValue><ssdm name="tmp_1_i_i4"/></StgValue>
</operation>

<operation id="1712" st_id="211" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_2_i_i7 = fmul float %p_r_M_real_23, %p_t_imag_9

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>

<operation id="1713" st_id="211" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %complex_M_imag_writ_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1714" st_id="212" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %complex_M_real_writ_5 = fsub float %tmp_i_i8, %tmp_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="1715" st_id="212" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %complex_M_imag_writ_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1716" st_id="213" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %temp_M_real_2 = fadd float %complex_M_real_read_2, %complex_M_real_writ_5

]]></Node>
<StgValue><ssdm name="temp_M_real_2"/></StgValue>
</operation>

<operation id="1717" st_id="213" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_M_imag_2 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_7

]]></Node>
<StgValue><ssdm name="temp_M_imag_2"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1718" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln353"/></StgValue>
</operation>

<operation id="1719" st_id="214" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %temp_M_real_2 = fadd float %complex_M_real_read_2, %complex_M_real_writ_5

]]></Node>
<StgValue><ssdm name="temp_M_real_2"/></StgValue>
</operation>

<operation id="1720" st_id="214" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %temp_M_imag_2 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_7

]]></Node>
<StgValue><ssdm name="temp_M_imag_2"/></StgValue>
</operation>

<operation id="1721" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %48

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1722" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader23:0  %i30_0 = phi i9 [ %i_17, %.preheader23.loopexit ], [ 0, %.preheader23.preheader ]

]]></Node>
<StgValue><ssdm name="i30_0"/></StgValue>
</operation>

<operation id="1723" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader23:1  %icmp_ln360 = icmp eq i9 %i30_0, -151

]]></Node>
<StgValue><ssdm name="icmp_ln360"/></StgValue>
</operation>

<operation id="1724" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader23:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1725" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader23:3  %i_17 = add i9 %i30_0, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="1726" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23:4  br i1 %icmp_ln360, label %.preheader21.preheader, label %.preheader22.preheader

]]></Node>
<StgValue><ssdm name="br_ln360"/></StgValue>
</operation>

<operation id="1727" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="11" op_0_bw="9">
<![CDATA[
.preheader22.preheader:0  %zext_ln368 = zext i9 %i30_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="1728" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader22.preheader:1  %tmp_62 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i30_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1729" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="12" op_0_bw="11">
<![CDATA[
.preheader22.preheader:2  %zext_ln361 = zext i11 %tmp_62 to i12

]]></Node>
<StgValue><ssdm name="zext_ln361"/></StgValue>
</operation>

<operation id="1730" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:3  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln361"/></StgValue>
</operation>

<operation id="1731" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln360" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader:0  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1732" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader22:0  %j31_0 = phi i3 [ 0, %.preheader22.preheader ], [ %j_13, %54 ]

]]></Node>
<StgValue><ssdm name="j31_0"/></StgValue>
</operation>

<operation id="1733" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:1  %icmp_ln361 = icmp eq i3 %j31_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln361"/></StgValue>
</operation>

<operation id="1734" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1735" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:3  %j_13 = add i3 %j31_0, 1

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="1736" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:4  br i1 %icmp_ln361, label %.preheader23.loopexit, label %51

]]></Node>
<StgValue><ssdm name="br_ln361"/></StgValue>
</operation>

<operation id="1737" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="6" op_0_bw="3">
<![CDATA[
:0  %zext_ln368_1 = zext i3 %j31_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="1738" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="12" op_0_bw="3">
<![CDATA[
:1  %zext_ln368_2 = zext i3 %j31_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="1739" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln368 = add i12 %zext_ln361, %zext_ln368_2

]]></Node>
<StgValue><ssdm name="add_ln368"/></StgValue>
</operation>

<operation id="1740" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln368_3 = zext i12 %add_ln368 to i64

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="1741" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %AUU_M_real_addr_2 = getelementptr [1444 x float]* %AUU_M_real, i64 0, i64 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="AUU_M_real_addr_2"/></StgValue>
</operation>

<operation id="1742" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %AUU_M_imag_addr_2 = getelementptr [1444 x float]* %AUU_M_imag, i64 0, i64 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="AUU_M_imag_addr_2"/></StgValue>
</operation>

<operation id="1743" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %52

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>

<operation id="1744" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="0" op_0_bw="0">
<![CDATA[
.preheader23.loopexit:0  br label %.preheader23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1745" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %complex_M_imag_read_3 = phi float [ 0.000000e+00, %51 ], [ %temp_M_imag_3, %53 ]

]]></Node>
<StgValue><ssdm name="complex_M_imag_read_3"/></StgValue>
</operation>

<operation id="1746" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %complex_M_real_read_3 = phi float [ 0.000000e+00, %51 ], [ %temp_M_real_4, %53 ]

]]></Node>
<StgValue><ssdm name="complex_M_real_read_3"/></StgValue>
</operation>

<operation id="1747" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:2  %k32_0 = phi i3 [ 0, %51 ], [ %k_4, %53 ]

]]></Node>
<StgValue><ssdm name="k32_0"/></StgValue>
</operation>

<operation id="1748" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:3  %phi_mul11 = phi i11 [ 0, %51 ], [ %add_ln366_2, %53 ]

]]></Node>
<StgValue><ssdm name="phi_mul11"/></StgValue>
</operation>

<operation id="1749" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %icmp_ln364 = icmp eq i3 %k32_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln364"/></StgValue>
</operation>

<operation id="1750" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1751" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %k_4 = add i3 %k32_0, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="1752" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln364, label %54, label %53

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>

<operation id="1753" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:1  %tmp_65 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k32_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1754" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="6" op_0_bw="5">
<![CDATA[
:2  %zext_ln366 = zext i5 %tmp_65 to i6

]]></Node>
<StgValue><ssdm name="zext_ln366"/></StgValue>
</operation>

<operation id="1755" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %add_ln366 = add i6 %zext_ln368_1, %zext_ln366

]]></Node>
<StgValue><ssdm name="add_ln366"/></StgValue>
</operation>

<operation id="1756" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="6">
<![CDATA[
:4  %zext_ln366_1 = zext i6 %add_ln366 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_1"/></StgValue>
</operation>

<operation id="1757" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %temp_mat_M_real_add_6 = getelementptr [16 x float]* %temp_mat_M_real, i64 0, i64 %zext_ln366_1

]]></Node>
<StgValue><ssdm name="temp_mat_M_real_add_6"/></StgValue>
</operation>

<operation id="1758" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_mat_M_imag_add_6 = getelementptr [16 x float]* %temp_mat_M_imag, i64 0, i64 %zext_ln366_1

]]></Node>
<StgValue><ssdm name="temp_mat_M_imag_add_6"/></StgValue>
</operation>

<operation id="1759" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %add_ln366_2 = add i11 %phi_mul11, 361

]]></Node>
<StgValue><ssdm name="add_ln366_2"/></StgValue>
</operation>

<operation id="1760" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %add_ln366_1 = add i11 %zext_ln368, %phi_mul11

]]></Node>
<StgValue><ssdm name="add_ln366_1"/></StgValue>
</operation>

<operation id="1761" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="11">
<![CDATA[
:9  %zext_ln366_2 = zext i11 %add_ln366_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_2"/></StgValue>
</operation>

<operation id="1762" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %a_theta_M_real_addr_3 = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln366_2

]]></Node>
<StgValue><ssdm name="a_theta_M_real_addr_3"/></StgValue>
</operation>

<operation id="1763" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %a_theta_M_imag_addr_3 = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln366_2

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_addr_3"/></StgValue>
</operation>

<operation id="1764" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="11">
<![CDATA[
:12  %p_r_M_real_25 = load float* %a_theta_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_25"/></StgValue>
</operation>

<operation id="1765" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="11">
<![CDATA[
:13  %a_theta_M_imag_load = load float* %a_theta_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_load"/></StgValue>
</operation>

<operation id="1766" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="4">
<![CDATA[
:17  %p_t_real_11 = load float* %temp_mat_M_real_add_6, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_11"/></StgValue>
</operation>

<operation id="1767" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="4">
<![CDATA[
:18  %p_t_imag_11 = load float* %temp_mat_M_imag_add_6, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_11"/></StgValue>
</operation>

<operation id="1768" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:0  store float %complex_M_real_read_3, float* %AUU_M_real_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="1769" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
:1  store float %complex_M_imag_read_3, float* %AUU_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="1770" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln364" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln361"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1771" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="11">
<![CDATA[
:12  %p_r_M_real_25 = load float* %a_theta_M_real_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_25"/></StgValue>
</operation>

<operation id="1772" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="11">
<![CDATA[
:13  %a_theta_M_imag_load = load float* %a_theta_M_imag_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_load"/></StgValue>
</operation>

<operation id="1773" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32">
<![CDATA[
:14  %bitcast_ln667_4 = bitcast float %a_theta_M_imag_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln667_4"/></StgValue>
</operation>

<operation id="1774" st_id="218" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %xor_ln667_2 = xor i32 %bitcast_ln667_4, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln667_2"/></StgValue>
</operation>

<operation id="1775" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32">
<![CDATA[
:16  %p_r_M_imag_23 = bitcast i32 %xor_ln667_2 to float

]]></Node>
<StgValue><ssdm name="p_r_M_imag_23"/></StgValue>
</operation>

<operation id="1776" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="4">
<![CDATA[
:17  %p_t_real_11 = load float* %temp_mat_M_real_add_6, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_11"/></StgValue>
</operation>

<operation id="1777" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="4">
<![CDATA[
:18  %p_t_imag_11 = load float* %temp_mat_M_imag_add_6, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_11"/></StgValue>
</operation>

<operation id="1778" st_id="218" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i6_88 = fmul float %p_r_M_real_25, %p_t_real_11

]]></Node>
<StgValue><ssdm name="tmp_i_i6_88"/></StgValue>
</operation>

<operation id="1779" st_id="218" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i8_89 = fmul float %p_r_M_imag_23, %p_t_imag_11

]]></Node>
<StgValue><ssdm name="tmp_i_i8_89"/></StgValue>
</operation>

<operation id="1780" st_id="218" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_1_i_i5 = fmul float %p_r_M_imag_23, %p_t_real_11

]]></Node>
<StgValue><ssdm name="tmp_1_i_i5"/></StgValue>
</operation>

<operation id="1781" st_id="218" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_2_i_i8 = fmul float %p_r_M_real_25, %p_t_imag_11

]]></Node>
<StgValue><ssdm name="tmp_2_i_i8"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1782" st_id="219" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_i_i6_88 = fmul float %p_r_M_real_25, %p_t_real_11

]]></Node>
<StgValue><ssdm name="tmp_i_i6_88"/></StgValue>
</operation>

<operation id="1783" st_id="219" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i_i8_89 = fmul float %p_r_M_imag_23, %p_t_imag_11

]]></Node>
<StgValue><ssdm name="tmp_i_i8_89"/></StgValue>
</operation>

<operation id="1784" st_id="219" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ_7 = fsub float %tmp_i_i6_88, %tmp_i_i8_89

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="1785" st_id="219" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_1_i_i5 = fmul float %p_r_M_imag_23, %p_t_real_11

]]></Node>
<StgValue><ssdm name="tmp_1_i_i5"/></StgValue>
</operation>

<operation id="1786" st_id="219" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_2_i_i8 = fmul float %p_r_M_real_25, %p_t_imag_11

]]></Node>
<StgValue><ssdm name="tmp_2_i_i8"/></StgValue>
</operation>

<operation id="1787" st_id="219" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ_8 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1788" st_id="220" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %complex_M_real_writ_7 = fsub float %tmp_i_i6_88, %tmp_i_i8_89

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="1789" st_id="220" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %complex_M_imag_writ_8 = fadd float %tmp_1_i_i5, %tmp_2_i_i8

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1790" st_id="221" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_M_real_4 = fadd float %complex_M_real_read_3, %complex_M_real_writ_7

]]></Node>
<StgValue><ssdm name="temp_M_real_4"/></StgValue>
</operation>

<operation id="1791" st_id="221" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %temp_M_imag_3 = fadd float %complex_M_imag_read_3, %complex_M_imag_writ_8

]]></Node>
<StgValue><ssdm name="temp_M_imag_3"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1792" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln364"/></StgValue>
</operation>

<operation id="1793" st_id="222" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_M_real_4 = fadd float %complex_M_real_read_3, %complex_M_real_writ_7

]]></Node>
<StgValue><ssdm name="temp_M_real_4"/></StgValue>
</operation>

<operation id="1794" st_id="222" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %temp_M_imag_3 = fadd float %complex_M_imag_read_3, %complex_M_imag_writ_8

]]></Node>
<StgValue><ssdm name="temp_M_imag_3"/></StgValue>
</operation>

<operation id="1795" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %52

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1796" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader21:0  %i33_0 = phi i9 [ %i_18, %58 ], [ 0, %.preheader21.preheader ]

]]></Node>
<StgValue><ssdm name="i33_0"/></StgValue>
</operation>

<operation id="1797" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader21:1  %icmp_ln384 = icmp eq i9 %i33_0, -151

]]></Node>
<StgValue><ssdm name="icmp_ln384"/></StgValue>
</operation>

<operation id="1798" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1799" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader21:3  %i_18 = add i9 %i33_0, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="1800" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:4  br i1 %icmp_ln384, label %music_label1_end, label %55

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>

<operation id="1801" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln389 = zext i9 %i33_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</operation>

<operation id="1802" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="11" op_0_bw="9">
<![CDATA[
:1  %zext_ln389_1 = zext i9 %i33_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln389_1"/></StgValue>
</operation>

<operation id="1803" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:2  %tmp_64 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i33_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1804" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="12" op_0_bw="11">
<![CDATA[
:3  %zext_ln387 = zext i11 %tmp_64 to i12

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="1805" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %56

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="1806" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
music_label1_end:0  %empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="1807" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0">
<![CDATA[
music_label1_end:1  br label %.preheader29

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1808" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %complex_M_real_read_4 = phi float [ 0.000000e+00, %55 ], [ %temp_M_real_3, %57 ]

]]></Node>
<StgValue><ssdm name="complex_M_real_read_4"/></StgValue>
</operation>

<operation id="1809" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %k34_0 = phi i3 [ 0, %55 ], [ %k_3, %57 ]

]]></Node>
<StgValue><ssdm name="k34_0"/></StgValue>
</operation>

<operation id="1810" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:2  %phi_mul13 = phi i11 [ 0, %55 ], [ %add_ln389_2, %57 ]

]]></Node>
<StgValue><ssdm name="phi_mul13"/></StgValue>
</operation>

<operation id="1811" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln387 = icmp eq i3 %k34_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln387"/></StgValue>
</operation>

<operation id="1812" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1813" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %k_3 = add i3 %k34_0, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="1814" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln387, label %58, label %57

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="1815" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="12" op_0_bw="3">
<![CDATA[
:1  %zext_ln389_2 = zext i3 %k34_0 to i12

]]></Node>
<StgValue><ssdm name="zext_ln389_2"/></StgValue>
</operation>

<operation id="1816" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %add_ln389 = add i12 %zext_ln387, %zext_ln389_2

]]></Node>
<StgValue><ssdm name="add_ln389"/></StgValue>
</operation>

<operation id="1817" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln389_3 = zext i12 %add_ln389 to i64

]]></Node>
<StgValue><ssdm name="zext_ln389_3"/></StgValue>
</operation>

<operation id="1818" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %AUU_M_real_addr_1 = getelementptr [1444 x float]* %AUU_M_real, i64 0, i64 %zext_ln389_3

]]></Node>
<StgValue><ssdm name="AUU_M_real_addr_1"/></StgValue>
</operation>

<operation id="1819" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %AUU_M_imag_addr_1 = getelementptr [1444 x float]* %AUU_M_imag, i64 0, i64 %zext_ln389_3

]]></Node>
<StgValue><ssdm name="AUU_M_imag_addr_1"/></StgValue>
</operation>

<operation id="1820" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %add_ln389_2 = add i11 %phi_mul13, 361

]]></Node>
<StgValue><ssdm name="add_ln389_2"/></StgValue>
</operation>

<operation id="1821" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %add_ln389_1 = add i11 %phi_mul13, %zext_ln389_1

]]></Node>
<StgValue><ssdm name="add_ln389_1"/></StgValue>
</operation>

<operation id="1822" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="11">
<![CDATA[
:8  %zext_ln389_4 = zext i11 %add_ln389_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln389_4"/></StgValue>
</operation>

<operation id="1823" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_theta_M_real_addr_2 = getelementptr [1444 x float]* %a_theta_M_real, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="a_theta_M_real_addr_2"/></StgValue>
</operation>

<operation id="1824" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %a_theta_M_imag_addr_2 = getelementptr [1444 x float]* %a_theta_M_imag, i64 0, i64 %zext_ln389_4

]]></Node>
<StgValue><ssdm name="a_theta_M_imag_addr_2"/></StgValue>
</operation>

<operation id="1825" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="11">
<![CDATA[
:11  %p_r_M_real_24 = load float* %AUU_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_24"/></StgValue>
</operation>

<operation id="1826" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="11">
<![CDATA[
:12  %p_r_M_imag_22 = load float* %AUU_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_22"/></StgValue>
</operation>

<operation id="1827" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="11">
<![CDATA[
:13  %p_t_real_10 = load float* %a_theta_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_10"/></StgValue>
</operation>

<operation id="1828" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="11">
<![CDATA[
:14  %p_t_imag_10 = load float* %a_theta_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_10"/></StgValue>
</operation>

<operation id="1829" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %w_addr_1 = getelementptr inbounds [361 x float]* %w, i64 0, i64 %zext_ln389

]]></Node>
<StgValue><ssdm name="w_addr_1"/></StgValue>
</operation>

<operation id="1830" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="9">
<![CDATA[
:1  %w_load_1 = load float* %w_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1831" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="11">
<![CDATA[
:11  %p_r_M_real_24 = load float* %AUU_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_24"/></StgValue>
</operation>

<operation id="1832" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="11">
<![CDATA[
:12  %p_r_M_imag_22 = load float* %AUU_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_22"/></StgValue>
</operation>

<operation id="1833" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="11">
<![CDATA[
:13  %p_t_real_10 = load float* %a_theta_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_10"/></StgValue>
</operation>

<operation id="1834" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="11">
<![CDATA[
:14  %p_t_imag_10 = load float* %a_theta_M_imag_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_10"/></StgValue>
</operation>

<operation id="1835" st_id="225" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i9 = fmul float %p_r_M_real_24, %p_t_real_10

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="1836" st_id="225" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i7_90 = fmul float %p_r_M_imag_22, %p_t_imag_10

]]></Node>
<StgValue><ssdm name="tmp_i_i7_90"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1837" st_id="226" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_i_i9 = fmul float %p_r_M_real_24, %p_t_real_10

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="1838" st_id="226" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i_i7_90 = fmul float %p_r_M_imag_22, %p_t_imag_10

]]></Node>
<StgValue><ssdm name="tmp_i_i7_90"/></StgValue>
</operation>

<operation id="1839" st_id="226" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ_6 = fsub float %tmp_i_i9, %tmp_i_i7_90

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1840" st_id="227" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %complex_M_real_writ_6 = fsub float %tmp_i_i9, %tmp_i_i7_90

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1841" st_id="228" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %temp_M_real_3 = fadd float %complex_M_real_read_4, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="temp_M_real_3"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1842" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln387"/></StgValue>
</operation>

<operation id="1843" st_id="229" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %temp_M_real_3 = fadd float %complex_M_real_read_4, %complex_M_real_writ_6

]]></Node>
<StgValue><ssdm name="temp_M_real_3"/></StgValue>
</operation>

<operation id="1844" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %56

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1845" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="9">
<![CDATA[
:1  %w_load_1 = load float* %w_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w_load_1"/></StgValue>
</operation>

<operation id="1846" st_id="230" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_24 = fadd float %w_load_1, %complex_M_real_read_4

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1847" st_id="231" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_24 = fadd float %w_load_1, %complex_M_real_read_4

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1848" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
:3  store float %tmp_24, float* %w_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln391"/></StgValue>
</operation>

<operation id="1849" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1850" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0  %p_016_rec = phi i9 [ %i, %59 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_016_rec"/></StgValue>
</operation>

<operation id="1851" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %icmp_ln394 = icmp eq i9 %p_016_rec, -151

]]></Node>
<StgValue><ssdm name="icmp_ln394"/></StgValue>
</operation>

<operation id="1852" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1853" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %i = add i9 %p_016_rec, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1854" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln394, label %60, label %59

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>

<operation id="1855" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln395 = zext i9 %p_016_rec to i64

]]></Node>
<StgValue><ssdm name="zext_ln395"/></StgValue>
</operation>

<operation id="1856" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %w_addr = getelementptr inbounds [361 x float]* %w, i64 0, i64 %zext_ln395

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="1857" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="9">
<![CDATA[
:2  %w_load = load float* %w_addr, align 4

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="1858" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln396 = icmp eq i9 %p_016_rec, 0

]]></Node>
<StgValue><ssdm name="icmp_ln396"/></StgValue>
</operation>

<operation id="1859" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %icmp_ln397 = icmp eq i9 %p_016_rec, -152

]]></Node>
<StgValue><ssdm name="icmp_ln397"/></StgValue>
</operation>

<operation id="1860" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln394" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 176

]]></Node>
<StgValue><ssdm name="ret_ln400"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1861" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="9">
<![CDATA[
:2  %w_load = load float* %w_addr, align 4

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="1862" st_id="233" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.floatP.i1P.i1P(float* %P_sm_data, i1* %P_sm_user_V, i1* %P_sm_last_V, float %w_load, i1 %icmp_ln396, i1 %icmp_ln397)

]]></Node>
<StgValue><ssdm name="write_ln281"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1863" st_id="234" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.floatP.i1P.i1P(float* %P_sm_data, i1* %P_sm_user_V, i1* %P_sm_last_V, float %w_load, i1 %icmp_ln396, i1 %icmp_ln397)

]]></Node>
<StgValue><ssdm name="write_ln281"/></StgValue>
</operation>

<operation id="1864" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
