# Design-of-Low-Power-High-Gain-PLL using Cadence Virtuoso in 180nm technology
Designed and simulated a low-power, high-gain Phase Locked Loop using a dead-zone-free PFD, charge pump, and current- starved VCO, and achieved ultra-low power dissipation with wide tuning range.
