
car1_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b50  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08003d34  08003d34  00004d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004128  08004128  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004128  08004128  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004128  08004128  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004128  08004128  00005128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800412c  0800412c  0000512c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004130  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000000c  0800413c  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  0800413c  000060cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008a2f  00000000  00000000  00006035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c9d  00000000  00000000  0000ea64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a38  00000000  00000000  00010708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007c3  00000000  00000000  00011140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ac1  00000000  00000000  00011903  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c63c  00000000  00000000  0002b3c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096300  00000000  00000000  00037a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cdd00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b5c  00000000  00000000  000cdd44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000d08a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	08003d1c 	.word	0x08003d1c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	08003d1c 	.word	0x08003d1c

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	@ 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	3a01      	subs	r2, #1
 80002de:	bf28      	it	cs
 80002e0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80002e4:	d2ed      	bcs.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000492:	2afd      	cmp	r2, #253	@ 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	@ 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	@ 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	@ 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <__gesf2>:
 80006e0:	f04f 3cff 	mov.w	ip, #4294967295
 80006e4:	e006      	b.n	80006f4 <__cmpsf2+0x4>
 80006e6:	bf00      	nop

080006e8 <__lesf2>:
 80006e8:	f04f 0c01 	mov.w	ip, #1
 80006ec:	e002      	b.n	80006f4 <__cmpsf2+0x4>
 80006ee:	bf00      	nop

080006f0 <__cmpsf2>:
 80006f0:	f04f 0c01 	mov.w	ip, #1
 80006f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000700:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000704:	bf18      	it	ne
 8000706:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800070a:	d011      	beq.n	8000730 <__cmpsf2+0x40>
 800070c:	b001      	add	sp, #4
 800070e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000712:	bf18      	it	ne
 8000714:	ea90 0f01 	teqne	r0, r1
 8000718:	bf58      	it	pl
 800071a:	ebb2 0003 	subspl.w	r0, r2, r3
 800071e:	bf88      	it	hi
 8000720:	17c8      	asrhi	r0, r1, #31
 8000722:	bf38      	it	cc
 8000724:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000728:	bf18      	it	ne
 800072a:	f040 0001 	orrne.w	r0, r0, #1
 800072e:	4770      	bx	lr
 8000730:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000734:	d102      	bne.n	800073c <__cmpsf2+0x4c>
 8000736:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800073a:	d105      	bne.n	8000748 <__cmpsf2+0x58>
 800073c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000740:	d1e4      	bne.n	800070c <__cmpsf2+0x1c>
 8000742:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000746:	d0e1      	beq.n	800070c <__cmpsf2+0x1c>
 8000748:	f85d 0b04 	ldr.w	r0, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop

08000750 <__aeabi_cfrcmple>:
 8000750:	4684      	mov	ip, r0
 8000752:	4608      	mov	r0, r1
 8000754:	4661      	mov	r1, ip
 8000756:	e7ff      	b.n	8000758 <__aeabi_cfcmpeq>

08000758 <__aeabi_cfcmpeq>:
 8000758:	b50f      	push	{r0, r1, r2, r3, lr}
 800075a:	f7ff ffc9 	bl	80006f0 <__cmpsf2>
 800075e:	2800      	cmp	r0, #0
 8000760:	bf48      	it	mi
 8000762:	f110 0f00 	cmnmi.w	r0, #0
 8000766:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000768 <__aeabi_fcmpeq>:
 8000768:	f84d ed08 	str.w	lr, [sp, #-8]!
 800076c:	f7ff fff4 	bl	8000758 <__aeabi_cfcmpeq>
 8000770:	bf0c      	ite	eq
 8000772:	2001      	moveq	r0, #1
 8000774:	2000      	movne	r0, #0
 8000776:	f85d fb08 	ldr.w	pc, [sp], #8
 800077a:	bf00      	nop

0800077c <__aeabi_fcmplt>:
 800077c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000780:	f7ff ffea 	bl	8000758 <__aeabi_cfcmpeq>
 8000784:	bf34      	ite	cc
 8000786:	2001      	movcc	r0, #1
 8000788:	2000      	movcs	r0, #0
 800078a:	f85d fb08 	ldr.w	pc, [sp], #8
 800078e:	bf00      	nop

08000790 <__aeabi_fcmple>:
 8000790:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000794:	f7ff ffe0 	bl	8000758 <__aeabi_cfcmpeq>
 8000798:	bf94      	ite	ls
 800079a:	2001      	movls	r0, #1
 800079c:	2000      	movhi	r0, #0
 800079e:	f85d fb08 	ldr.w	pc, [sp], #8
 80007a2:	bf00      	nop

080007a4 <__aeabi_fcmpge>:
 80007a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007a8:	f7ff ffd2 	bl	8000750 <__aeabi_cfrcmple>
 80007ac:	bf94      	ite	ls
 80007ae:	2001      	movls	r0, #1
 80007b0:	2000      	movhi	r0, #0
 80007b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80007b6:	bf00      	nop

080007b8 <__aeabi_fcmpgt>:
 80007b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007bc:	f7ff ffc8 	bl	8000750 <__aeabi_cfrcmple>
 80007c0:	bf34      	ite	cc
 80007c2:	2001      	movcc	r0, #1
 80007c4:	2000      	movcs	r0, #0
 80007c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ca:	bf00      	nop

080007cc <__aeabi_f2iz>:
 80007cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80007d0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80007d4:	d30f      	bcc.n	80007f6 <__aeabi_f2iz+0x2a>
 80007d6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80007da:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80007de:	d90d      	bls.n	80007fc <__aeabi_f2iz+0x30>
 80007e0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80007e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007e8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80007ec:	fa23 f002 	lsr.w	r0, r3, r2
 80007f0:	bf18      	it	ne
 80007f2:	4240      	negne	r0, r0
 80007f4:	4770      	bx	lr
 80007f6:	f04f 0000 	mov.w	r0, #0
 80007fa:	4770      	bx	lr
 80007fc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000800:	d101      	bne.n	8000806 <__aeabi_f2iz+0x3a>
 8000802:	0242      	lsls	r2, r0, #9
 8000804:	d105      	bne.n	8000812 <__aeabi_f2iz+0x46>
 8000806:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800080a:	bf08      	it	eq
 800080c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000810:	4770      	bx	lr
 8000812:	f04f 0000 	mov.w	r0, #0
 8000816:	4770      	bx	lr

08000818 <traj_update>:
    pose.y = 0;
    pose.theta = 0;
}

void traj_update(float v_l, float v_r)
{
 8000818:	b590      	push	{r4, r7, lr}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	6039      	str	r1, [r7, #0]
    float v = (v_l + v_r) * 0.5f;
 8000822:	6839      	ldr	r1, [r7, #0]
 8000824:	6878      	ldr	r0, [r7, #4]
 8000826:	f7ff fd03 	bl	8000230 <__addsf3>
 800082a:	4603      	mov	r3, r0
 800082c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff fe05 	bl	8000440 <__aeabi_fmul>
 8000836:	4603      	mov	r3, r0
 8000838:	60fb      	str	r3, [r7, #12]
    float omega = (v_r - v_l) / L_WHEEL;
 800083a:	6879      	ldr	r1, [r7, #4]
 800083c:	6838      	ldr	r0, [r7, #0]
 800083e:	f7ff fcf5 	bl	800022c <__aeabi_fsub>
 8000842:	4603      	mov	r3, r0
 8000844:	4926      	ldr	r1, [pc, #152]	@ (80008e0 <traj_update+0xc8>)
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff feae 	bl	80005a8 <__aeabi_fdiv>
 800084c:	4603      	mov	r3, r0
 800084e:	60bb      	str	r3, [r7, #8]

    pose.theta += omega * DT;
 8000850:	4b24      	ldr	r3, [pc, #144]	@ (80008e4 <traj_update+0xcc>)
 8000852:	689c      	ldr	r4, [r3, #8]
 8000854:	4924      	ldr	r1, [pc, #144]	@ (80008e8 <traj_update+0xd0>)
 8000856:	68b8      	ldr	r0, [r7, #8]
 8000858:	f7ff fdf2 	bl	8000440 <__aeabi_fmul>
 800085c:	4603      	mov	r3, r0
 800085e:	4619      	mov	r1, r3
 8000860:	4620      	mov	r0, r4
 8000862:	f7ff fce5 	bl	8000230 <__addsf3>
 8000866:	4603      	mov	r3, r0
 8000868:	461a      	mov	r2, r3
 800086a:	4b1e      	ldr	r3, [pc, #120]	@ (80008e4 <traj_update+0xcc>)
 800086c:	609a      	str	r2, [r3, #8]
    pose.x += v * cosf(pose.theta) * DT;
 800086e:	4b1d      	ldr	r3, [pc, #116]	@ (80008e4 <traj_update+0xcc>)
 8000870:	681c      	ldr	r4, [r3, #0]
 8000872:	4b1c      	ldr	r3, [pc, #112]	@ (80008e4 <traj_update+0xcc>)
 8000874:	689b      	ldr	r3, [r3, #8]
 8000876:	4618      	mov	r0, r3
 8000878:	f002 fc52 	bl	8003120 <cosf>
 800087c:	4603      	mov	r3, r0
 800087e:	68f9      	ldr	r1, [r7, #12]
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff fddd 	bl	8000440 <__aeabi_fmul>
 8000886:	4603      	mov	r3, r0
 8000888:	4917      	ldr	r1, [pc, #92]	@ (80008e8 <traj_update+0xd0>)
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff fdd8 	bl	8000440 <__aeabi_fmul>
 8000890:	4603      	mov	r3, r0
 8000892:	4619      	mov	r1, r3
 8000894:	4620      	mov	r0, r4
 8000896:	f7ff fccb 	bl	8000230 <__addsf3>
 800089a:	4603      	mov	r3, r0
 800089c:	461a      	mov	r2, r3
 800089e:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <traj_update+0xcc>)
 80008a0:	601a      	str	r2, [r3, #0]
    pose.y += v * sinf(pose.theta) * DT;
 80008a2:	4b10      	ldr	r3, [pc, #64]	@ (80008e4 <traj_update+0xcc>)
 80008a4:	685c      	ldr	r4, [r3, #4]
 80008a6:	4b0f      	ldr	r3, [pc, #60]	@ (80008e4 <traj_update+0xcc>)
 80008a8:	689b      	ldr	r3, [r3, #8]
 80008aa:	4618      	mov	r0, r3
 80008ac:	f002 fc70 	bl	8003190 <sinf>
 80008b0:	4603      	mov	r3, r0
 80008b2:	68f9      	ldr	r1, [r7, #12]
 80008b4:	4618      	mov	r0, r3
 80008b6:	f7ff fdc3 	bl	8000440 <__aeabi_fmul>
 80008ba:	4603      	mov	r3, r0
 80008bc:	490a      	ldr	r1, [pc, #40]	@ (80008e8 <traj_update+0xd0>)
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff fdbe 	bl	8000440 <__aeabi_fmul>
 80008c4:	4603      	mov	r3, r0
 80008c6:	4619      	mov	r1, r3
 80008c8:	4620      	mov	r0, r4
 80008ca:	f7ff fcb1 	bl	8000230 <__addsf3>
 80008ce:	4603      	mov	r3, r0
 80008d0:	461a      	mov	r2, r3
 80008d2:	4b04      	ldr	r3, [pc, #16]	@ (80008e4 <traj_update+0xcc>)
 80008d4:	605a      	str	r2, [r3, #4]
}
 80008d6:	bf00      	nop
 80008d8:	3714      	adds	r7, #20
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd90      	pop	{r4, r7, pc}
 80008de:	bf00      	nop
 80008e0:	41600000 	.word	0x41600000
 80008e4:	20000028 	.word	0x20000028
 80008e8:	3c23d70a 	.word	0x3c23d70a

080008ec <init_motors>:
volatile uint8_t sw_pwm_on = 0;

/* ================= 初始化 ================= */

void init_motors(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
    /* 硬件 PWM：PC9 / PC7 */
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80008f0:	2104      	movs	r1, #4
 80008f2:	4814      	ldr	r0, [pc, #80]	@ (8000944 <init_motors+0x58>)
 80008f4:	f001 fcd4 	bl	80022a0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 80008f8:	210c      	movs	r1, #12
 80008fa:	4812      	ldr	r0, [pc, #72]	@ (8000944 <init_motors+0x58>)
 80008fc:	f001 fcd0 	bl	80022a0 <HAL_TIM_PWM_Start>

    __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, HALF_PWM);
 8000900:	4b10      	ldr	r3, [pc, #64]	@ (8000944 <init_motors+0x58>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000908:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, HALF_PWM);
 800090a:	4b0e      	ldr	r3, [pc, #56]	@ (8000944 <init_motors+0x58>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000912:	641a      	str	r2, [r3, #64]	@ 0x40

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8000914:	2201      	movs	r2, #1
 8000916:	2180      	movs	r1, #128	@ 0x80
 8000918:	480b      	ldr	r0, [pc, #44]	@ (8000948 <init_motors+0x5c>)
 800091a:	f000 ffca 	bl	80018b2 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 800091e:	2200      	movs	r2, #0
 8000920:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000924:	4808      	ldr	r0, [pc, #32]	@ (8000948 <init_motors+0x5c>)
 8000926:	f000 ffc4 	bl	80018b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2,  GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	2104      	movs	r1, #4
 800092e:	4806      	ldr	r0, [pc, #24]	@ (8000948 <init_motors+0x5c>)
 8000930:	f000 ffbf 	bl	80018b2 <HAL_GPIO_WritePin>
    sw_pwm_on = 0;
 8000934:	4b05      	ldr	r3, [pc, #20]	@ (800094c <init_motors+0x60>)
 8000936:	2200      	movs	r2, #0
 8000938:	701a      	strb	r2, [r3, #0]

    /* 软件 PWM 定时器启动 */
    HAL_TIM_Base_Start_IT(&htim3);
 800093a:	4805      	ldr	r0, [pc, #20]	@ (8000950 <init_motors+0x64>)
 800093c:	f001 fc00 	bl	8002140 <HAL_TIM_Base_Start_IT>
}
 8000940:	bf00      	nop
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20000080 	.word	0x20000080
 8000948:	40011000 	.word	0x40011000
 800094c:	20000034 	.word	0x20000034
 8000950:	20000038 	.word	0x20000038

08000954 <forward_half>:


/* ================= 方向控制 ================= */

void forward_half(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
    /* 左轮正转 */
    HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 8000958:	2200      	movs	r2, #0
 800095a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800095e:	480b      	ldr	r0, [pc, #44]	@ (800098c <forward_half+0x38>)
 8000960:	f000 ffa7 	bl	80018b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_SET);
 8000964:	2201      	movs	r2, #1
 8000966:	2180      	movs	r1, #128	@ 0x80
 8000968:	4808      	ldr	r0, [pc, #32]	@ (800098c <forward_half+0x38>)
 800096a:	f000 ffa2 	bl	80018b2 <HAL_GPIO_WritePin>

    /* 右轮正转 */
    HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 800096e:	2200      	movs	r2, #0
 8000970:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000974:	4805      	ldr	r0, [pc, #20]	@ (800098c <forward_half+0x38>)
 8000976:	f000 ff9c 	bl	80018b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_SET);
 800097a:	2201      	movs	r2, #1
 800097c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000980:	4802      	ldr	r0, [pc, #8]	@ (800098c <forward_half+0x38>)
 8000982:	f000 ff96 	bl	80018b2 <HAL_GPIO_WritePin>
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40010c00 	.word	0x40010c00

08000990 <turn_left_half>:

void turn_left_half(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
    /* 左轮停 */
    HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 8000994:	2200      	movs	r2, #0
 8000996:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800099a:	480b      	ldr	r0, [pc, #44]	@ (80009c8 <turn_left_half+0x38>)
 800099c:	f000 ff89 	bl	80018b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 80009a0:	2200      	movs	r2, #0
 80009a2:	2180      	movs	r1, #128	@ 0x80
 80009a4:	4808      	ldr	r0, [pc, #32]	@ (80009c8 <turn_left_half+0x38>)
 80009a6:	f000 ff84 	bl	80018b2 <HAL_GPIO_WritePin>

    /* 右轮前进 */
    HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 80009aa:	2200      	movs	r2, #0
 80009ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009b0:	4805      	ldr	r0, [pc, #20]	@ (80009c8 <turn_left_half+0x38>)
 80009b2:	f000 ff7e 	bl	80018b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_SET);
 80009b6:	2201      	movs	r2, #1
 80009b8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009bc:	4802      	ldr	r0, [pc, #8]	@ (80009c8 <turn_left_half+0x38>)
 80009be:	f000 ff78 	bl	80018b2 <HAL_GPIO_WritePin>
}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40010c00 	.word	0x40010c00

080009cc <turn_right_half>:

void turn_right_half(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
    /* 左轮前进 */
    HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 80009d0:	2200      	movs	r2, #0
 80009d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d6:	480b      	ldr	r0, [pc, #44]	@ (8000a04 <turn_right_half+0x38>)
 80009d8:	f000 ff6b 	bl	80018b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_SET);
 80009dc:	2201      	movs	r2, #1
 80009de:	2180      	movs	r1, #128	@ 0x80
 80009e0:	4808      	ldr	r0, [pc, #32]	@ (8000a04 <turn_right_half+0x38>)
 80009e2:	f000 ff66 	bl	80018b2 <HAL_GPIO_WritePin>

    /* 右轮停 */
    HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 80009e6:	2200      	movs	r2, #0
 80009e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009ec:	4805      	ldr	r0, [pc, #20]	@ (8000a04 <turn_right_half+0x38>)
 80009ee:	f000 ff60 	bl	80018b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 80009f2:	2200      	movs	r2, #0
 80009f4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009f8:	4802      	ldr	r0, [pc, #8]	@ (8000a04 <turn_right_half+0x38>)
 80009fa:	f000 ff5a 	bl	80018b2 <HAL_GPIO_WritePin>
}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40010c00 	.word	0x40010c00

08000a08 <stop_motors>:

void stop_motors(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
    /* 硬件 PWM 清零 */
    __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8000a0c:	4b17      	ldr	r3, [pc, #92]	@ (8000a6c <stop_motors+0x64>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	2200      	movs	r2, #0
 8000a12:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
 8000a14:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <stop_motors+0x64>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	2200      	movs	r2, #0
 8000a1a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* 软件 PWM 关闭 */
    sw_pwm_on = 0;
 8000a1c:	4b14      	ldr	r3, [pc, #80]	@ (8000a70 <stop_motors+0x68>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a28:	4812      	ldr	r0, [pc, #72]	@ (8000a74 <stop_motors+0x6c>)
 8000a2a:	f000 ff42 	bl	80018b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2104      	movs	r1, #4
 8000a32:	4810      	ldr	r0, [pc, #64]	@ (8000a74 <stop_motors+0x6c>)
 8000a34:	f000 ff3d 	bl	80018b2 <HAL_GPIO_WritePin>

    /* 方向清零 */
    HAL_GPIO_WritePin(IN1_L_GPIO_Port, IN1_L_Pin, GPIO_PIN_RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a3e:	480e      	ldr	r0, [pc, #56]	@ (8000a78 <stop_motors+0x70>)
 8000a40:	f000 ff37 	bl	80018b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_L_GPIO_Port, IN2_L_Pin, GPIO_PIN_RESET);
 8000a44:	2200      	movs	r2, #0
 8000a46:	2180      	movs	r1, #128	@ 0x80
 8000a48:	480b      	ldr	r0, [pc, #44]	@ (8000a78 <stop_motors+0x70>)
 8000a4a:	f000 ff32 	bl	80018b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN1_R_GPIO_Port, IN1_R_Pin, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a54:	4808      	ldr	r0, [pc, #32]	@ (8000a78 <stop_motors+0x70>)
 8000a56:	f000 ff2c 	bl	80018b2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_R_GPIO_Port, IN2_R_Pin, GPIO_PIN_RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a60:	4805      	ldr	r0, [pc, #20]	@ (8000a78 <stop_motors+0x70>)
 8000a62:	f000 ff26 	bl	80018b2 <HAL_GPIO_WritePin>
}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000080 	.word	0x20000080
 8000a70:	20000034 	.word	0x20000034
 8000a74:	40011000 	.word	0x40011000
 8000a78:	40010c00 	.word	0x40010c00

08000a7c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b088      	sub	sp, #32
 8000a80:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a82:	f107 0310 	add.w	r3, r7, #16
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a90:	4b4a      	ldr	r3, [pc, #296]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	4a49      	ldr	r2, [pc, #292]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000a96:	f043 0320 	orr.w	r3, r3, #32
 8000a9a:	6193      	str	r3, [r2, #24]
 8000a9c:	4b47      	ldr	r3, [pc, #284]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	f003 0320 	and.w	r3, r3, #32
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa8:	4b44      	ldr	r3, [pc, #272]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	4a43      	ldr	r2, [pc, #268]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000aae:	f043 0310 	orr.w	r3, r3, #16
 8000ab2:	6193      	str	r3, [r2, #24]
 8000ab4:	4b41      	ldr	r3, [pc, #260]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	f003 0310 	and.w	r3, r3, #16
 8000abc:	60bb      	str	r3, [r7, #8]
 8000abe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac0:	4b3e      	ldr	r3, [pc, #248]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	4a3d      	ldr	r2, [pc, #244]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000ac6:	f043 0304 	orr.w	r3, r3, #4
 8000aca:	6193      	str	r3, [r2, #24]
 8000acc:	4b3b      	ldr	r3, [pc, #236]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	f003 0304 	and.w	r3, r3, #4
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad8:	4b38      	ldr	r3, [pc, #224]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	4a37      	ldr	r2, [pc, #220]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000ade:	f043 0308 	orr.w	r3, r3, #8
 8000ae2:	6193      	str	r3, [r2, #24]
 8000ae4:	4b35      	ldr	r3, [pc, #212]	@ (8000bbc <MX_GPIO_Init+0x140>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	f003 0308 	and.w	r3, r3, #8
 8000aec:	603b      	str	r3, [r7, #0]
 8000aee:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN2_L_Pin|EN1_L_Pin, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	f240 4104 	movw	r1, #1028	@ 0x404
 8000af6:	4832      	ldr	r0, [pc, #200]	@ (8000bc0 <MX_GPIO_Init+0x144>)
 8000af8:	f000 fedb 	bl	80018b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L1_Pin|IN3_L_Pin|IN1_L_Pin|IN2_R_Pin
 8000afc:	2200      	movs	r2, #0
 8000afe:	f24f 31c1 	movw	r1, #62401	@ 0xf3c1
 8000b02:	4830      	ldr	r0, [pc, #192]	@ (8000bc4 <MX_GPIO_Init+0x148>)
 8000b04:	f000 fed5 	bl	80018b2 <HAL_GPIO_WritePin>
                          |IN4_R_Pin|IN4_L_Pin|IN2_L_Pin|IN1_R_Pin
                          |IN3_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8000b08:	2200      	movs	r2, #0
 8000b0a:	2104      	movs	r1, #4
 8000b0c:	482e      	ldr	r0, [pc, #184]	@ (8000bc8 <MX_GPIO_Init+0x14c>)
 8000b0e:	f000 fed0 	bl	80018b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN2_L_Pin EN1_L_Pin */
  GPIO_InitStruct.Pin = EN2_L_Pin|EN1_L_Pin;
 8000b12:	f240 4304 	movw	r3, #1028	@ 0x404
 8000b16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b20:	2302      	movs	r3, #2
 8000b22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b24:	f107 0310 	add.w	r3, r7, #16
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4825      	ldr	r0, [pc, #148]	@ (8000bc0 <MX_GPIO_Init+0x144>)
 8000b2c:	f000 fd16 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pin : K3_Pin */
  GPIO_InitStruct.Pin = K3_Pin;
 8000b30:	2301      	movs	r3, #1
 8000b32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(K3_GPIO_Port, &GPIO_InitStruct);
 8000b3c:	f107 0310 	add.w	r3, r7, #16
 8000b40:	4619      	mov	r1, r3
 8000b42:	4822      	ldr	r0, [pc, #136]	@ (8000bcc <MX_GPIO_Init+0x150>)
 8000b44:	f000 fd0a 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pins : K1_Pin K2_Pin */
  GPIO_InitStruct.Pin = K1_Pin|K2_Pin;
 8000b48:	2330      	movs	r3, #48	@ 0x30
 8000b4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b50:	2301      	movs	r3, #1
 8000b52:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b54:	f107 0310 	add.w	r3, r7, #16
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4819      	ldr	r0, [pc, #100]	@ (8000bc0 <MX_GPIO_Init+0x144>)
 8000b5c:	f000 fcfe 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pins : L1_Pin IN3_L_Pin IN1_L_Pin IN2_R_Pin
                           IN4_R_Pin IN4_L_Pin IN2_L_Pin IN1_R_Pin
                           IN3_R_Pin */
  GPIO_InitStruct.Pin = L1_Pin|IN3_L_Pin|IN1_L_Pin|IN2_R_Pin
 8000b60:	f24f 33c1 	movw	r3, #62401	@ 0xf3c1
 8000b64:	613b      	str	r3, [r7, #16]
                          |IN4_R_Pin|IN4_L_Pin|IN2_L_Pin|IN1_R_Pin
                          |IN3_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b66:	2301      	movs	r3, #1
 8000b68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b72:	f107 0310 	add.w	r3, r7, #16
 8000b76:	4619      	mov	r1, r3
 8000b78:	4812      	ldr	r0, [pc, #72]	@ (8000bc4 <MX_GPIO_Init+0x148>)
 8000b7a:	f000 fcef 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pin : L2_Pin */
  GPIO_InitStruct.Pin = L2_Pin;
 8000b7e:	2304      	movs	r3, #4
 8000b80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b82:	2301      	movs	r3, #1
 8000b84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(L2_GPIO_Port, &GPIO_InitStruct);
 8000b8e:	f107 0310 	add.w	r3, r7, #16
 8000b92:	4619      	mov	r1, r3
 8000b94:	480c      	ldr	r0, [pc, #48]	@ (8000bc8 <MX_GPIO_Init+0x14c>)
 8000b96:	f000 fce1 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000b9a:	2330      	movs	r3, #48	@ 0x30
 8000b9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ba6:	f107 0310 	add.w	r3, r7, #16
 8000baa:	4619      	mov	r1, r3
 8000bac:	4805      	ldr	r0, [pc, #20]	@ (8000bc4 <MX_GPIO_Init+0x148>)
 8000bae:	f000 fcd5 	bl	800155c <HAL_GPIO_Init>

}
 8000bb2:	bf00      	nop
 8000bb4:	3720      	adds	r7, #32
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40021000 	.word	0x40021000
 8000bc0:	40011000 	.word	0x40011000
 8000bc4:	40010c00 	.word	0x40010c00
 8000bc8:	40011400 	.word	0x40011400
 8000bcc:	40010800 	.word	0x40010800

08000bd0 <detect_keys>:
/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/

/* USER CODE BEGIN PV */
int detect_keys(){
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_RESET &&
 8000bd4:	2110      	movs	r1, #16
 8000bd6:	4823      	ldr	r0, [pc, #140]	@ (8000c64 <detect_keys+0x94>)
 8000bd8:	f000 fe54 	bl	8001884 <HAL_GPIO_ReadPin>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d10f      	bne.n	8000c02 <detect_keys+0x32>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 8000be2:	2120      	movs	r1, #32
 8000be4:	481f      	ldr	r0, [pc, #124]	@ (8000c64 <detect_keys+0x94>)
 8000be6:	f000 fe4d 	bl	8001884 <HAL_GPIO_ReadPin>
 8000bea:	4603      	mov	r3, r0
	if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_RESET &&
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d108      	bne.n	8000c02 <detect_keys+0x32>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_RESET)
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	481d      	ldr	r0, [pc, #116]	@ (8000c68 <detect_keys+0x98>)
 8000bf4:	f000 fe46 	bl	8001884 <HAL_GPIO_ReadPin>
 8000bf8:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d101      	bne.n	8000c02 <detect_keys+0x32>
		return 1;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e02e      	b.n	8000c60 <detect_keys+0x90>
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8000c02:	2110      	movs	r1, #16
 8000c04:	4817      	ldr	r0, [pc, #92]	@ (8000c64 <detect_keys+0x94>)
 8000c06:	f000 fe3d 	bl	8001884 <HAL_GPIO_ReadPin>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d10f      	bne.n	8000c30 <detect_keys+0x60>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_RESET &&
 8000c10:	2120      	movs	r1, #32
 8000c12:	4814      	ldr	r0, [pc, #80]	@ (8000c64 <detect_keys+0x94>)
 8000c14:	f000 fe36 	bl	8001884 <HAL_GPIO_ReadPin>
 8000c18:	4603      	mov	r3, r0
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d108      	bne.n	8000c30 <detect_keys+0x60>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_RESET)
 8000c1e:	2101      	movs	r1, #1
 8000c20:	4811      	ldr	r0, [pc, #68]	@ (8000c68 <detect_keys+0x98>)
 8000c22:	f000 fe2f 	bl	8001884 <HAL_GPIO_ReadPin>
 8000c26:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_RESET &&
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d101      	bne.n	8000c30 <detect_keys+0x60>
		return 2;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	e017      	b.n	8000c60 <detect_keys+0x90>
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8000c30:	2110      	movs	r1, #16
 8000c32:	480c      	ldr	r0, [pc, #48]	@ (8000c64 <detect_keys+0x94>)
 8000c34:	f000 fe26 	bl	8001884 <HAL_GPIO_ReadPin>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d10f      	bne.n	8000c5e <detect_keys+0x8e>
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 8000c3e:	2120      	movs	r1, #32
 8000c40:	4808      	ldr	r0, [pc, #32]	@ (8000c64 <detect_keys+0x94>)
 8000c42:	f000 fe1f 	bl	8001884 <HAL_GPIO_ReadPin>
 8000c46:	4603      	mov	r3, r0
	else if(HAL_GPIO_ReadPin(K1_GPIO_Port, K1_Pin) == GPIO_PIN_SET &&
 8000c48:	2b01      	cmp	r3, #1
 8000c4a:	d108      	bne.n	8000c5e <detect_keys+0x8e>
			HAL_GPIO_ReadPin(K3_GPIO_Port, K3_Pin) == GPIO_PIN_SET)
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	4806      	ldr	r0, [pc, #24]	@ (8000c68 <detect_keys+0x98>)
 8000c50:	f000 fe18 	bl	8001884 <HAL_GPIO_ReadPin>
 8000c54:	4603      	mov	r3, r0
			HAL_GPIO_ReadPin(K2_GPIO_Port, K2_Pin) == GPIO_PIN_SET &&
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d101      	bne.n	8000c5e <detect_keys+0x8e>
		return 3;
 8000c5a:	2303      	movs	r3, #3
 8000c5c:	e000      	b.n	8000c60 <detect_keys+0x90>
	else
		return 0;
 8000c5e:	2300      	movs	r3, #0
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40011000 	.word	0x40011000
 8000c68:	40010800 	.word	0x40010800

08000c6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c72:	f000 fadf 	bl	8001234 <HAL_Init>

  /* USER CODE BEGIN Init */
  stop_motors();
 8000c76:	f7ff fec7 	bl	8000a08 <stop_motors>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c7a:	f000 f818 	bl	8000cae <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c7e:	f7ff fefd 	bl	8000a7c <MX_GPIO_Init>
  MX_TIM3_Init();
 8000c82:	f000 f95b 	bl	8000f3c <MX_TIM3_Init>
  MX_TIM8_Init();
 8000c86:	f000 f9a7 	bl	8000fd8 <MX_TIM8_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  int key = detect_keys();
 8000c8a:	f7ff ffa1 	bl	8000bd0 <detect_keys>
 8000c8e:	6078      	str	r0, [r7, #4]

	     if (key == 1) {
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d102      	bne.n	8000c9c <main+0x30>
	         mode1_loop(); // 路径规划模式
 8000c96:	f000 f855 	bl	8000d44 <mode1_loop>
 8000c9a:	e7f6      	b.n	8000c8a <main+0x1e>
	     }
	     else if (key == 2) {
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2b02      	cmp	r3, #2
 8000ca0:	d102      	bne.n	8000ca8 <main+0x3c>
	         mode2_loop(); // 红外跟踪模式
 8000ca2:	f000 f855 	bl	8000d50 <mode2_loop>
 8000ca6:	e7f0      	b.n	8000c8a <main+0x1e>
	     }
	     else {
	    	 stop_motors();
 8000ca8:	f7ff feae 	bl	8000a08 <stop_motors>
  {
 8000cac:	e7ed      	b.n	8000c8a <main+0x1e>

08000cae <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b090      	sub	sp, #64	@ 0x40
 8000cb2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cb4:	f107 0318 	add.w	r3, r7, #24
 8000cb8:	2228      	movs	r2, #40	@ 0x28
 8000cba:	2100      	movs	r1, #0
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f002 fa02 	bl	80030c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc2:	1d3b      	adds	r3, r7, #4
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	601a      	str	r2, [r3, #0]
 8000cc8:	605a      	str	r2, [r3, #4]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	60da      	str	r2, [r3, #12]
 8000cce:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cd4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cd8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ce6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000cea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000cec:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cf2:	f107 0318 	add.w	r3, r7, #24
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f000 fdf4 	bl	80018e4 <HAL_RCC_OscConfig>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000d02:	f000 f819 	bl	8000d38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d06:	230f      	movs	r3, #15
 8000d08:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d1c:	1d3b      	adds	r3, r7, #4
 8000d1e:	2102      	movs	r1, #2
 8000d20:	4618      	mov	r0, r3
 8000d22:	f001 f861 	bl	8001de8 <HAL_RCC_ClockConfig>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000d2c:	f000 f804 	bl	8000d38 <Error_Handler>
  }
}
 8000d30:	bf00      	nop
 8000d32:	3740      	adds	r7, #64	@ 0x40
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d3c:	b672      	cpsid	i
}
 8000d3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000d40:	bf00      	nop
 8000d42:	e7fd      	b.n	8000d40 <Error_Handler+0x8>

08000d44 <mode1_loop>:
#include "mode1.h"
#include "main.h"
#include "tim.h"
#include "gpio.h"

void mode1_loop(void) {
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
    // 留给路线规划组
}
 8000d48:	bf00      	nop
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bc80      	pop	{r7}
 8000d4e:	4770      	bx	lr

08000d50 <mode2_loop>:
extern void forward(void);
extern void stop_motors(void);
extern void turn_left_inplace(void);
extern void turn_right_inplace(void);

void mode2_loop(void){
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
    init_motors();
 8000d56:	f7ff fdc9 	bl	80008ec <init_motors>

    while(1){
        // 读取左右避障传感器数字信号
    	uint8_t left_detect  = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4); // 0 = 左边有物体
 8000d5a:	2110      	movs	r1, #16
 8000d5c:	4824      	ldr	r0, [pc, #144]	@ (8000df0 <mode2_loop+0xa0>)
 8000d5e:	f000 fd91 	bl	8001884 <HAL_GPIO_ReadPin>
 8000d62:	4603      	mov	r3, r0
 8000d64:	71fb      	strb	r3, [r7, #7]
    	uint8_t right_detect = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5); // 0 = 右边有物体
 8000d66:	2120      	movs	r1, #32
 8000d68:	4821      	ldr	r0, [pc, #132]	@ (8000df0 <mode2_loop+0xa0>)
 8000d6a:	f000 fd8b 	bl	8001884 <HAL_GPIO_ReadPin>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	71bb      	strb	r3, [r7, #6]


        // --- 1️⃣ 无物体 → 停止 ---
        if(left_detect && right_detect){
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d009      	beq.n	8000d8c <mode2_loop+0x3c>
 8000d78:	79bb      	ldrb	r3, [r7, #6]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d006      	beq.n	8000d8c <mode2_loop+0x3c>
            stop_motors();
 8000d7e:	f7ff fe43 	bl	8000a08 <stop_motors>
            traj_update(0, 0);
 8000d82:	2100      	movs	r1, #0
 8000d84:	2000      	movs	r0, #0
 8000d86:	f7ff fd47 	bl	8000818 <traj_update>
        if(left_detect && right_detect){
 8000d8a:	e02d      	b.n	8000de8 <mode2_loop+0x98>
        }
        // --- 2️⃣ 左无右有 → 原地右转 ---
        else if(!left_detect && right_detect){
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d10b      	bne.n	8000daa <mode2_loop+0x5a>
 8000d92:	79bb      	ldrb	r3, [r7, #6]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d008      	beq.n	8000daa <mode2_loop+0x5a>
            turn_right_half();
 8000d98:	f7ff fe18 	bl	80009cc <turn_right_half>
            traj_update(V_HALF, 0);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	f04f 0000 	mov.w	r0, #0
 8000da2:	4914      	ldr	r1, [pc, #80]	@ (8000df4 <mode2_loop+0xa4>)
 8000da4:	f7ff fd38 	bl	8000818 <traj_update>
        else if(!left_detect && right_detect){
 8000da8:	e01e      	b.n	8000de8 <mode2_loop+0x98>
        }
        // --- 3️⃣ 右无左有 → 原地左转 ---
        else if(left_detect && !right_detect){
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d00b      	beq.n	8000dc8 <mode2_loop+0x78>
 8000db0:	79bb      	ldrb	r3, [r7, #6]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d108      	bne.n	8000dc8 <mode2_loop+0x78>
            turn_left_half();
 8000db6:	f7ff fdeb 	bl	8000990 <turn_left_half>
            traj_update(0, V_HALF);
 8000dba:	f04f 0200 	mov.w	r2, #0
 8000dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8000df4 <mode2_loop+0xa4>)
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	f7ff fd29 	bl	8000818 <traj_update>
        else if(left_detect && !right_detect){
 8000dc6:	e00f      	b.n	8000de8 <mode2_loop+0x98>
        }
        // --- 4️⃣ 左右都检测到 → 前进 / 平滑跟随 ---
        else if(!left_detect && !right_detect){
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d10c      	bne.n	8000de8 <mode2_loop+0x98>
 8000dce:	79bb      	ldrb	r3, [r7, #6]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d109      	bne.n	8000de8 <mode2_loop+0x98>


            forward_half();
 8000dd4:	f7ff fdbe 	bl	8000954 <forward_half>
            traj_update(V_HALF, V_HALF);
 8000dd8:	f04f 0200 	mov.w	r2, #0
 8000ddc:	4b05      	ldr	r3, [pc, #20]	@ (8000df4 <mode2_loop+0xa4>)
 8000dde:	f04f 0000 	mov.w	r0, #0
 8000de2:	4904      	ldr	r1, [pc, #16]	@ (8000df4 <mode2_loop+0xa4>)
 8000de4:	f7ff fd18 	bl	8000818 <traj_update>
        }

        HAL_Delay(10); // 控制周期 10ms
 8000de8:	200a      	movs	r0, #10
 8000dea:	f000 fa85 	bl	80012f8 <HAL_Delay>
    while(1){
 8000dee:	e7b4      	b.n	8000d5a <mode2_loop+0xa>
 8000df0:	40010c00 	.word	0x40010c00
 8000df4:	40340000 	.word	0x40340000

08000df8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000dfe:	4b15      	ldr	r3, [pc, #84]	@ (8000e54 <HAL_MspInit+0x5c>)
 8000e00:	699b      	ldr	r3, [r3, #24]
 8000e02:	4a14      	ldr	r2, [pc, #80]	@ (8000e54 <HAL_MspInit+0x5c>)
 8000e04:	f043 0301 	orr.w	r3, r3, #1
 8000e08:	6193      	str	r3, [r2, #24]
 8000e0a:	4b12      	ldr	r3, [pc, #72]	@ (8000e54 <HAL_MspInit+0x5c>)
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	60bb      	str	r3, [r7, #8]
 8000e14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e16:	4b0f      	ldr	r3, [pc, #60]	@ (8000e54 <HAL_MspInit+0x5c>)
 8000e18:	69db      	ldr	r3, [r3, #28]
 8000e1a:	4a0e      	ldr	r2, [pc, #56]	@ (8000e54 <HAL_MspInit+0x5c>)
 8000e1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e20:	61d3      	str	r3, [r2, #28]
 8000e22:	4b0c      	ldr	r3, [pc, #48]	@ (8000e54 <HAL_MspInit+0x5c>)
 8000e24:	69db      	ldr	r3, [r3, #28]
 8000e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <HAL_MspInit+0x60>)
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	4a04      	ldr	r2, [pc, #16]	@ (8000e58 <HAL_MspInit+0x60>)
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	3714      	adds	r7, #20
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	40021000 	.word	0x40021000
 8000e58:	40010000 	.word	0x40010000

08000e5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e60:	bf00      	nop
 8000e62:	e7fd      	b.n	8000e60 <NMI_Handler+0x4>

08000e64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e68:	bf00      	nop
 8000e6a:	e7fd      	b.n	8000e68 <HardFault_Handler+0x4>

08000e6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e70:	bf00      	nop
 8000e72:	e7fd      	b.n	8000e70 <MemManage_Handler+0x4>

08000e74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <BusFault_Handler+0x4>

08000e7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e80:	bf00      	nop
 8000e82:	e7fd      	b.n	8000e80 <UsageFault_Handler+0x4>

08000e84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e88:	bf00      	nop
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bc80      	pop	{r7}
 8000e8e:	4770      	bx	lr

08000e90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e94:	bf00      	nop
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bc80      	pop	{r7}
 8000e9a:	4770      	bx	lr

08000e9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bc80      	pop	{r7}
 8000ea6:	4770      	bx	lr

08000ea8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eac:	f000 fa08 	bl	80012c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000eb8:	4802      	ldr	r0, [pc, #8]	@ (8000ec4 <TIM3_IRQHandler+0x10>)
 8000eba:	f001 faab 	bl	8002414 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000038 	.word	0x20000038

08000ec8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a13      	ldr	r2, [pc, #76]	@ (8000f24 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d11f      	bne.n	8000f1a <HAL_TIM_PeriodElapsedCallback+0x52>
    {
        sw_pwm_on ^= 1;   // 每次中断翻转
 8000eda:	4b13      	ldr	r3, [pc, #76]	@ (8000f28 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	f083 0301 	eor.w	r3, r3, #1
 8000ee2:	b2da      	uxtb	r2, r3
 8000ee4:	4b10      	ldr	r3, [pc, #64]	@ (8000f28 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000ee6:	701a      	strb	r2, [r3, #0]

        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10,
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	bf14      	ite	ne
 8000ef0:	2301      	movne	r3, #1
 8000ef2:	2300      	moveq	r3, #0
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000efc:	480b      	ldr	r0, [pc, #44]	@ (8000f2c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000efe:	f000 fcd8 	bl	80018b2 <HAL_GPIO_WritePin>
                          sw_pwm_on ? GPIO_PIN_SET : GPIO_PIN_RESET);

        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2,
 8000f02:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	bf14      	ite	ne
 8000f0a:	2301      	movne	r3, #1
 8000f0c:	2300      	moveq	r3, #0
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	461a      	mov	r2, r3
 8000f12:	2104      	movs	r1, #4
 8000f14:	4805      	ldr	r0, [pc, #20]	@ (8000f2c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000f16:	f000 fccc 	bl	80018b2 <HAL_GPIO_WritePin>
                          sw_pwm_on ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40000400 	.word	0x40000400
 8000f28:	20000034 	.word	0x20000034
 8000f2c:	40011000 	.word	0x40011000

08000f30 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr

08000f3c <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f42:	f107 0308 	add.w	r3, r7, #8
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f50:	463b      	mov	r3, r7
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f58:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd0 <MX_TIM3_Init+0x94>)
 8000f5a:	4a1e      	ldr	r2, [pc, #120]	@ (8000fd4 <MX_TIM3_Init+0x98>)
 8000f5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8000f5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd0 <MX_TIM3_Init+0x94>)
 8000f60:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000f64:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f66:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd0 <MX_TIM3_Init+0x94>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8000f6c:	4b18      	ldr	r3, [pc, #96]	@ (8000fd0 <MX_TIM3_Init+0x94>)
 8000f6e:	2209      	movs	r2, #9
 8000f70:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f72:	4b17      	ldr	r3, [pc, #92]	@ (8000fd0 <MX_TIM3_Init+0x94>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f78:	4b15      	ldr	r3, [pc, #84]	@ (8000fd0 <MX_TIM3_Init+0x94>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f7e:	4814      	ldr	r0, [pc, #80]	@ (8000fd0 <MX_TIM3_Init+0x94>)
 8000f80:	f001 f88e 	bl	80020a0 <HAL_TIM_Base_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000f8a:	f7ff fed5 	bl	8000d38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000f94:	f107 0308 	add.w	r3, r7, #8
 8000f98:	4619      	mov	r1, r3
 8000f9a:	480d      	ldr	r0, [pc, #52]	@ (8000fd0 <MX_TIM3_Init+0x94>)
 8000f9c:	f001 fbec 	bl	8002778 <HAL_TIM_ConfigClockSource>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000fa6:	f7ff fec7 	bl	8000d38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000faa:	2300      	movs	r3, #0
 8000fac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fb2:	463b      	mov	r3, r7
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4806      	ldr	r0, [pc, #24]	@ (8000fd0 <MX_TIM3_Init+0x94>)
 8000fb8:	f001 ffb6 	bl	8002f28 <HAL_TIMEx_MasterConfigSynchronization>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000fc2:	f7ff feb9 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000fc6:	bf00      	nop
 8000fc8:	3718      	adds	r7, #24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000038 	.word	0x20000038
 8000fd4:	40000400 	.word	0x40000400

08000fd8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b092      	sub	sp, #72	@ 0x48
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fde:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fe8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fec:	2200      	movs	r2, #0
 8000fee:	601a      	str	r2, [r3, #0]
 8000ff0:	605a      	str	r2, [r3, #4]
 8000ff2:	609a      	str	r2, [r3, #8]
 8000ff4:	60da      	str	r2, [r3, #12]
 8000ff6:	611a      	str	r2, [r3, #16]
 8000ff8:	615a      	str	r2, [r3, #20]
 8000ffa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ffc:	1d3b      	adds	r3, r7, #4
 8000ffe:	2220      	movs	r2, #32
 8001000:	2100      	movs	r1, #0
 8001002:	4618      	mov	r0, r3
 8001004:	f002 f85f 	bl	80030c6 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001008:	4b39      	ldr	r3, [pc, #228]	@ (80010f0 <MX_TIM8_Init+0x118>)
 800100a:	4a3a      	ldr	r2, [pc, #232]	@ (80010f4 <MX_TIM8_Init+0x11c>)
 800100c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 800100e:	4b38      	ldr	r3, [pc, #224]	@ (80010f0 <MX_TIM8_Init+0x118>)
 8001010:	2247      	movs	r2, #71	@ 0x47
 8001012:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001014:	4b36      	ldr	r3, [pc, #216]	@ (80010f0 <MX_TIM8_Init+0x118>)
 8001016:	2200      	movs	r2, #0
 8001018:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 800101a:	4b35      	ldr	r3, [pc, #212]	@ (80010f0 <MX_TIM8_Init+0x118>)
 800101c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001020:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001022:	4b33      	ldr	r3, [pc, #204]	@ (80010f0 <MX_TIM8_Init+0x118>)
 8001024:	2200      	movs	r2, #0
 8001026:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001028:	4b31      	ldr	r3, [pc, #196]	@ (80010f0 <MX_TIM8_Init+0x118>)
 800102a:	2200      	movs	r2, #0
 800102c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800102e:	4b30      	ldr	r3, [pc, #192]	@ (80010f0 <MX_TIM8_Init+0x118>)
 8001030:	2200      	movs	r2, #0
 8001032:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001034:	482e      	ldr	r0, [pc, #184]	@ (80010f0 <MX_TIM8_Init+0x118>)
 8001036:	f001 f8e3 	bl	8002200 <HAL_TIM_PWM_Init>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8001040:	f7ff fe7a 	bl	8000d38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001044:	2300      	movs	r3, #0
 8001046:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001048:	2300      	movs	r3, #0
 800104a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800104c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001050:	4619      	mov	r1, r3
 8001052:	4827      	ldr	r0, [pc, #156]	@ (80010f0 <MX_TIM8_Init+0x118>)
 8001054:	f001 ff68 	bl	8002f28 <HAL_TIMEx_MasterConfigSynchronization>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800105e:	f7ff fe6b 	bl	8000d38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001062:	2360      	movs	r3, #96	@ 0x60
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800106a:	2300      	movs	r3, #0
 800106c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800106e:	2300      	movs	r3, #0
 8001070:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001072:	2300      	movs	r3, #0
 8001074:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001076:	2300      	movs	r3, #0
 8001078:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800107a:	2300      	movs	r3, #0
 800107c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800107e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001082:	2204      	movs	r2, #4
 8001084:	4619      	mov	r1, r3
 8001086:	481a      	ldr	r0, [pc, #104]	@ (80010f0 <MX_TIM8_Init+0x118>)
 8001088:	f001 fab4 	bl	80025f4 <HAL_TIM_PWM_ConfigChannel>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8001092:	f7ff fe51 	bl	8000d38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001096:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800109a:	220c      	movs	r2, #12
 800109c:	4619      	mov	r1, r3
 800109e:	4814      	ldr	r0, [pc, #80]	@ (80010f0 <MX_TIM8_Init+0x118>)
 80010a0:	f001 faa8 	bl	80025f4 <HAL_TIM_PWM_ConfigChannel>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 80010aa:	f7ff fe45 	bl	8000d38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010ae:	2300      	movs	r3, #0
 80010b0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010c6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	4619      	mov	r1, r3
 80010d0:	4807      	ldr	r0, [pc, #28]	@ (80010f0 <MX_TIM8_Init+0x118>)
 80010d2:	f001 ff95 	bl	8003000 <HAL_TIMEx_ConfigBreakDeadTime>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 80010dc:	f7ff fe2c 	bl	8000d38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80010e0:	4803      	ldr	r0, [pc, #12]	@ (80010f0 <MX_TIM8_Init+0x118>)
 80010e2:	f000 f84d 	bl	8001180 <HAL_TIM_MspPostInit>

}
 80010e6:	bf00      	nop
 80010e8:	3748      	adds	r7, #72	@ 0x48
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000080 	.word	0x20000080
 80010f4:	40013400 	.word	0x40013400

080010f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a0d      	ldr	r2, [pc, #52]	@ (800113c <HAL_TIM_Base_MspInit+0x44>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d113      	bne.n	8001132 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800110a:	4b0d      	ldr	r3, [pc, #52]	@ (8001140 <HAL_TIM_Base_MspInit+0x48>)
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	4a0c      	ldr	r2, [pc, #48]	@ (8001140 <HAL_TIM_Base_MspInit+0x48>)
 8001110:	f043 0302 	orr.w	r3, r3, #2
 8001114:	61d3      	str	r3, [r2, #28]
 8001116:	4b0a      	ldr	r3, [pc, #40]	@ (8001140 <HAL_TIM_Base_MspInit+0x48>)
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	f003 0302 	and.w	r3, r3, #2
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001122:	2200      	movs	r2, #0
 8001124:	2101      	movs	r1, #1
 8001126:	201d      	movs	r0, #29
 8001128:	f000 f9e1 	bl	80014ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800112c:	201d      	movs	r0, #29
 800112e:	f000 f9fa 	bl	8001526 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001132:	bf00      	nop
 8001134:	3710      	adds	r7, #16
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	40000400 	.word	0x40000400
 8001140:	40021000 	.word	0x40021000

08001144 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a09      	ldr	r2, [pc, #36]	@ (8001178 <HAL_TIM_PWM_MspInit+0x34>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d10b      	bne.n	800116e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001156:	4b09      	ldr	r3, [pc, #36]	@ (800117c <HAL_TIM_PWM_MspInit+0x38>)
 8001158:	699b      	ldr	r3, [r3, #24]
 800115a:	4a08      	ldr	r2, [pc, #32]	@ (800117c <HAL_TIM_PWM_MspInit+0x38>)
 800115c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001160:	6193      	str	r3, [r2, #24]
 8001162:	4b06      	ldr	r3, [pc, #24]	@ (800117c <HAL_TIM_PWM_MspInit+0x38>)
 8001164:	699b      	ldr	r3, [r3, #24]
 8001166:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800116e:	bf00      	nop
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr
 8001178:	40013400 	.word	0x40013400
 800117c:	40021000 	.word	0x40021000

08001180 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b088      	sub	sp, #32
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001188:	f107 0310 	add.w	r3, r7, #16
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM8)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a10      	ldr	r2, [pc, #64]	@ (80011dc <HAL_TIM_MspPostInit+0x5c>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d118      	bne.n	80011d2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a0:	4b0f      	ldr	r3, [pc, #60]	@ (80011e0 <HAL_TIM_MspPostInit+0x60>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	4a0e      	ldr	r2, [pc, #56]	@ (80011e0 <HAL_TIM_MspPostInit+0x60>)
 80011a6:	f043 0310 	orr.w	r3, r3, #16
 80011aa:	6193      	str	r3, [r2, #24]
 80011ac:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <HAL_TIM_MspPostInit+0x60>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	f003 0310 	and.w	r3, r3, #16
 80011b4:	60fb      	str	r3, [r7, #12]
 80011b6:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC7     ------> TIM8_CH2
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80011b8:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80011bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011c6:	f107 0310 	add.w	r3, r7, #16
 80011ca:	4619      	mov	r1, r3
 80011cc:	4805      	ldr	r0, [pc, #20]	@ (80011e4 <HAL_TIM_MspPostInit+0x64>)
 80011ce:	f000 f9c5 	bl	800155c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80011d2:	bf00      	nop
 80011d4:	3720      	adds	r7, #32
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40013400 	.word	0x40013400
 80011e0:	40021000 	.word	0x40021000
 80011e4:	40011000 	.word	0x40011000

080011e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011e8:	f7ff fea2 	bl	8000f30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011ec:	480b      	ldr	r0, [pc, #44]	@ (800121c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011ee:	490c      	ldr	r1, [pc, #48]	@ (8001220 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001224 <LoopFillZerobss+0x16>)
  movs r3, #0
 80011f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011f4:	e002      	b.n	80011fc <LoopCopyDataInit>

080011f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011fa:	3304      	adds	r3, #4

080011fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001200:	d3f9      	bcc.n	80011f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001202:	4a09      	ldr	r2, [pc, #36]	@ (8001228 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001204:	4c09      	ldr	r4, [pc, #36]	@ (800122c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001208:	e001      	b.n	800120e <LoopFillZerobss>

0800120a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800120a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800120c:	3204      	adds	r2, #4

0800120e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800120e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001210:	d3fb      	bcc.n	800120a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001212:	f001 ff61 	bl	80030d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001216:	f7ff fd29 	bl	8000c6c <main>
  bx lr
 800121a:	4770      	bx	lr
  ldr r0, =_sdata
 800121c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001220:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001224:	08004130 	.word	0x08004130
  ldr r2, =_sbss
 8001228:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800122c:	200000cc 	.word	0x200000cc

08001230 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001230:	e7fe      	b.n	8001230 <ADC1_2_IRQHandler>
	...

08001234 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001238:	4b08      	ldr	r3, [pc, #32]	@ (800125c <HAL_Init+0x28>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a07      	ldr	r2, [pc, #28]	@ (800125c <HAL_Init+0x28>)
 800123e:	f043 0310 	orr.w	r3, r3, #16
 8001242:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001244:	2003      	movs	r0, #3
 8001246:	f000 f947 	bl	80014d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800124a:	2000      	movs	r0, #0
 800124c:	f000 f808 	bl	8001260 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001250:	f7ff fdd2 	bl	8000df8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40022000 	.word	0x40022000

08001260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <HAL_InitTick+0x54>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <HAL_InitTick+0x58>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	4619      	mov	r1, r3
 8001272:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001276:	fbb3 f3f1 	udiv	r3, r3, r1
 800127a:	fbb2 f3f3 	udiv	r3, r2, r3
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f95f 	bl	8001542 <HAL_SYSTICK_Config>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e00e      	b.n	80012ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2b0f      	cmp	r3, #15
 8001292:	d80a      	bhi.n	80012aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001294:	2200      	movs	r2, #0
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	f04f 30ff 	mov.w	r0, #4294967295
 800129c:	f000 f927 	bl	80014ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012a0:	4a06      	ldr	r2, [pc, #24]	@ (80012bc <HAL_InitTick+0x5c>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012a6:	2300      	movs	r3, #0
 80012a8:	e000      	b.n	80012ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000000 	.word	0x20000000
 80012b8:	20000008 	.word	0x20000008
 80012bc:	20000004 	.word	0x20000004

080012c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012c4:	4b05      	ldr	r3, [pc, #20]	@ (80012dc <HAL_IncTick+0x1c>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b05      	ldr	r3, [pc, #20]	@ (80012e0 <HAL_IncTick+0x20>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	4a03      	ldr	r2, [pc, #12]	@ (80012e0 <HAL_IncTick+0x20>)
 80012d2:	6013      	str	r3, [r2, #0]
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr
 80012dc:	20000008 	.word	0x20000008
 80012e0:	200000c8 	.word	0x200000c8

080012e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return uwTick;
 80012e8:	4b02      	ldr	r3, [pc, #8]	@ (80012f4 <HAL_GetTick+0x10>)
 80012ea:	681b      	ldr	r3, [r3, #0]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr
 80012f4:	200000c8 	.word	0x200000c8

080012f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001300:	f7ff fff0 	bl	80012e4 <HAL_GetTick>
 8001304:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001310:	d005      	beq.n	800131e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001312:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <HAL_Delay+0x44>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	461a      	mov	r2, r3
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	4413      	add	r3, r2
 800131c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800131e:	bf00      	nop
 8001320:	f7ff ffe0 	bl	80012e4 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	68fa      	ldr	r2, [r7, #12]
 800132c:	429a      	cmp	r2, r3
 800132e:	d8f7      	bhi.n	8001320 <HAL_Delay+0x28>
  {
  }
}
 8001330:	bf00      	nop
 8001332:	bf00      	nop
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000008 	.word	0x20000008

08001340 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f003 0307 	and.w	r3, r3, #7
 800134e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001350:	4b0c      	ldr	r3, [pc, #48]	@ (8001384 <__NVIC_SetPriorityGrouping+0x44>)
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001356:	68ba      	ldr	r2, [r7, #8]
 8001358:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800135c:	4013      	ands	r3, r2
 800135e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001368:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800136c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001370:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001372:	4a04      	ldr	r2, [pc, #16]	@ (8001384 <__NVIC_SetPriorityGrouping+0x44>)
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	60d3      	str	r3, [r2, #12]
}
 8001378:	bf00      	nop
 800137a:	3714      	adds	r7, #20
 800137c:	46bd      	mov	sp, r7
 800137e:	bc80      	pop	{r7}
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	e000ed00 	.word	0xe000ed00

08001388 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800138c:	4b04      	ldr	r3, [pc, #16]	@ (80013a0 <__NVIC_GetPriorityGrouping+0x18>)
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	0a1b      	lsrs	r3, r3, #8
 8001392:	f003 0307 	and.w	r3, r3, #7
}
 8001396:	4618      	mov	r0, r3
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000ed00 	.word	0xe000ed00

080013a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	db0b      	blt.n	80013ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	f003 021f 	and.w	r2, r3, #31
 80013bc:	4906      	ldr	r1, [pc, #24]	@ (80013d8 <__NVIC_EnableIRQ+0x34>)
 80013be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c2:	095b      	lsrs	r3, r3, #5
 80013c4:	2001      	movs	r0, #1
 80013c6:	fa00 f202 	lsl.w	r2, r0, r2
 80013ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013ce:	bf00      	nop
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr
 80013d8:	e000e100 	.word	0xe000e100

080013dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	6039      	str	r1, [r7, #0]
 80013e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	db0a      	blt.n	8001406 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	b2da      	uxtb	r2, r3
 80013f4:	490c      	ldr	r1, [pc, #48]	@ (8001428 <__NVIC_SetPriority+0x4c>)
 80013f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fa:	0112      	lsls	r2, r2, #4
 80013fc:	b2d2      	uxtb	r2, r2
 80013fe:	440b      	add	r3, r1
 8001400:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001404:	e00a      	b.n	800141c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	b2da      	uxtb	r2, r3
 800140a:	4908      	ldr	r1, [pc, #32]	@ (800142c <__NVIC_SetPriority+0x50>)
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	f003 030f 	and.w	r3, r3, #15
 8001412:	3b04      	subs	r3, #4
 8001414:	0112      	lsls	r2, r2, #4
 8001416:	b2d2      	uxtb	r2, r2
 8001418:	440b      	add	r3, r1
 800141a:	761a      	strb	r2, [r3, #24]
}
 800141c:	bf00      	nop
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	e000e100 	.word	0xe000e100
 800142c:	e000ed00 	.word	0xe000ed00

08001430 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001430:	b480      	push	{r7}
 8001432:	b089      	sub	sp, #36	@ 0x24
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	f1c3 0307 	rsb	r3, r3, #7
 800144a:	2b04      	cmp	r3, #4
 800144c:	bf28      	it	cs
 800144e:	2304      	movcs	r3, #4
 8001450:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001452:	69fb      	ldr	r3, [r7, #28]
 8001454:	3304      	adds	r3, #4
 8001456:	2b06      	cmp	r3, #6
 8001458:	d902      	bls.n	8001460 <NVIC_EncodePriority+0x30>
 800145a:	69fb      	ldr	r3, [r7, #28]
 800145c:	3b03      	subs	r3, #3
 800145e:	e000      	b.n	8001462 <NVIC_EncodePriority+0x32>
 8001460:	2300      	movs	r3, #0
 8001462:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001464:	f04f 32ff 	mov.w	r2, #4294967295
 8001468:	69bb      	ldr	r3, [r7, #24]
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	43da      	mvns	r2, r3
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	401a      	ands	r2, r3
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001478:	f04f 31ff 	mov.w	r1, #4294967295
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	fa01 f303 	lsl.w	r3, r1, r3
 8001482:	43d9      	mvns	r1, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001488:	4313      	orrs	r3, r2
         );
}
 800148a:	4618      	mov	r0, r3
 800148c:	3724      	adds	r7, #36	@ 0x24
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3b01      	subs	r3, #1
 80014a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014a4:	d301      	bcc.n	80014aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014a6:	2301      	movs	r3, #1
 80014a8:	e00f      	b.n	80014ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014aa:	4a0a      	ldr	r2, [pc, #40]	@ (80014d4 <SysTick_Config+0x40>)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	3b01      	subs	r3, #1
 80014b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014b2:	210f      	movs	r1, #15
 80014b4:	f04f 30ff 	mov.w	r0, #4294967295
 80014b8:	f7ff ff90 	bl	80013dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014bc:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <SysTick_Config+0x40>)
 80014be:	2200      	movs	r2, #0
 80014c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014c2:	4b04      	ldr	r3, [pc, #16]	@ (80014d4 <SysTick_Config+0x40>)
 80014c4:	2207      	movs	r2, #7
 80014c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	e000e010 	.word	0xe000e010

080014d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff ff2d 	bl	8001340 <__NVIC_SetPriorityGrouping>
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}

080014ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b086      	sub	sp, #24
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	4603      	mov	r3, r0
 80014f6:	60b9      	str	r1, [r7, #8]
 80014f8:	607a      	str	r2, [r7, #4]
 80014fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014fc:	2300      	movs	r3, #0
 80014fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001500:	f7ff ff42 	bl	8001388 <__NVIC_GetPriorityGrouping>
 8001504:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	68b9      	ldr	r1, [r7, #8]
 800150a:	6978      	ldr	r0, [r7, #20]
 800150c:	f7ff ff90 	bl	8001430 <NVIC_EncodePriority>
 8001510:	4602      	mov	r2, r0
 8001512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001516:	4611      	mov	r1, r2
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff ff5f 	bl	80013dc <__NVIC_SetPriority>
}
 800151e:	bf00      	nop
 8001520:	3718      	adds	r7, #24
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b082      	sub	sp, #8
 800152a:	af00      	add	r7, sp, #0
 800152c:	4603      	mov	r3, r0
 800152e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff ff35 	bl	80013a4 <__NVIC_EnableIRQ>
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	b082      	sub	sp, #8
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff ffa2 	bl	8001494 <SysTick_Config>
 8001550:	4603      	mov	r3, r0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
	...

0800155c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800155c:	b480      	push	{r7}
 800155e:	b08b      	sub	sp, #44	@ 0x2c
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001566:	2300      	movs	r3, #0
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800156a:	2300      	movs	r3, #0
 800156c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800156e:	e179      	b.n	8001864 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001570:	2201      	movs	r2, #1
 8001572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001574:	fa02 f303 	lsl.w	r3, r2, r3
 8001578:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	69fa      	ldr	r2, [r7, #28]
 8001580:	4013      	ands	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	429a      	cmp	r2, r3
 800158a:	f040 8168 	bne.w	800185e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	4a96      	ldr	r2, [pc, #600]	@ (80017ec <HAL_GPIO_Init+0x290>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d05e      	beq.n	8001656 <HAL_GPIO_Init+0xfa>
 8001598:	4a94      	ldr	r2, [pc, #592]	@ (80017ec <HAL_GPIO_Init+0x290>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d875      	bhi.n	800168a <HAL_GPIO_Init+0x12e>
 800159e:	4a94      	ldr	r2, [pc, #592]	@ (80017f0 <HAL_GPIO_Init+0x294>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d058      	beq.n	8001656 <HAL_GPIO_Init+0xfa>
 80015a4:	4a92      	ldr	r2, [pc, #584]	@ (80017f0 <HAL_GPIO_Init+0x294>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d86f      	bhi.n	800168a <HAL_GPIO_Init+0x12e>
 80015aa:	4a92      	ldr	r2, [pc, #584]	@ (80017f4 <HAL_GPIO_Init+0x298>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d052      	beq.n	8001656 <HAL_GPIO_Init+0xfa>
 80015b0:	4a90      	ldr	r2, [pc, #576]	@ (80017f4 <HAL_GPIO_Init+0x298>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d869      	bhi.n	800168a <HAL_GPIO_Init+0x12e>
 80015b6:	4a90      	ldr	r2, [pc, #576]	@ (80017f8 <HAL_GPIO_Init+0x29c>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d04c      	beq.n	8001656 <HAL_GPIO_Init+0xfa>
 80015bc:	4a8e      	ldr	r2, [pc, #568]	@ (80017f8 <HAL_GPIO_Init+0x29c>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d863      	bhi.n	800168a <HAL_GPIO_Init+0x12e>
 80015c2:	4a8e      	ldr	r2, [pc, #568]	@ (80017fc <HAL_GPIO_Init+0x2a0>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d046      	beq.n	8001656 <HAL_GPIO_Init+0xfa>
 80015c8:	4a8c      	ldr	r2, [pc, #560]	@ (80017fc <HAL_GPIO_Init+0x2a0>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	d85d      	bhi.n	800168a <HAL_GPIO_Init+0x12e>
 80015ce:	2b12      	cmp	r3, #18
 80015d0:	d82a      	bhi.n	8001628 <HAL_GPIO_Init+0xcc>
 80015d2:	2b12      	cmp	r3, #18
 80015d4:	d859      	bhi.n	800168a <HAL_GPIO_Init+0x12e>
 80015d6:	a201      	add	r2, pc, #4	@ (adr r2, 80015dc <HAL_GPIO_Init+0x80>)
 80015d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015dc:	08001657 	.word	0x08001657
 80015e0:	08001631 	.word	0x08001631
 80015e4:	08001643 	.word	0x08001643
 80015e8:	08001685 	.word	0x08001685
 80015ec:	0800168b 	.word	0x0800168b
 80015f0:	0800168b 	.word	0x0800168b
 80015f4:	0800168b 	.word	0x0800168b
 80015f8:	0800168b 	.word	0x0800168b
 80015fc:	0800168b 	.word	0x0800168b
 8001600:	0800168b 	.word	0x0800168b
 8001604:	0800168b 	.word	0x0800168b
 8001608:	0800168b 	.word	0x0800168b
 800160c:	0800168b 	.word	0x0800168b
 8001610:	0800168b 	.word	0x0800168b
 8001614:	0800168b 	.word	0x0800168b
 8001618:	0800168b 	.word	0x0800168b
 800161c:	0800168b 	.word	0x0800168b
 8001620:	08001639 	.word	0x08001639
 8001624:	0800164d 	.word	0x0800164d
 8001628:	4a75      	ldr	r2, [pc, #468]	@ (8001800 <HAL_GPIO_Init+0x2a4>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d013      	beq.n	8001656 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800162e:	e02c      	b.n	800168a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	623b      	str	r3, [r7, #32]
          break;
 8001636:	e029      	b.n	800168c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	3304      	adds	r3, #4
 800163e:	623b      	str	r3, [r7, #32]
          break;
 8001640:	e024      	b.n	800168c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	68db      	ldr	r3, [r3, #12]
 8001646:	3308      	adds	r3, #8
 8001648:	623b      	str	r3, [r7, #32]
          break;
 800164a:	e01f      	b.n	800168c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	330c      	adds	r3, #12
 8001652:	623b      	str	r3, [r7, #32]
          break;
 8001654:	e01a      	b.n	800168c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d102      	bne.n	8001664 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800165e:	2304      	movs	r3, #4
 8001660:	623b      	str	r3, [r7, #32]
          break;
 8001662:	e013      	b.n	800168c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	2b01      	cmp	r3, #1
 800166a:	d105      	bne.n	8001678 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800166c:	2308      	movs	r3, #8
 800166e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69fa      	ldr	r2, [r7, #28]
 8001674:	611a      	str	r2, [r3, #16]
          break;
 8001676:	e009      	b.n	800168c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001678:	2308      	movs	r3, #8
 800167a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	69fa      	ldr	r2, [r7, #28]
 8001680:	615a      	str	r2, [r3, #20]
          break;
 8001682:	e003      	b.n	800168c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001684:	2300      	movs	r3, #0
 8001686:	623b      	str	r3, [r7, #32]
          break;
 8001688:	e000      	b.n	800168c <HAL_GPIO_Init+0x130>
          break;
 800168a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	2bff      	cmp	r3, #255	@ 0xff
 8001690:	d801      	bhi.n	8001696 <HAL_GPIO_Init+0x13a>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	e001      	b.n	800169a <HAL_GPIO_Init+0x13e>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	3304      	adds	r3, #4
 800169a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800169c:	69bb      	ldr	r3, [r7, #24]
 800169e:	2bff      	cmp	r3, #255	@ 0xff
 80016a0:	d802      	bhi.n	80016a8 <HAL_GPIO_Init+0x14c>
 80016a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	e002      	b.n	80016ae <HAL_GPIO_Init+0x152>
 80016a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016aa:	3b08      	subs	r3, #8
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	210f      	movs	r1, #15
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	fa01 f303 	lsl.w	r3, r1, r3
 80016bc:	43db      	mvns	r3, r3
 80016be:	401a      	ands	r2, r3
 80016c0:	6a39      	ldr	r1, [r7, #32]
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	fa01 f303 	lsl.w	r3, r1, r3
 80016c8:	431a      	orrs	r2, r3
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	f000 80c1 	beq.w	800185e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016dc:	4b49      	ldr	r3, [pc, #292]	@ (8001804 <HAL_GPIO_Init+0x2a8>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	4a48      	ldr	r2, [pc, #288]	@ (8001804 <HAL_GPIO_Init+0x2a8>)
 80016e2:	f043 0301 	orr.w	r3, r3, #1
 80016e6:	6193      	str	r3, [r2, #24]
 80016e8:	4b46      	ldr	r3, [pc, #280]	@ (8001804 <HAL_GPIO_Init+0x2a8>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	f003 0301 	and.w	r3, r3, #1
 80016f0:	60bb      	str	r3, [r7, #8]
 80016f2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016f4:	4a44      	ldr	r2, [pc, #272]	@ (8001808 <HAL_GPIO_Init+0x2ac>)
 80016f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f8:	089b      	lsrs	r3, r3, #2
 80016fa:	3302      	adds	r3, #2
 80016fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001700:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001704:	f003 0303 	and.w	r3, r3, #3
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	220f      	movs	r2, #15
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	43db      	mvns	r3, r3
 8001712:	68fa      	ldr	r2, [r7, #12]
 8001714:	4013      	ands	r3, r2
 8001716:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	4a3c      	ldr	r2, [pc, #240]	@ (800180c <HAL_GPIO_Init+0x2b0>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d01f      	beq.n	8001760 <HAL_GPIO_Init+0x204>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	4a3b      	ldr	r2, [pc, #236]	@ (8001810 <HAL_GPIO_Init+0x2b4>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d019      	beq.n	800175c <HAL_GPIO_Init+0x200>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	4a3a      	ldr	r2, [pc, #232]	@ (8001814 <HAL_GPIO_Init+0x2b8>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d013      	beq.n	8001758 <HAL_GPIO_Init+0x1fc>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4a39      	ldr	r2, [pc, #228]	@ (8001818 <HAL_GPIO_Init+0x2bc>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d00d      	beq.n	8001754 <HAL_GPIO_Init+0x1f8>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	4a38      	ldr	r2, [pc, #224]	@ (800181c <HAL_GPIO_Init+0x2c0>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d007      	beq.n	8001750 <HAL_GPIO_Init+0x1f4>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4a37      	ldr	r2, [pc, #220]	@ (8001820 <HAL_GPIO_Init+0x2c4>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d101      	bne.n	800174c <HAL_GPIO_Init+0x1f0>
 8001748:	2305      	movs	r3, #5
 800174a:	e00a      	b.n	8001762 <HAL_GPIO_Init+0x206>
 800174c:	2306      	movs	r3, #6
 800174e:	e008      	b.n	8001762 <HAL_GPIO_Init+0x206>
 8001750:	2304      	movs	r3, #4
 8001752:	e006      	b.n	8001762 <HAL_GPIO_Init+0x206>
 8001754:	2303      	movs	r3, #3
 8001756:	e004      	b.n	8001762 <HAL_GPIO_Init+0x206>
 8001758:	2302      	movs	r3, #2
 800175a:	e002      	b.n	8001762 <HAL_GPIO_Init+0x206>
 800175c:	2301      	movs	r3, #1
 800175e:	e000      	b.n	8001762 <HAL_GPIO_Init+0x206>
 8001760:	2300      	movs	r3, #0
 8001762:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001764:	f002 0203 	and.w	r2, r2, #3
 8001768:	0092      	lsls	r2, r2, #2
 800176a:	4093      	lsls	r3, r2
 800176c:	68fa      	ldr	r2, [r7, #12]
 800176e:	4313      	orrs	r3, r2
 8001770:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001772:	4925      	ldr	r1, [pc, #148]	@ (8001808 <HAL_GPIO_Init+0x2ac>)
 8001774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001776:	089b      	lsrs	r3, r3, #2
 8001778:	3302      	adds	r3, #2
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d006      	beq.n	800179a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800178c:	4b25      	ldr	r3, [pc, #148]	@ (8001824 <HAL_GPIO_Init+0x2c8>)
 800178e:	689a      	ldr	r2, [r3, #8]
 8001790:	4924      	ldr	r1, [pc, #144]	@ (8001824 <HAL_GPIO_Init+0x2c8>)
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	4313      	orrs	r3, r2
 8001796:	608b      	str	r3, [r1, #8]
 8001798:	e006      	b.n	80017a8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800179a:	4b22      	ldr	r3, [pc, #136]	@ (8001824 <HAL_GPIO_Init+0x2c8>)
 800179c:	689a      	ldr	r2, [r3, #8]
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	43db      	mvns	r3, r3
 80017a2:	4920      	ldr	r1, [pc, #128]	@ (8001824 <HAL_GPIO_Init+0x2c8>)
 80017a4:	4013      	ands	r3, r2
 80017a6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d006      	beq.n	80017c2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80017b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <HAL_GPIO_Init+0x2c8>)
 80017b6:	68da      	ldr	r2, [r3, #12]
 80017b8:	491a      	ldr	r1, [pc, #104]	@ (8001824 <HAL_GPIO_Init+0x2c8>)
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	4313      	orrs	r3, r2
 80017be:	60cb      	str	r3, [r1, #12]
 80017c0:	e006      	b.n	80017d0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80017c2:	4b18      	ldr	r3, [pc, #96]	@ (8001824 <HAL_GPIO_Init+0x2c8>)
 80017c4:	68da      	ldr	r2, [r3, #12]
 80017c6:	69bb      	ldr	r3, [r7, #24]
 80017c8:	43db      	mvns	r3, r3
 80017ca:	4916      	ldr	r1, [pc, #88]	@ (8001824 <HAL_GPIO_Init+0x2c8>)
 80017cc:	4013      	ands	r3, r2
 80017ce:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d025      	beq.n	8001828 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017dc:	4b11      	ldr	r3, [pc, #68]	@ (8001824 <HAL_GPIO_Init+0x2c8>)
 80017de:	685a      	ldr	r2, [r3, #4]
 80017e0:	4910      	ldr	r1, [pc, #64]	@ (8001824 <HAL_GPIO_Init+0x2c8>)
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	604b      	str	r3, [r1, #4]
 80017e8:	e025      	b.n	8001836 <HAL_GPIO_Init+0x2da>
 80017ea:	bf00      	nop
 80017ec:	10320000 	.word	0x10320000
 80017f0:	10310000 	.word	0x10310000
 80017f4:	10220000 	.word	0x10220000
 80017f8:	10210000 	.word	0x10210000
 80017fc:	10120000 	.word	0x10120000
 8001800:	10110000 	.word	0x10110000
 8001804:	40021000 	.word	0x40021000
 8001808:	40010000 	.word	0x40010000
 800180c:	40010800 	.word	0x40010800
 8001810:	40010c00 	.word	0x40010c00
 8001814:	40011000 	.word	0x40011000
 8001818:	40011400 	.word	0x40011400
 800181c:	40011800 	.word	0x40011800
 8001820:	40011c00 	.word	0x40011c00
 8001824:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001828:	4b15      	ldr	r3, [pc, #84]	@ (8001880 <HAL_GPIO_Init+0x324>)
 800182a:	685a      	ldr	r2, [r3, #4]
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	43db      	mvns	r3, r3
 8001830:	4913      	ldr	r1, [pc, #76]	@ (8001880 <HAL_GPIO_Init+0x324>)
 8001832:	4013      	ands	r3, r2
 8001834:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d006      	beq.n	8001850 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001842:	4b0f      	ldr	r3, [pc, #60]	@ (8001880 <HAL_GPIO_Init+0x324>)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	490e      	ldr	r1, [pc, #56]	@ (8001880 <HAL_GPIO_Init+0x324>)
 8001848:	69bb      	ldr	r3, [r7, #24]
 800184a:	4313      	orrs	r3, r2
 800184c:	600b      	str	r3, [r1, #0]
 800184e:	e006      	b.n	800185e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001850:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <HAL_GPIO_Init+0x324>)
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	69bb      	ldr	r3, [r7, #24]
 8001856:	43db      	mvns	r3, r3
 8001858:	4909      	ldr	r1, [pc, #36]	@ (8001880 <HAL_GPIO_Init+0x324>)
 800185a:	4013      	ands	r3, r2
 800185c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800185e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001860:	3301      	adds	r3, #1
 8001862:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800186a:	fa22 f303 	lsr.w	r3, r2, r3
 800186e:	2b00      	cmp	r3, #0
 8001870:	f47f ae7e 	bne.w	8001570 <HAL_GPIO_Init+0x14>
  }
}
 8001874:	bf00      	nop
 8001876:	bf00      	nop
 8001878:	372c      	adds	r7, #44	@ 0x2c
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr
 8001880:	40010400 	.word	0x40010400

08001884 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689a      	ldr	r2, [r3, #8]
 8001894:	887b      	ldrh	r3, [r7, #2]
 8001896:	4013      	ands	r3, r2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d002      	beq.n	80018a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800189c:	2301      	movs	r3, #1
 800189e:	73fb      	strb	r3, [r7, #15]
 80018a0:	e001      	b.n	80018a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018a2:	2300      	movs	r3, #0
 80018a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3714      	adds	r7, #20
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr

080018b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018b2:	b480      	push	{r7}
 80018b4:	b083      	sub	sp, #12
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
 80018ba:	460b      	mov	r3, r1
 80018bc:	807b      	strh	r3, [r7, #2]
 80018be:	4613      	mov	r3, r2
 80018c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018c2:	787b      	ldrb	r3, [r7, #1]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d003      	beq.n	80018d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018c8:	887a      	ldrh	r2, [r7, #2]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018ce:	e003      	b.n	80018d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018d0:	887b      	ldrh	r3, [r7, #2]
 80018d2:	041a      	lsls	r2, r3, #16
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	611a      	str	r2, [r3, #16]
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	bc80      	pop	{r7}
 80018e0:	4770      	bx	lr
	...

080018e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d101      	bne.n	80018f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e272      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f000 8087 	beq.w	8001a12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001904:	4b92      	ldr	r3, [pc, #584]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f003 030c 	and.w	r3, r3, #12
 800190c:	2b04      	cmp	r3, #4
 800190e:	d00c      	beq.n	800192a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001910:	4b8f      	ldr	r3, [pc, #572]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f003 030c 	and.w	r3, r3, #12
 8001918:	2b08      	cmp	r3, #8
 800191a:	d112      	bne.n	8001942 <HAL_RCC_OscConfig+0x5e>
 800191c:	4b8c      	ldr	r3, [pc, #560]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001924:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001928:	d10b      	bne.n	8001942 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800192a:	4b89      	ldr	r3, [pc, #548]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d06c      	beq.n	8001a10 <HAL_RCC_OscConfig+0x12c>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d168      	bne.n	8001a10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e24c      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800194a:	d106      	bne.n	800195a <HAL_RCC_OscConfig+0x76>
 800194c:	4b80      	ldr	r3, [pc, #512]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a7f      	ldr	r2, [pc, #508]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001952:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001956:	6013      	str	r3, [r2, #0]
 8001958:	e02e      	b.n	80019b8 <HAL_RCC_OscConfig+0xd4>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d10c      	bne.n	800197c <HAL_RCC_OscConfig+0x98>
 8001962:	4b7b      	ldr	r3, [pc, #492]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a7a      	ldr	r2, [pc, #488]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001968:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800196c:	6013      	str	r3, [r2, #0]
 800196e:	4b78      	ldr	r3, [pc, #480]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a77      	ldr	r2, [pc, #476]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001974:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001978:	6013      	str	r3, [r2, #0]
 800197a:	e01d      	b.n	80019b8 <HAL_RCC_OscConfig+0xd4>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001984:	d10c      	bne.n	80019a0 <HAL_RCC_OscConfig+0xbc>
 8001986:	4b72      	ldr	r3, [pc, #456]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a71      	ldr	r2, [pc, #452]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 800198c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001990:	6013      	str	r3, [r2, #0]
 8001992:	4b6f      	ldr	r3, [pc, #444]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a6e      	ldr	r2, [pc, #440]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e00b      	b.n	80019b8 <HAL_RCC_OscConfig+0xd4>
 80019a0:	4b6b      	ldr	r3, [pc, #428]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a6a      	ldr	r2, [pc, #424]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 80019a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019aa:	6013      	str	r3, [r2, #0]
 80019ac:	4b68      	ldr	r3, [pc, #416]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a67      	ldr	r2, [pc, #412]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 80019b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d013      	beq.n	80019e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c0:	f7ff fc90 	bl	80012e4 <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019c8:	f7ff fc8c 	bl	80012e4 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b64      	cmp	r3, #100	@ 0x64
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e200      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019da:	4b5d      	ldr	r3, [pc, #372]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d0f0      	beq.n	80019c8 <HAL_RCC_OscConfig+0xe4>
 80019e6:	e014      	b.n	8001a12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e8:	f7ff fc7c 	bl	80012e4 <HAL_GetTick>
 80019ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ee:	e008      	b.n	8001a02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019f0:	f7ff fc78 	bl	80012e4 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b64      	cmp	r3, #100	@ 0x64
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e1ec      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a02:	4b53      	ldr	r3, [pc, #332]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1f0      	bne.n	80019f0 <HAL_RCC_OscConfig+0x10c>
 8001a0e:	e000      	b.n	8001a12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d063      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a1e:	4b4c      	ldr	r3, [pc, #304]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f003 030c 	and.w	r3, r3, #12
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d00b      	beq.n	8001a42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a2a:	4b49      	ldr	r3, [pc, #292]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f003 030c 	and.w	r3, r3, #12
 8001a32:	2b08      	cmp	r3, #8
 8001a34:	d11c      	bne.n	8001a70 <HAL_RCC_OscConfig+0x18c>
 8001a36:	4b46      	ldr	r3, [pc, #280]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d116      	bne.n	8001a70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a42:	4b43      	ldr	r3, [pc, #268]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d005      	beq.n	8001a5a <HAL_RCC_OscConfig+0x176>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d001      	beq.n	8001a5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e1c0      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a5a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	00db      	lsls	r3, r3, #3
 8001a68:	4939      	ldr	r1, [pc, #228]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a6e:	e03a      	b.n	8001ae6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	691b      	ldr	r3, [r3, #16]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d020      	beq.n	8001aba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a78:	4b36      	ldr	r3, [pc, #216]	@ (8001b54 <HAL_RCC_OscConfig+0x270>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7e:	f7ff fc31 	bl	80012e4 <HAL_GetTick>
 8001a82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a84:	e008      	b.n	8001a98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a86:	f7ff fc2d 	bl	80012e4 <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e1a1      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a98:	4b2d      	ldr	r3, [pc, #180]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0f0      	beq.n	8001a86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aa4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	695b      	ldr	r3, [r3, #20]
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	4927      	ldr	r1, [pc, #156]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	600b      	str	r3, [r1, #0]
 8001ab8:	e015      	b.n	8001ae6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aba:	4b26      	ldr	r3, [pc, #152]	@ (8001b54 <HAL_RCC_OscConfig+0x270>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac0:	f7ff fc10 	bl	80012e4 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ac8:	f7ff fc0c 	bl	80012e4 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e180      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ada:	4b1d      	ldr	r3, [pc, #116]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1f0      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0308 	and.w	r3, r3, #8
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d03a      	beq.n	8001b68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d019      	beq.n	8001b2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001afa:	4b17      	ldr	r3, [pc, #92]	@ (8001b58 <HAL_RCC_OscConfig+0x274>)
 8001afc:	2201      	movs	r2, #1
 8001afe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b00:	f7ff fbf0 	bl	80012e4 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b08:	f7ff fbec 	bl	80012e4 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e160      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d0f0      	beq.n	8001b08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b26:	2001      	movs	r0, #1
 8001b28:	f000 fa9c 	bl	8002064 <RCC_Delay>
 8001b2c:	e01c      	b.n	8001b68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b58 <HAL_RCC_OscConfig+0x274>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b34:	f7ff fbd6 	bl	80012e4 <HAL_GetTick>
 8001b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b3a:	e00f      	b.n	8001b5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b3c:	f7ff fbd2 	bl	80012e4 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d908      	bls.n	8001b5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e146      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
 8001b4e:	bf00      	nop
 8001b50:	40021000 	.word	0x40021000
 8001b54:	42420000 	.word	0x42420000
 8001b58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b5c:	4b92      	ldr	r3, [pc, #584]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b60:	f003 0302 	and.w	r3, r3, #2
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d1e9      	bne.n	8001b3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f000 80a6 	beq.w	8001cc2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b76:	2300      	movs	r3, #0
 8001b78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b7a:	4b8b      	ldr	r3, [pc, #556]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d10d      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b86:	4b88      	ldr	r3, [pc, #544]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	4a87      	ldr	r2, [pc, #540]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001b8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b90:	61d3      	str	r3, [r2, #28]
 8001b92:	4b85      	ldr	r3, [pc, #532]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b9a:	60bb      	str	r3, [r7, #8]
 8001b9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba2:	4b82      	ldr	r3, [pc, #520]	@ (8001dac <HAL_RCC_OscConfig+0x4c8>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d118      	bne.n	8001be0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bae:	4b7f      	ldr	r3, [pc, #508]	@ (8001dac <HAL_RCC_OscConfig+0x4c8>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a7e      	ldr	r2, [pc, #504]	@ (8001dac <HAL_RCC_OscConfig+0x4c8>)
 8001bb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bba:	f7ff fb93 	bl	80012e4 <HAL_GetTick>
 8001bbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc0:	e008      	b.n	8001bd4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bc2:	f7ff fb8f 	bl	80012e4 <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b64      	cmp	r3, #100	@ 0x64
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e103      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd4:	4b75      	ldr	r3, [pc, #468]	@ (8001dac <HAL_RCC_OscConfig+0x4c8>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d0f0      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d106      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x312>
 8001be8:	4b6f      	ldr	r3, [pc, #444]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001bea:	6a1b      	ldr	r3, [r3, #32]
 8001bec:	4a6e      	ldr	r2, [pc, #440]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	6213      	str	r3, [r2, #32]
 8001bf4:	e02d      	b.n	8001c52 <HAL_RCC_OscConfig+0x36e>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10c      	bne.n	8001c18 <HAL_RCC_OscConfig+0x334>
 8001bfe:	4b6a      	ldr	r3, [pc, #424]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c00:	6a1b      	ldr	r3, [r3, #32]
 8001c02:	4a69      	ldr	r2, [pc, #420]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c04:	f023 0301 	bic.w	r3, r3, #1
 8001c08:	6213      	str	r3, [r2, #32]
 8001c0a:	4b67      	ldr	r3, [pc, #412]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c0c:	6a1b      	ldr	r3, [r3, #32]
 8001c0e:	4a66      	ldr	r2, [pc, #408]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c10:	f023 0304 	bic.w	r3, r3, #4
 8001c14:	6213      	str	r3, [r2, #32]
 8001c16:	e01c      	b.n	8001c52 <HAL_RCC_OscConfig+0x36e>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	2b05      	cmp	r3, #5
 8001c1e:	d10c      	bne.n	8001c3a <HAL_RCC_OscConfig+0x356>
 8001c20:	4b61      	ldr	r3, [pc, #388]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c22:	6a1b      	ldr	r3, [r3, #32]
 8001c24:	4a60      	ldr	r2, [pc, #384]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c26:	f043 0304 	orr.w	r3, r3, #4
 8001c2a:	6213      	str	r3, [r2, #32]
 8001c2c:	4b5e      	ldr	r3, [pc, #376]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c2e:	6a1b      	ldr	r3, [r3, #32]
 8001c30:	4a5d      	ldr	r2, [pc, #372]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6213      	str	r3, [r2, #32]
 8001c38:	e00b      	b.n	8001c52 <HAL_RCC_OscConfig+0x36e>
 8001c3a:	4b5b      	ldr	r3, [pc, #364]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c3c:	6a1b      	ldr	r3, [r3, #32]
 8001c3e:	4a5a      	ldr	r2, [pc, #360]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c40:	f023 0301 	bic.w	r3, r3, #1
 8001c44:	6213      	str	r3, [r2, #32]
 8001c46:	4b58      	ldr	r3, [pc, #352]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c48:	6a1b      	ldr	r3, [r3, #32]
 8001c4a:	4a57      	ldr	r2, [pc, #348]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c4c:	f023 0304 	bic.w	r3, r3, #4
 8001c50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d015      	beq.n	8001c86 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c5a:	f7ff fb43 	bl	80012e4 <HAL_GetTick>
 8001c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c60:	e00a      	b.n	8001c78 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c62:	f7ff fb3f 	bl	80012e4 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e0b1      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c78:	4b4b      	ldr	r3, [pc, #300]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001c7a:	6a1b      	ldr	r3, [r3, #32]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d0ee      	beq.n	8001c62 <HAL_RCC_OscConfig+0x37e>
 8001c84:	e014      	b.n	8001cb0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c86:	f7ff fb2d 	bl	80012e4 <HAL_GetTick>
 8001c8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c8c:	e00a      	b.n	8001ca4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c8e:	f7ff fb29 	bl	80012e4 <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e09b      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ca4:	4b40      	ldr	r3, [pc, #256]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001ca6:	6a1b      	ldr	r3, [r3, #32]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d1ee      	bne.n	8001c8e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001cb0:	7dfb      	ldrb	r3, [r7, #23]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d105      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cb6:	4b3c      	ldr	r3, [pc, #240]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	4a3b      	ldr	r2, [pc, #236]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001cbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cc0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 8087 	beq.w	8001dda <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ccc:	4b36      	ldr	r3, [pc, #216]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 030c 	and.w	r3, r3, #12
 8001cd4:	2b08      	cmp	r3, #8
 8001cd6:	d061      	beq.n	8001d9c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	69db      	ldr	r3, [r3, #28]
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d146      	bne.n	8001d6e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce0:	4b33      	ldr	r3, [pc, #204]	@ (8001db0 <HAL_RCC_OscConfig+0x4cc>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce6:	f7ff fafd 	bl	80012e4 <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cee:	f7ff faf9 	bl	80012e4 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e06d      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d00:	4b29      	ldr	r3, [pc, #164]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1f0      	bne.n	8001cee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d14:	d108      	bne.n	8001d28 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d16:	4b24      	ldr	r3, [pc, #144]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	4921      	ldr	r1, [pc, #132]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001d24:	4313      	orrs	r3, r2
 8001d26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d28:	4b1f      	ldr	r3, [pc, #124]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a19      	ldr	r1, [r3, #32]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d38:	430b      	orrs	r3, r1
 8001d3a:	491b      	ldr	r1, [pc, #108]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d40:	4b1b      	ldr	r3, [pc, #108]	@ (8001db0 <HAL_RCC_OscConfig+0x4cc>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d46:	f7ff facd 	bl	80012e4 <HAL_GetTick>
 8001d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d4c:	e008      	b.n	8001d60 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d4e:	f7ff fac9 	bl	80012e4 <HAL_GetTick>
 8001d52:	4602      	mov	r2, r0
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e03d      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d60:	4b11      	ldr	r3, [pc, #68]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d0f0      	beq.n	8001d4e <HAL_RCC_OscConfig+0x46a>
 8001d6c:	e035      	b.n	8001dda <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6e:	4b10      	ldr	r3, [pc, #64]	@ (8001db0 <HAL_RCC_OscConfig+0x4cc>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d74:	f7ff fab6 	bl	80012e4 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d7a:	e008      	b.n	8001d8e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d7c:	f7ff fab2 	bl	80012e4 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e026      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d8e:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <HAL_RCC_OscConfig+0x4c4>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1f0      	bne.n	8001d7c <HAL_RCC_OscConfig+0x498>
 8001d9a:	e01e      	b.n	8001dda <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	69db      	ldr	r3, [r3, #28]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d107      	bne.n	8001db4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e019      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
 8001da8:	40021000 	.word	0x40021000
 8001dac:	40007000 	.word	0x40007000
 8001db0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001db4:	4b0b      	ldr	r3, [pc, #44]	@ (8001de4 <HAL_RCC_OscConfig+0x500>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d106      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d001      	beq.n	8001dda <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e000      	b.n	8001ddc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40021000 	.word	0x40021000

08001de8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d101      	bne.n	8001dfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e0d0      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001dfc:	4b6a      	ldr	r3, [pc, #424]	@ (8001fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0307 	and.w	r3, r3, #7
 8001e04:	683a      	ldr	r2, [r7, #0]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d910      	bls.n	8001e2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e0a:	4b67      	ldr	r3, [pc, #412]	@ (8001fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f023 0207 	bic.w	r2, r3, #7
 8001e12:	4965      	ldr	r1, [pc, #404]	@ (8001fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1a:	4b63      	ldr	r3, [pc, #396]	@ (8001fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0307 	and.w	r3, r3, #7
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d001      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e0b8      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d020      	beq.n	8001e7a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 0304 	and.w	r3, r3, #4
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d005      	beq.n	8001e50 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e44:	4b59      	ldr	r3, [pc, #356]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	4a58      	ldr	r2, [pc, #352]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001e4a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001e4e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f003 0308 	and.w	r3, r3, #8
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d005      	beq.n	8001e68 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e5c:	4b53      	ldr	r3, [pc, #332]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	4a52      	ldr	r2, [pc, #328]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001e62:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001e66:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e68:	4b50      	ldr	r3, [pc, #320]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	494d      	ldr	r1, [pc, #308]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001e76:	4313      	orrs	r3, r2
 8001e78:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d040      	beq.n	8001f08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d107      	bne.n	8001e9e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e8e:	4b47      	ldr	r3, [pc, #284]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d115      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e07f      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d107      	bne.n	8001eb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ea6:	4b41      	ldr	r3, [pc, #260]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d109      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e073      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e06b      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ec6:	4b39      	ldr	r3, [pc, #228]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f023 0203 	bic.w	r2, r3, #3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	4936      	ldr	r1, [pc, #216]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ed8:	f7ff fa04 	bl	80012e4 <HAL_GetTick>
 8001edc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ede:	e00a      	b.n	8001ef6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee0:	f7ff fa00 	bl	80012e4 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d901      	bls.n	8001ef6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e053      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ef6:	4b2d      	ldr	r3, [pc, #180]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f003 020c 	and.w	r2, r3, #12
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d1eb      	bne.n	8001ee0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f08:	4b27      	ldr	r3, [pc, #156]	@ (8001fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0307 	and.w	r3, r3, #7
 8001f10:	683a      	ldr	r2, [r7, #0]
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d210      	bcs.n	8001f38 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f16:	4b24      	ldr	r3, [pc, #144]	@ (8001fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f023 0207 	bic.w	r2, r3, #7
 8001f1e:	4922      	ldr	r1, [pc, #136]	@ (8001fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f26:	4b20      	ldr	r3, [pc, #128]	@ (8001fa8 <HAL_RCC_ClockConfig+0x1c0>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0307 	and.w	r3, r3, #7
 8001f2e:	683a      	ldr	r2, [r7, #0]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d001      	beq.n	8001f38 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e032      	b.n	8001f9e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d008      	beq.n	8001f56 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f44:	4b19      	ldr	r3, [pc, #100]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	4916      	ldr	r1, [pc, #88]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0308 	and.w	r3, r3, #8
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d009      	beq.n	8001f76 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f62:	4b12      	ldr	r3, [pc, #72]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	490e      	ldr	r1, [pc, #56]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f76:	f000 f821 	bl	8001fbc <HAL_RCC_GetSysClockFreq>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <HAL_RCC_ClockConfig+0x1c4>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	091b      	lsrs	r3, r3, #4
 8001f82:	f003 030f 	and.w	r3, r3, #15
 8001f86:	490a      	ldr	r1, [pc, #40]	@ (8001fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8001f88:	5ccb      	ldrb	r3, [r1, r3]
 8001f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8e:	4a09      	ldr	r2, [pc, #36]	@ (8001fb4 <HAL_RCC_ClockConfig+0x1cc>)
 8001f90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f92:	4b09      	ldr	r3, [pc, #36]	@ (8001fb8 <HAL_RCC_ClockConfig+0x1d0>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff f962 	bl	8001260 <HAL_InitTick>

  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40022000 	.word	0x40022000
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	08003d34 	.word	0x08003d34
 8001fb4:	20000000 	.word	0x20000000
 8001fb8:	20000004 	.word	0x20000004

08001fbc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b087      	sub	sp, #28
 8001fc0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60bb      	str	r3, [r7, #8]
 8001fca:	2300      	movs	r3, #0
 8001fcc:	617b      	str	r3, [r7, #20]
 8001fce:	2300      	movs	r3, #0
 8001fd0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8002050 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b04      	cmp	r3, #4
 8001fe4:	d002      	beq.n	8001fec <HAL_RCC_GetSysClockFreq+0x30>
 8001fe6:	2b08      	cmp	r3, #8
 8001fe8:	d003      	beq.n	8001ff2 <HAL_RCC_GetSysClockFreq+0x36>
 8001fea:	e027      	b.n	800203c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fec:	4b19      	ldr	r3, [pc, #100]	@ (8002054 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fee:	613b      	str	r3, [r7, #16]
      break;
 8001ff0:	e027      	b.n	8002042 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	0c9b      	lsrs	r3, r3, #18
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	4a17      	ldr	r2, [pc, #92]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ffc:	5cd3      	ldrb	r3, [r2, r3]
 8001ffe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d010      	beq.n	800202c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800200a:	4b11      	ldr	r3, [pc, #68]	@ (8002050 <HAL_RCC_GetSysClockFreq+0x94>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	0c5b      	lsrs	r3, r3, #17
 8002010:	f003 0301 	and.w	r3, r3, #1
 8002014:	4a11      	ldr	r2, [pc, #68]	@ (800205c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002016:	5cd3      	ldrb	r3, [r2, r3]
 8002018:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a0d      	ldr	r2, [pc, #52]	@ (8002054 <HAL_RCC_GetSysClockFreq+0x98>)
 800201e:	fb03 f202 	mul.w	r2, r3, r2
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	fbb2 f3f3 	udiv	r3, r2, r3
 8002028:	617b      	str	r3, [r7, #20]
 800202a:	e004      	b.n	8002036 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a0c      	ldr	r2, [pc, #48]	@ (8002060 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002030:	fb02 f303 	mul.w	r3, r2, r3
 8002034:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	613b      	str	r3, [r7, #16]
      break;
 800203a:	e002      	b.n	8002042 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800203c:	4b05      	ldr	r3, [pc, #20]	@ (8002054 <HAL_RCC_GetSysClockFreq+0x98>)
 800203e:	613b      	str	r3, [r7, #16]
      break;
 8002040:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002042:	693b      	ldr	r3, [r7, #16]
}
 8002044:	4618      	mov	r0, r3
 8002046:	371c      	adds	r7, #28
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40021000 	.word	0x40021000
 8002054:	007a1200 	.word	0x007a1200
 8002058:	08003d44 	.word	0x08003d44
 800205c:	08003d54 	.word	0x08003d54
 8002060:	003d0900 	.word	0x003d0900

08002064 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800206c:	4b0a      	ldr	r3, [pc, #40]	@ (8002098 <RCC_Delay+0x34>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a0a      	ldr	r2, [pc, #40]	@ (800209c <RCC_Delay+0x38>)
 8002072:	fba2 2303 	umull	r2, r3, r2, r3
 8002076:	0a5b      	lsrs	r3, r3, #9
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	fb02 f303 	mul.w	r3, r2, r3
 800207e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002080:	bf00      	nop
  }
  while (Delay --);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	1e5a      	subs	r2, r3, #1
 8002086:	60fa      	str	r2, [r7, #12]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d1f9      	bne.n	8002080 <RCC_Delay+0x1c>
}
 800208c:	bf00      	nop
 800208e:	bf00      	nop
 8002090:	3714      	adds	r7, #20
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	20000000 	.word	0x20000000
 800209c:	10624dd3 	.word	0x10624dd3

080020a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d101      	bne.n	80020b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e041      	b.n	8002136 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d106      	bne.n	80020cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f7ff f816 	bl	80010f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2202      	movs	r2, #2
 80020d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	3304      	adds	r3, #4
 80020dc:	4619      	mov	r1, r3
 80020de:	4610      	mov	r0, r2
 80020e0:	f000 fc36 	bl	8002950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2201      	movs	r2, #1
 80020e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2201      	movs	r2, #1
 8002128:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002134:	2300      	movs	r3, #0
}
 8002136:	4618      	mov	r0, r3
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
	...

08002140 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800214e:	b2db      	uxtb	r3, r3
 8002150:	2b01      	cmp	r3, #1
 8002152:	d001      	beq.n	8002158 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e044      	b.n	80021e2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2202      	movs	r2, #2
 800215c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68da      	ldr	r2, [r3, #12]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f042 0201 	orr.w	r2, r2, #1
 800216e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a1d      	ldr	r2, [pc, #116]	@ (80021ec <HAL_TIM_Base_Start_IT+0xac>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d018      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x6c>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a1c      	ldr	r2, [pc, #112]	@ (80021f0 <HAL_TIM_Base_Start_IT+0xb0>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d013      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x6c>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800218c:	d00e      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x6c>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a18      	ldr	r2, [pc, #96]	@ (80021f4 <HAL_TIM_Base_Start_IT+0xb4>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d009      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x6c>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a16      	ldr	r2, [pc, #88]	@ (80021f8 <HAL_TIM_Base_Start_IT+0xb8>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d004      	beq.n	80021ac <HAL_TIM_Base_Start_IT+0x6c>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a15      	ldr	r2, [pc, #84]	@ (80021fc <HAL_TIM_Base_Start_IT+0xbc>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d111      	bne.n	80021d0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	2b06      	cmp	r3, #6
 80021bc:	d010      	beq.n	80021e0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f042 0201 	orr.w	r2, r2, #1
 80021cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80021ce:	e007      	b.n	80021e0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f042 0201 	orr.w	r2, r2, #1
 80021de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3714      	adds	r7, #20
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bc80      	pop	{r7}
 80021ea:	4770      	bx	lr
 80021ec:	40012c00 	.word	0x40012c00
 80021f0:	40013400 	.word	0x40013400
 80021f4:	40000400 	.word	0x40000400
 80021f8:	40000800 	.word	0x40000800
 80021fc:	40000c00 	.word	0x40000c00

08002200 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d101      	bne.n	8002212 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e041      	b.n	8002296 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002218:	b2db      	uxtb	r3, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	d106      	bne.n	800222c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	f7fe ff8c 	bl	8001144 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2202      	movs	r2, #2
 8002230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	3304      	adds	r3, #4
 800223c:	4619      	mov	r1, r3
 800223e:	4610      	mov	r0, r2
 8002240:	f000 fb86 	bl	8002950 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2201      	movs	r2, #1
 8002260:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2201      	movs	r2, #1
 8002278:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002294:	2300      	movs	r3, #0
}
 8002296:	4618      	mov	r0, r3
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d109      	bne.n	80022c4 <HAL_TIM_PWM_Start+0x24>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	bf14      	ite	ne
 80022bc:	2301      	movne	r3, #1
 80022be:	2300      	moveq	r3, #0
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	e022      	b.n	800230a <HAL_TIM_PWM_Start+0x6a>
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	2b04      	cmp	r3, #4
 80022c8:	d109      	bne.n	80022de <HAL_TIM_PWM_Start+0x3e>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	bf14      	ite	ne
 80022d6:	2301      	movne	r3, #1
 80022d8:	2300      	moveq	r3, #0
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	e015      	b.n	800230a <HAL_TIM_PWM_Start+0x6a>
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	2b08      	cmp	r3, #8
 80022e2:	d109      	bne.n	80022f8 <HAL_TIM_PWM_Start+0x58>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	bf14      	ite	ne
 80022f0:	2301      	movne	r3, #1
 80022f2:	2300      	moveq	r3, #0
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	e008      	b.n	800230a <HAL_TIM_PWM_Start+0x6a>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	2b01      	cmp	r3, #1
 8002302:	bf14      	ite	ne
 8002304:	2301      	movne	r3, #1
 8002306:	2300      	moveq	r3, #0
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e072      	b.n	80023f8 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d104      	bne.n	8002322 <HAL_TIM_PWM_Start+0x82>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2202      	movs	r2, #2
 800231c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002320:	e013      	b.n	800234a <HAL_TIM_PWM_Start+0xaa>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	2b04      	cmp	r3, #4
 8002326:	d104      	bne.n	8002332 <HAL_TIM_PWM_Start+0x92>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2202      	movs	r2, #2
 800232c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002330:	e00b      	b.n	800234a <HAL_TIM_PWM_Start+0xaa>
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	2b08      	cmp	r3, #8
 8002336:	d104      	bne.n	8002342 <HAL_TIM_PWM_Start+0xa2>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2202      	movs	r2, #2
 800233c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002340:	e003      	b.n	800234a <HAL_TIM_PWM_Start+0xaa>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2202      	movs	r2, #2
 8002346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2201      	movs	r2, #1
 8002350:	6839      	ldr	r1, [r7, #0]
 8002352:	4618      	mov	r0, r3
 8002354:	f000 fdc4 	bl	8002ee0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a28      	ldr	r2, [pc, #160]	@ (8002400 <HAL_TIM_PWM_Start+0x160>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d004      	beq.n	800236c <HAL_TIM_PWM_Start+0xcc>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a27      	ldr	r2, [pc, #156]	@ (8002404 <HAL_TIM_PWM_Start+0x164>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d101      	bne.n	8002370 <HAL_TIM_PWM_Start+0xd0>
 800236c:	2301      	movs	r3, #1
 800236e:	e000      	b.n	8002372 <HAL_TIM_PWM_Start+0xd2>
 8002370:	2300      	movs	r3, #0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d007      	beq.n	8002386 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002384:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a1d      	ldr	r2, [pc, #116]	@ (8002400 <HAL_TIM_PWM_Start+0x160>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d018      	beq.n	80023c2 <HAL_TIM_PWM_Start+0x122>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a1b      	ldr	r2, [pc, #108]	@ (8002404 <HAL_TIM_PWM_Start+0x164>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d013      	beq.n	80023c2 <HAL_TIM_PWM_Start+0x122>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023a2:	d00e      	beq.n	80023c2 <HAL_TIM_PWM_Start+0x122>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a17      	ldr	r2, [pc, #92]	@ (8002408 <HAL_TIM_PWM_Start+0x168>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d009      	beq.n	80023c2 <HAL_TIM_PWM_Start+0x122>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a16      	ldr	r2, [pc, #88]	@ (800240c <HAL_TIM_PWM_Start+0x16c>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d004      	beq.n	80023c2 <HAL_TIM_PWM_Start+0x122>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a14      	ldr	r2, [pc, #80]	@ (8002410 <HAL_TIM_PWM_Start+0x170>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d111      	bne.n	80023e6 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2b06      	cmp	r3, #6
 80023d2:	d010      	beq.n	80023f6 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f042 0201 	orr.w	r2, r2, #1
 80023e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023e4:	e007      	b.n	80023f6 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f042 0201 	orr.w	r2, r2, #1
 80023f4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023f6:	2300      	movs	r3, #0
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	40012c00 	.word	0x40012c00
 8002404:	40013400 	.word	0x40013400
 8002408:	40000400 	.word	0x40000400
 800240c:	40000800 	.word	0x40000800
 8002410:	40000c00 	.word	0x40000c00

08002414 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d020      	beq.n	8002478 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	f003 0302 	and.w	r3, r3, #2
 800243c:	2b00      	cmp	r3, #0
 800243e:	d01b      	beq.n	8002478 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f06f 0202 	mvn.w	r2, #2
 8002448:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2201      	movs	r2, #1
 800244e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	699b      	ldr	r3, [r3, #24]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d003      	beq.n	8002466 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f000 fa5a 	bl	8002918 <HAL_TIM_IC_CaptureCallback>
 8002464:	e005      	b.n	8002472 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 fa4d 	bl	8002906 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f000 fa5c 	bl	800292a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	f003 0304 	and.w	r3, r3, #4
 800247e:	2b00      	cmp	r3, #0
 8002480:	d020      	beq.n	80024c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f003 0304 	and.w	r3, r3, #4
 8002488:	2b00      	cmp	r3, #0
 800248a:	d01b      	beq.n	80024c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f06f 0204 	mvn.w	r2, #4
 8002494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2202      	movs	r2, #2
 800249a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d003      	beq.n	80024b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 fa34 	bl	8002918 <HAL_TIM_IC_CaptureCallback>
 80024b0:	e005      	b.n	80024be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 fa27 	bl	8002906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024b8:	6878      	ldr	r0, [r7, #4]
 80024ba:	f000 fa36 	bl	800292a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2200      	movs	r2, #0
 80024c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	f003 0308 	and.w	r3, r3, #8
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d020      	beq.n	8002510 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	f003 0308 	and.w	r3, r3, #8
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d01b      	beq.n	8002510 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f06f 0208 	mvn.w	r2, #8
 80024e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2204      	movs	r2, #4
 80024e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	f003 0303 	and.w	r3, r3, #3
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f000 fa0e 	bl	8002918 <HAL_TIM_IC_CaptureCallback>
 80024fc:	e005      	b.n	800250a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 fa01 	bl	8002906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f000 fa10 	bl	800292a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f003 0310 	and.w	r3, r3, #16
 8002516:	2b00      	cmp	r3, #0
 8002518:	d020      	beq.n	800255c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f003 0310 	and.w	r3, r3, #16
 8002520:	2b00      	cmp	r3, #0
 8002522:	d01b      	beq.n	800255c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f06f 0210 	mvn.w	r2, #16
 800252c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2208      	movs	r2, #8
 8002532:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800253e:	2b00      	cmp	r3, #0
 8002540:	d003      	beq.n	800254a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 f9e8 	bl	8002918 <HAL_TIM_IC_CaptureCallback>
 8002548:	e005      	b.n	8002556 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f000 f9db 	bl	8002906 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 f9ea 	bl	800292a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00c      	beq.n	8002580 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	f003 0301 	and.w	r3, r3, #1
 800256c:	2b00      	cmp	r3, #0
 800256e:	d007      	beq.n	8002580 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f06f 0201 	mvn.w	r2, #1
 8002578:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7fe fca4 	bl	8000ec8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00c      	beq.n	80025a4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002590:	2b00      	cmp	r3, #0
 8002592:	d007      	beq.n	80025a4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800259c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f000 fd88 	bl	80030b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d00c      	beq.n	80025c8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d007      	beq.n	80025c8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80025c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 f9ba 	bl	800293c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	f003 0320 	and.w	r3, r3, #32
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00c      	beq.n	80025ec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f003 0320 	and.w	r3, r3, #32
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d007      	beq.n	80025ec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f06f 0220 	mvn.w	r2, #32
 80025e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 fd5b 	bl	80030a2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025ec:	bf00      	nop
 80025ee:	3710      	adds	r7, #16
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002600:	2300      	movs	r3, #0
 8002602:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800260a:	2b01      	cmp	r3, #1
 800260c:	d101      	bne.n	8002612 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800260e:	2302      	movs	r3, #2
 8002610:	e0ae      	b.n	8002770 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2201      	movs	r2, #1
 8002616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2b0c      	cmp	r3, #12
 800261e:	f200 809f 	bhi.w	8002760 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002622:	a201      	add	r2, pc, #4	@ (adr r2, 8002628 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002628:	0800265d 	.word	0x0800265d
 800262c:	08002761 	.word	0x08002761
 8002630:	08002761 	.word	0x08002761
 8002634:	08002761 	.word	0x08002761
 8002638:	0800269d 	.word	0x0800269d
 800263c:	08002761 	.word	0x08002761
 8002640:	08002761 	.word	0x08002761
 8002644:	08002761 	.word	0x08002761
 8002648:	080026df 	.word	0x080026df
 800264c:	08002761 	.word	0x08002761
 8002650:	08002761 	.word	0x08002761
 8002654:	08002761 	.word	0x08002761
 8002658:	0800271f 	.word	0x0800271f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68b9      	ldr	r1, [r7, #8]
 8002662:	4618      	mov	r0, r3
 8002664:	f000 f9fa 	bl	8002a5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	699a      	ldr	r2, [r3, #24]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f042 0208 	orr.w	r2, r2, #8
 8002676:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	699a      	ldr	r2, [r3, #24]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 0204 	bic.w	r2, r2, #4
 8002686:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	6999      	ldr	r1, [r3, #24]
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	691a      	ldr	r2, [r3, #16]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	619a      	str	r2, [r3, #24]
      break;
 800269a:	e064      	b.n	8002766 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68b9      	ldr	r1, [r7, #8]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f000 fa4a 	bl	8002b3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	699a      	ldr	r2, [r3, #24]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	699a      	ldr	r2, [r3, #24]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	6999      	ldr	r1, [r3, #24]
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	021a      	lsls	r2, r3, #8
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	430a      	orrs	r2, r1
 80026da:	619a      	str	r2, [r3, #24]
      break;
 80026dc:	e043      	b.n	8002766 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	68b9      	ldr	r1, [r7, #8]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f000 fa9d 	bl	8002c24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	69da      	ldr	r2, [r3, #28]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f042 0208 	orr.w	r2, r2, #8
 80026f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	69da      	ldr	r2, [r3, #28]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 0204 	bic.w	r2, r2, #4
 8002708:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	69d9      	ldr	r1, [r3, #28]
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	691a      	ldr	r2, [r3, #16]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	61da      	str	r2, [r3, #28]
      break;
 800271c:	e023      	b.n	8002766 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68b9      	ldr	r1, [r7, #8]
 8002724:	4618      	mov	r0, r3
 8002726:	f000 faf1 	bl	8002d0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	69da      	ldr	r2, [r3, #28]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002738:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	69da      	ldr	r2, [r3, #28]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002748:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	69d9      	ldr	r1, [r3, #28]
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	021a      	lsls	r2, r3, #8
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	430a      	orrs	r2, r1
 800275c:	61da      	str	r2, [r3, #28]
      break;
 800275e:	e002      	b.n	8002766 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	75fb      	strb	r3, [r7, #23]
      break;
 8002764:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800276e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002782:	2300      	movs	r3, #0
 8002784:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800278c:	2b01      	cmp	r3, #1
 800278e:	d101      	bne.n	8002794 <HAL_TIM_ConfigClockSource+0x1c>
 8002790:	2302      	movs	r3, #2
 8002792:	e0b4      	b.n	80028fe <HAL_TIM_ConfigClockSource+0x186>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2202      	movs	r2, #2
 80027a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80027b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80027ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68ba      	ldr	r2, [r7, #8]
 80027c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027cc:	d03e      	beq.n	800284c <HAL_TIM_ConfigClockSource+0xd4>
 80027ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027d2:	f200 8087 	bhi.w	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 80027d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027da:	f000 8086 	beq.w	80028ea <HAL_TIM_ConfigClockSource+0x172>
 80027de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027e2:	d87f      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 80027e4:	2b70      	cmp	r3, #112	@ 0x70
 80027e6:	d01a      	beq.n	800281e <HAL_TIM_ConfigClockSource+0xa6>
 80027e8:	2b70      	cmp	r3, #112	@ 0x70
 80027ea:	d87b      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 80027ec:	2b60      	cmp	r3, #96	@ 0x60
 80027ee:	d050      	beq.n	8002892 <HAL_TIM_ConfigClockSource+0x11a>
 80027f0:	2b60      	cmp	r3, #96	@ 0x60
 80027f2:	d877      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 80027f4:	2b50      	cmp	r3, #80	@ 0x50
 80027f6:	d03c      	beq.n	8002872 <HAL_TIM_ConfigClockSource+0xfa>
 80027f8:	2b50      	cmp	r3, #80	@ 0x50
 80027fa:	d873      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 80027fc:	2b40      	cmp	r3, #64	@ 0x40
 80027fe:	d058      	beq.n	80028b2 <HAL_TIM_ConfigClockSource+0x13a>
 8002800:	2b40      	cmp	r3, #64	@ 0x40
 8002802:	d86f      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 8002804:	2b30      	cmp	r3, #48	@ 0x30
 8002806:	d064      	beq.n	80028d2 <HAL_TIM_ConfigClockSource+0x15a>
 8002808:	2b30      	cmp	r3, #48	@ 0x30
 800280a:	d86b      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 800280c:	2b20      	cmp	r3, #32
 800280e:	d060      	beq.n	80028d2 <HAL_TIM_ConfigClockSource+0x15a>
 8002810:	2b20      	cmp	r3, #32
 8002812:	d867      	bhi.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
 8002814:	2b00      	cmp	r3, #0
 8002816:	d05c      	beq.n	80028d2 <HAL_TIM_ConfigClockSource+0x15a>
 8002818:	2b10      	cmp	r3, #16
 800281a:	d05a      	beq.n	80028d2 <HAL_TIM_ConfigClockSource+0x15a>
 800281c:	e062      	b.n	80028e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800282e:	f000 fb38 	bl	8002ea2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002840:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	609a      	str	r2, [r3, #8]
      break;
 800284a:	e04f      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800285c:	f000 fb21 	bl	8002ea2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800286e:	609a      	str	r2, [r3, #8]
      break;
 8002870:	e03c      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800287e:	461a      	mov	r2, r3
 8002880:	f000 fa98 	bl	8002db4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2150      	movs	r1, #80	@ 0x50
 800288a:	4618      	mov	r0, r3
 800288c:	f000 faef 	bl	8002e6e <TIM_ITRx_SetConfig>
      break;
 8002890:	e02c      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800289e:	461a      	mov	r2, r3
 80028a0:	f000 fab6 	bl	8002e10 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2160      	movs	r1, #96	@ 0x60
 80028aa:	4618      	mov	r0, r3
 80028ac:	f000 fadf 	bl	8002e6e <TIM_ITRx_SetConfig>
      break;
 80028b0:	e01c      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028be:	461a      	mov	r2, r3
 80028c0:	f000 fa78 	bl	8002db4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2140      	movs	r1, #64	@ 0x40
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 facf 	bl	8002e6e <TIM_ITRx_SetConfig>
      break;
 80028d0:	e00c      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4619      	mov	r1, r3
 80028dc:	4610      	mov	r0, r2
 80028de:	f000 fac6 	bl	8002e6e <TIM_ITRx_SetConfig>
      break;
 80028e2:	e003      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	73fb      	strb	r3, [r7, #15]
      break;
 80028e8:	e000      	b.n	80028ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80028ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80028fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002906:	b480      	push	{r7}
 8002908:	b083      	sub	sp, #12
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800290e:	bf00      	nop
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr

08002918 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002920:	bf00      	nop
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	bc80      	pop	{r7}
 8002928:	4770      	bx	lr

0800292a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800292a:	b480      	push	{r7}
 800292c:	b083      	sub	sp, #12
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002932:	bf00      	nop
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr

0800293c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	bc80      	pop	{r7}
 800294c:	4770      	bx	lr
	...

08002950 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4a39      	ldr	r2, [pc, #228]	@ (8002a48 <TIM_Base_SetConfig+0xf8>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d013      	beq.n	8002990 <TIM_Base_SetConfig+0x40>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a38      	ldr	r2, [pc, #224]	@ (8002a4c <TIM_Base_SetConfig+0xfc>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d00f      	beq.n	8002990 <TIM_Base_SetConfig+0x40>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002976:	d00b      	beq.n	8002990 <TIM_Base_SetConfig+0x40>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4a35      	ldr	r2, [pc, #212]	@ (8002a50 <TIM_Base_SetConfig+0x100>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d007      	beq.n	8002990 <TIM_Base_SetConfig+0x40>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4a34      	ldr	r2, [pc, #208]	@ (8002a54 <TIM_Base_SetConfig+0x104>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d003      	beq.n	8002990 <TIM_Base_SetConfig+0x40>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	4a33      	ldr	r2, [pc, #204]	@ (8002a58 <TIM_Base_SetConfig+0x108>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d108      	bne.n	80029a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002996:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	68fa      	ldr	r2, [r7, #12]
 800299e:	4313      	orrs	r3, r2
 80029a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a28      	ldr	r2, [pc, #160]	@ (8002a48 <TIM_Base_SetConfig+0xf8>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d013      	beq.n	80029d2 <TIM_Base_SetConfig+0x82>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a27      	ldr	r2, [pc, #156]	@ (8002a4c <TIM_Base_SetConfig+0xfc>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d00f      	beq.n	80029d2 <TIM_Base_SetConfig+0x82>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029b8:	d00b      	beq.n	80029d2 <TIM_Base_SetConfig+0x82>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a24      	ldr	r2, [pc, #144]	@ (8002a50 <TIM_Base_SetConfig+0x100>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d007      	beq.n	80029d2 <TIM_Base_SetConfig+0x82>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a23      	ldr	r2, [pc, #140]	@ (8002a54 <TIM_Base_SetConfig+0x104>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d003      	beq.n	80029d2 <TIM_Base_SetConfig+0x82>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a22      	ldr	r2, [pc, #136]	@ (8002a58 <TIM_Base_SetConfig+0x108>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d108      	bne.n	80029e4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	68fa      	ldr	r2, [r7, #12]
 80029f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a0f      	ldr	r2, [pc, #60]	@ (8002a48 <TIM_Base_SetConfig+0xf8>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d003      	beq.n	8002a18 <TIM_Base_SetConfig+0xc8>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a0e      	ldr	r2, [pc, #56]	@ (8002a4c <TIM_Base_SetConfig+0xfc>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d103      	bne.n	8002a20 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	691a      	ldr	r2, [r3, #16]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d005      	beq.n	8002a3e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	f023 0201 	bic.w	r2, r3, #1
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	611a      	str	r2, [r3, #16]
  }
}
 8002a3e:	bf00      	nop
 8002a40:	3714      	adds	r7, #20
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr
 8002a48:	40012c00 	.word	0x40012c00
 8002a4c:	40013400 	.word	0x40013400
 8002a50:	40000400 	.word	0x40000400
 8002a54:	40000800 	.word	0x40000800
 8002a58:	40000c00 	.word	0x40000c00

08002a5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b087      	sub	sp, #28
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a1b      	ldr	r3, [r3, #32]
 8002a6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6a1b      	ldr	r3, [r3, #32]
 8002a70:	f023 0201 	bic.w	r2, r3, #1
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	699b      	ldr	r3, [r3, #24]
 8002a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f023 0303 	bic.w	r3, r3, #3
 8002a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68fa      	ldr	r2, [r7, #12]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	f023 0302 	bic.w	r3, r3, #2
 8002aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a20      	ldr	r2, [pc, #128]	@ (8002b34 <TIM_OC1_SetConfig+0xd8>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d003      	beq.n	8002ac0 <TIM_OC1_SetConfig+0x64>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a1f      	ldr	r2, [pc, #124]	@ (8002b38 <TIM_OC1_SetConfig+0xdc>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d10c      	bne.n	8002ada <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	f023 0308 	bic.w	r3, r3, #8
 8002ac6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	f023 0304 	bic.w	r3, r3, #4
 8002ad8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a15      	ldr	r2, [pc, #84]	@ (8002b34 <TIM_OC1_SetConfig+0xd8>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d003      	beq.n	8002aea <TIM_OC1_SetConfig+0x8e>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a14      	ldr	r2, [pc, #80]	@ (8002b38 <TIM_OC1_SetConfig+0xdc>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d111      	bne.n	8002b0e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	695b      	ldr	r3, [r3, #20]
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	693a      	ldr	r2, [r7, #16]
 8002b12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	68fa      	ldr	r2, [r7, #12]
 8002b18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	697a      	ldr	r2, [r7, #20]
 8002b26:	621a      	str	r2, [r3, #32]
}
 8002b28:	bf00      	nop
 8002b2a:	371c      	adds	r7, #28
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bc80      	pop	{r7}
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	40012c00 	.word	0x40012c00
 8002b38:	40013400 	.word	0x40013400

08002b3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b087      	sub	sp, #28
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a1b      	ldr	r3, [r3, #32]
 8002b50:	f023 0210 	bic.w	r2, r3, #16
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	021b      	lsls	r3, r3, #8
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	f023 0320 	bic.w	r3, r3, #32
 8002b86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	011b      	lsls	r3, r3, #4
 8002b8e:	697a      	ldr	r2, [r7, #20]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4a21      	ldr	r2, [pc, #132]	@ (8002c1c <TIM_OC2_SetConfig+0xe0>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d003      	beq.n	8002ba4 <TIM_OC2_SetConfig+0x68>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4a20      	ldr	r2, [pc, #128]	@ (8002c20 <TIM_OC2_SetConfig+0xe4>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d10d      	bne.n	8002bc0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002baa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002bbe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a16      	ldr	r2, [pc, #88]	@ (8002c1c <TIM_OC2_SetConfig+0xe0>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d003      	beq.n	8002bd0 <TIM_OC2_SetConfig+0x94>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a15      	ldr	r2, [pc, #84]	@ (8002c20 <TIM_OC2_SetConfig+0xe4>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d113      	bne.n	8002bf8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002bd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002bde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	695b      	ldr	r3, [r3, #20]
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	699b      	ldr	r3, [r3, #24]
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	693a      	ldr	r2, [r7, #16]
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	68fa      	ldr	r2, [r7, #12]
 8002c02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	621a      	str	r2, [r3, #32]
}
 8002c12:	bf00      	nop
 8002c14:	371c      	adds	r7, #28
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr
 8002c1c:	40012c00 	.word	0x40012c00
 8002c20:	40013400 	.word	0x40013400

08002c24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b087      	sub	sp, #28
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a1b      	ldr	r3, [r3, #32]
 8002c38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	69db      	ldr	r3, [r3, #28]
 8002c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f023 0303 	bic.w	r3, r3, #3
 8002c5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002c6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	021b      	lsls	r3, r3, #8
 8002c74:	697a      	ldr	r2, [r7, #20]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a21      	ldr	r2, [pc, #132]	@ (8002d04 <TIM_OC3_SetConfig+0xe0>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d003      	beq.n	8002c8a <TIM_OC3_SetConfig+0x66>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a20      	ldr	r2, [pc, #128]	@ (8002d08 <TIM_OC3_SetConfig+0xe4>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d10d      	bne.n	8002ca6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	021b      	lsls	r3, r3, #8
 8002c98:	697a      	ldr	r2, [r7, #20]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002ca4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a16      	ldr	r2, [pc, #88]	@ (8002d04 <TIM_OC3_SetConfig+0xe0>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d003      	beq.n	8002cb6 <TIM_OC3_SetConfig+0x92>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a15      	ldr	r2, [pc, #84]	@ (8002d08 <TIM_OC3_SetConfig+0xe4>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d113      	bne.n	8002cde <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002cbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002cc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	011b      	lsls	r3, r3, #4
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	011b      	lsls	r3, r3, #4
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	697a      	ldr	r2, [r7, #20]
 8002cf6:	621a      	str	r2, [r3, #32]
}
 8002cf8:	bf00      	nop
 8002cfa:	371c      	adds	r7, #28
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	40012c00 	.word	0x40012c00
 8002d08:	40013400 	.word	0x40013400

08002d0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b087      	sub	sp, #28
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a1b      	ldr	r3, [r3, #32]
 8002d1a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a1b      	ldr	r3, [r3, #32]
 8002d20:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	021b      	lsls	r3, r3, #8
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002d56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	031b      	lsls	r3, r3, #12
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a11      	ldr	r2, [pc, #68]	@ (8002dac <TIM_OC4_SetConfig+0xa0>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d003      	beq.n	8002d74 <TIM_OC4_SetConfig+0x68>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a10      	ldr	r2, [pc, #64]	@ (8002db0 <TIM_OC4_SetConfig+0xa4>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d109      	bne.n	8002d88 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002d7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	019b      	lsls	r3, r3, #6
 8002d82:	697a      	ldr	r2, [r7, #20]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	697a      	ldr	r2, [r7, #20]
 8002d8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	621a      	str	r2, [r3, #32]
}
 8002da2:	bf00      	nop
 8002da4:	371c      	adds	r7, #28
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr
 8002dac:	40012c00 	.word	0x40012c00
 8002db0:	40013400 	.word	0x40013400

08002db4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b087      	sub	sp, #28
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6a1b      	ldr	r3, [r3, #32]
 8002dc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6a1b      	ldr	r3, [r3, #32]
 8002dca:	f023 0201 	bic.w	r2, r3, #1
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002dde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	011b      	lsls	r3, r3, #4
 8002de4:	693a      	ldr	r2, [r7, #16]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	f023 030a 	bic.w	r3, r3, #10
 8002df0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	693a      	ldr	r2, [r7, #16]
 8002dfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	621a      	str	r2, [r3, #32]
}
 8002e06:	bf00      	nop
 8002e08:	371c      	adds	r7, #28
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bc80      	pop	{r7}
 8002e0e:	4770      	bx	lr

08002e10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b087      	sub	sp, #28
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6a1b      	ldr	r3, [r3, #32]
 8002e26:	f023 0210 	bic.w	r2, r3, #16
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	699b      	ldr	r3, [r3, #24]
 8002e32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002e3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	031b      	lsls	r3, r3, #12
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002e4c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	697a      	ldr	r2, [r7, #20]
 8002e62:	621a      	str	r2, [r3, #32]
}
 8002e64:	bf00      	nop
 8002e66:	371c      	adds	r7, #28
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bc80      	pop	{r7}
 8002e6c:	4770      	bx	lr

08002e6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b085      	sub	sp, #20
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
 8002e76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e86:	683a      	ldr	r2, [r7, #0]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	f043 0307 	orr.w	r3, r3, #7
 8002e90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	609a      	str	r2, [r3, #8]
}
 8002e98:	bf00      	nop
 8002e9a:	3714      	adds	r7, #20
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bc80      	pop	{r7}
 8002ea0:	4770      	bx	lr

08002ea2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b087      	sub	sp, #28
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	60f8      	str	r0, [r7, #12]
 8002eaa:	60b9      	str	r1, [r7, #8]
 8002eac:	607a      	str	r2, [r7, #4]
 8002eae:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002ebc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	021a      	lsls	r2, r3, #8
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	431a      	orrs	r2, r3
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	697a      	ldr	r2, [r7, #20]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	609a      	str	r2, [r3, #8]
}
 8002ed6:	bf00      	nop
 8002ed8:	371c      	adds	r7, #28
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bc80      	pop	{r7}
 8002ede:	4770      	bx	lr

08002ee0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b087      	sub	sp, #28
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	60b9      	str	r1, [r7, #8]
 8002eea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	f003 031f 	and.w	r3, r3, #31
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	6a1a      	ldr	r2, [r3, #32]
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	43db      	mvns	r3, r3
 8002f02:	401a      	ands	r2, r3
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6a1a      	ldr	r2, [r3, #32]
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	f003 031f 	and.w	r3, r3, #31
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	fa01 f303 	lsl.w	r3, r1, r3
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	621a      	str	r2, [r3, #32]
}
 8002f1e:	bf00      	nop
 8002f20:	371c      	adds	r7, #28
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr

08002f28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b085      	sub	sp, #20
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d101      	bne.n	8002f40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	e050      	b.n	8002fe2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2202      	movs	r2, #2
 8002f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68fa      	ldr	r2, [r7, #12]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a1b      	ldr	r2, [pc, #108]	@ (8002fec <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d018      	beq.n	8002fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a19      	ldr	r2, [pc, #100]	@ (8002ff0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d013      	beq.n	8002fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f96:	d00e      	beq.n	8002fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a15      	ldr	r2, [pc, #84]	@ (8002ff4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d009      	beq.n	8002fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a14      	ldr	r2, [pc, #80]	@ (8002ff8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d004      	beq.n	8002fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a12      	ldr	r2, [pc, #72]	@ (8002ffc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d10c      	bne.n	8002fd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002fbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	68ba      	ldr	r2, [r7, #8]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68ba      	ldr	r2, [r7, #8]
 8002fce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002fe0:	2300      	movs	r3, #0
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3714      	adds	r7, #20
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bc80      	pop	{r7}
 8002fea:	4770      	bx	lr
 8002fec:	40012c00 	.word	0x40012c00
 8002ff0:	40013400 	.word	0x40013400
 8002ff4:	40000400 	.word	0x40000400
 8002ff8:	40000800 	.word	0x40000800
 8002ffc:	40000c00 	.word	0x40000c00

08003000 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003000:	b480      	push	{r7}
 8003002:	b085      	sub	sp, #20
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003014:	2b01      	cmp	r3, #1
 8003016:	d101      	bne.n	800301c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003018:	2302      	movs	r3, #2
 800301a:	e03d      	b.n	8003098 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	4313      	orrs	r3, r2
 8003030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	4313      	orrs	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	4313      	orrs	r3, r2
 800304c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4313      	orrs	r3, r2
 800305a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	695b      	ldr	r3, [r3, #20]
 8003074:	4313      	orrs	r3, r2
 8003076:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	69db      	ldr	r3, [r3, #28]
 8003082:	4313      	orrs	r3, r2
 8003084:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3714      	adds	r7, #20
 800309c:	46bd      	mov	sp, r7
 800309e:	bc80      	pop	{r7}
 80030a0:	4770      	bx	lr

080030a2 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b083      	sub	sp, #12
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030aa:	bf00      	nop
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr

080030b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bc80      	pop	{r7}
 80030c4:	4770      	bx	lr

080030c6 <memset>:
 80030c6:	4603      	mov	r3, r0
 80030c8:	4402      	add	r2, r0
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d100      	bne.n	80030d0 <memset+0xa>
 80030ce:	4770      	bx	lr
 80030d0:	f803 1b01 	strb.w	r1, [r3], #1
 80030d4:	e7f9      	b.n	80030ca <memset+0x4>
	...

080030d8 <__libc_init_array>:
 80030d8:	b570      	push	{r4, r5, r6, lr}
 80030da:	2600      	movs	r6, #0
 80030dc:	4d0c      	ldr	r5, [pc, #48]	@ (8003110 <__libc_init_array+0x38>)
 80030de:	4c0d      	ldr	r4, [pc, #52]	@ (8003114 <__libc_init_array+0x3c>)
 80030e0:	1b64      	subs	r4, r4, r5
 80030e2:	10a4      	asrs	r4, r4, #2
 80030e4:	42a6      	cmp	r6, r4
 80030e6:	d109      	bne.n	80030fc <__libc_init_array+0x24>
 80030e8:	f000 fe18 	bl	8003d1c <_init>
 80030ec:	2600      	movs	r6, #0
 80030ee:	4d0a      	ldr	r5, [pc, #40]	@ (8003118 <__libc_init_array+0x40>)
 80030f0:	4c0a      	ldr	r4, [pc, #40]	@ (800311c <__libc_init_array+0x44>)
 80030f2:	1b64      	subs	r4, r4, r5
 80030f4:	10a4      	asrs	r4, r4, #2
 80030f6:	42a6      	cmp	r6, r4
 80030f8:	d105      	bne.n	8003106 <__libc_init_array+0x2e>
 80030fa:	bd70      	pop	{r4, r5, r6, pc}
 80030fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003100:	4798      	blx	r3
 8003102:	3601      	adds	r6, #1
 8003104:	e7ee      	b.n	80030e4 <__libc_init_array+0xc>
 8003106:	f855 3b04 	ldr.w	r3, [r5], #4
 800310a:	4798      	blx	r3
 800310c:	3601      	adds	r6, #1
 800310e:	e7f2      	b.n	80030f6 <__libc_init_array+0x1e>
 8003110:	08004128 	.word	0x08004128
 8003114:	08004128 	.word	0x08004128
 8003118:	08004128 	.word	0x08004128
 800311c:	0800412c 	.word	0x0800412c

08003120 <cosf>:
 8003120:	b507      	push	{r0, r1, r2, lr}
 8003122:	4a1a      	ldr	r2, [pc, #104]	@ (800318c <cosf+0x6c>)
 8003124:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8003128:	4293      	cmp	r3, r2
 800312a:	4601      	mov	r1, r0
 800312c:	d805      	bhi.n	800313a <cosf+0x1a>
 800312e:	2100      	movs	r1, #0
 8003130:	b003      	add	sp, #12
 8003132:	f85d eb04 	ldr.w	lr, [sp], #4
 8003136:	f000 b865 	b.w	8003204 <__kernel_cosf>
 800313a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800313e:	d304      	bcc.n	800314a <cosf+0x2a>
 8003140:	f7fd f874 	bl	800022c <__aeabi_fsub>
 8003144:	b003      	add	sp, #12
 8003146:	f85d fb04 	ldr.w	pc, [sp], #4
 800314a:	4669      	mov	r1, sp
 800314c:	f000 f950 	bl	80033f0 <__ieee754_rem_pio2f>
 8003150:	f000 0203 	and.w	r2, r0, #3
 8003154:	2a01      	cmp	r2, #1
 8003156:	d007      	beq.n	8003168 <cosf+0x48>
 8003158:	2a02      	cmp	r2, #2
 800315a:	d00c      	beq.n	8003176 <cosf+0x56>
 800315c:	b982      	cbnz	r2, 8003180 <cosf+0x60>
 800315e:	9901      	ldr	r1, [sp, #4]
 8003160:	9800      	ldr	r0, [sp, #0]
 8003162:	f000 f84f 	bl	8003204 <__kernel_cosf>
 8003166:	e7ed      	b.n	8003144 <cosf+0x24>
 8003168:	9901      	ldr	r1, [sp, #4]
 800316a:	9800      	ldr	r0, [sp, #0]
 800316c:	f000 f8ca 	bl	8003304 <__kernel_sinf>
 8003170:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003174:	e7e6      	b.n	8003144 <cosf+0x24>
 8003176:	9901      	ldr	r1, [sp, #4]
 8003178:	9800      	ldr	r0, [sp, #0]
 800317a:	f000 f843 	bl	8003204 <__kernel_cosf>
 800317e:	e7f7      	b.n	8003170 <cosf+0x50>
 8003180:	2201      	movs	r2, #1
 8003182:	9901      	ldr	r1, [sp, #4]
 8003184:	9800      	ldr	r0, [sp, #0]
 8003186:	f000 f8bd 	bl	8003304 <__kernel_sinf>
 800318a:	e7db      	b.n	8003144 <cosf+0x24>
 800318c:	3f490fd8 	.word	0x3f490fd8

08003190 <sinf>:
 8003190:	b507      	push	{r0, r1, r2, lr}
 8003192:	4a1b      	ldr	r2, [pc, #108]	@ (8003200 <sinf+0x70>)
 8003194:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8003198:	4293      	cmp	r3, r2
 800319a:	4601      	mov	r1, r0
 800319c:	d806      	bhi.n	80031ac <sinf+0x1c>
 800319e:	2200      	movs	r2, #0
 80031a0:	2100      	movs	r1, #0
 80031a2:	b003      	add	sp, #12
 80031a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80031a8:	f000 b8ac 	b.w	8003304 <__kernel_sinf>
 80031ac:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80031b0:	d304      	bcc.n	80031bc <sinf+0x2c>
 80031b2:	f7fd f83b 	bl	800022c <__aeabi_fsub>
 80031b6:	b003      	add	sp, #12
 80031b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80031bc:	4669      	mov	r1, sp
 80031be:	f000 f917 	bl	80033f0 <__ieee754_rem_pio2f>
 80031c2:	f000 0003 	and.w	r0, r0, #3
 80031c6:	2801      	cmp	r0, #1
 80031c8:	d008      	beq.n	80031dc <sinf+0x4c>
 80031ca:	2802      	cmp	r0, #2
 80031cc:	d00b      	beq.n	80031e6 <sinf+0x56>
 80031ce:	b990      	cbnz	r0, 80031f6 <sinf+0x66>
 80031d0:	2201      	movs	r2, #1
 80031d2:	9901      	ldr	r1, [sp, #4]
 80031d4:	9800      	ldr	r0, [sp, #0]
 80031d6:	f000 f895 	bl	8003304 <__kernel_sinf>
 80031da:	e7ec      	b.n	80031b6 <sinf+0x26>
 80031dc:	9901      	ldr	r1, [sp, #4]
 80031de:	9800      	ldr	r0, [sp, #0]
 80031e0:	f000 f810 	bl	8003204 <__kernel_cosf>
 80031e4:	e7e7      	b.n	80031b6 <sinf+0x26>
 80031e6:	2201      	movs	r2, #1
 80031e8:	9901      	ldr	r1, [sp, #4]
 80031ea:	9800      	ldr	r0, [sp, #0]
 80031ec:	f000 f88a 	bl	8003304 <__kernel_sinf>
 80031f0:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80031f4:	e7df      	b.n	80031b6 <sinf+0x26>
 80031f6:	9901      	ldr	r1, [sp, #4]
 80031f8:	9800      	ldr	r0, [sp, #0]
 80031fa:	f000 f803 	bl	8003204 <__kernel_cosf>
 80031fe:	e7f7      	b.n	80031f0 <sinf+0x60>
 8003200:	3f490fd8 	.word	0x3f490fd8

08003204 <__kernel_cosf>:
 8003204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003208:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 800320c:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8003210:	4606      	mov	r6, r0
 8003212:	4688      	mov	r8, r1
 8003214:	d203      	bcs.n	800321e <__kernel_cosf+0x1a>
 8003216:	f7fd fad9 	bl	80007cc <__aeabi_f2iz>
 800321a:	2800      	cmp	r0, #0
 800321c:	d05c      	beq.n	80032d8 <__kernel_cosf+0xd4>
 800321e:	4631      	mov	r1, r6
 8003220:	4630      	mov	r0, r6
 8003222:	f7fd f90d 	bl	8000440 <__aeabi_fmul>
 8003226:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800322a:	4604      	mov	r4, r0
 800322c:	f7fd f908 	bl	8000440 <__aeabi_fmul>
 8003230:	492b      	ldr	r1, [pc, #172]	@ (80032e0 <__kernel_cosf+0xdc>)
 8003232:	4607      	mov	r7, r0
 8003234:	4620      	mov	r0, r4
 8003236:	f7fd f903 	bl	8000440 <__aeabi_fmul>
 800323a:	492a      	ldr	r1, [pc, #168]	@ (80032e4 <__kernel_cosf+0xe0>)
 800323c:	f7fc fff8 	bl	8000230 <__addsf3>
 8003240:	4621      	mov	r1, r4
 8003242:	f7fd f8fd 	bl	8000440 <__aeabi_fmul>
 8003246:	4928      	ldr	r1, [pc, #160]	@ (80032e8 <__kernel_cosf+0xe4>)
 8003248:	f7fc fff0 	bl	800022c <__aeabi_fsub>
 800324c:	4621      	mov	r1, r4
 800324e:	f7fd f8f7 	bl	8000440 <__aeabi_fmul>
 8003252:	4926      	ldr	r1, [pc, #152]	@ (80032ec <__kernel_cosf+0xe8>)
 8003254:	f7fc ffec 	bl	8000230 <__addsf3>
 8003258:	4621      	mov	r1, r4
 800325a:	f7fd f8f1 	bl	8000440 <__aeabi_fmul>
 800325e:	4924      	ldr	r1, [pc, #144]	@ (80032f0 <__kernel_cosf+0xec>)
 8003260:	f7fc ffe4 	bl	800022c <__aeabi_fsub>
 8003264:	4621      	mov	r1, r4
 8003266:	f7fd f8eb 	bl	8000440 <__aeabi_fmul>
 800326a:	4922      	ldr	r1, [pc, #136]	@ (80032f4 <__kernel_cosf+0xf0>)
 800326c:	f7fc ffe0 	bl	8000230 <__addsf3>
 8003270:	4621      	mov	r1, r4
 8003272:	f7fd f8e5 	bl	8000440 <__aeabi_fmul>
 8003276:	4621      	mov	r1, r4
 8003278:	f7fd f8e2 	bl	8000440 <__aeabi_fmul>
 800327c:	4641      	mov	r1, r8
 800327e:	4604      	mov	r4, r0
 8003280:	4630      	mov	r0, r6
 8003282:	f7fd f8dd 	bl	8000440 <__aeabi_fmul>
 8003286:	4601      	mov	r1, r0
 8003288:	4620      	mov	r0, r4
 800328a:	f7fc ffcf 	bl	800022c <__aeabi_fsub>
 800328e:	4b1a      	ldr	r3, [pc, #104]	@ (80032f8 <__kernel_cosf+0xf4>)
 8003290:	4604      	mov	r4, r0
 8003292:	429d      	cmp	r5, r3
 8003294:	d80a      	bhi.n	80032ac <__kernel_cosf+0xa8>
 8003296:	4601      	mov	r1, r0
 8003298:	4638      	mov	r0, r7
 800329a:	f7fc ffc7 	bl	800022c <__aeabi_fsub>
 800329e:	4601      	mov	r1, r0
 80032a0:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80032a4:	f7fc ffc2 	bl	800022c <__aeabi_fsub>
 80032a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032ac:	4b13      	ldr	r3, [pc, #76]	@ (80032fc <__kernel_cosf+0xf8>)
 80032ae:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80032b2:	429d      	cmp	r5, r3
 80032b4:	bf8c      	ite	hi
 80032b6:	4d12      	ldrhi	r5, [pc, #72]	@ (8003300 <__kernel_cosf+0xfc>)
 80032b8:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 80032bc:	4629      	mov	r1, r5
 80032be:	f7fc ffb5 	bl	800022c <__aeabi_fsub>
 80032c2:	4629      	mov	r1, r5
 80032c4:	4606      	mov	r6, r0
 80032c6:	4638      	mov	r0, r7
 80032c8:	f7fc ffb0 	bl	800022c <__aeabi_fsub>
 80032cc:	4621      	mov	r1, r4
 80032ce:	f7fc ffad 	bl	800022c <__aeabi_fsub>
 80032d2:	4601      	mov	r1, r0
 80032d4:	4630      	mov	r0, r6
 80032d6:	e7e5      	b.n	80032a4 <__kernel_cosf+0xa0>
 80032d8:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80032dc:	e7e4      	b.n	80032a8 <__kernel_cosf+0xa4>
 80032de:	bf00      	nop
 80032e0:	ad47d74e 	.word	0xad47d74e
 80032e4:	310f74f6 	.word	0x310f74f6
 80032e8:	3493f27c 	.word	0x3493f27c
 80032ec:	37d00d01 	.word	0x37d00d01
 80032f0:	3ab60b61 	.word	0x3ab60b61
 80032f4:	3d2aaaab 	.word	0x3d2aaaab
 80032f8:	3e999999 	.word	0x3e999999
 80032fc:	3f480000 	.word	0x3f480000
 8003300:	3e900000 	.word	0x3e900000

08003304 <__kernel_sinf>:
 8003304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003308:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800330c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8003310:	4604      	mov	r4, r0
 8003312:	460f      	mov	r7, r1
 8003314:	4691      	mov	r9, r2
 8003316:	d203      	bcs.n	8003320 <__kernel_sinf+0x1c>
 8003318:	f7fd fa58 	bl	80007cc <__aeabi_f2iz>
 800331c:	2800      	cmp	r0, #0
 800331e:	d035      	beq.n	800338c <__kernel_sinf+0x88>
 8003320:	4621      	mov	r1, r4
 8003322:	4620      	mov	r0, r4
 8003324:	f7fd f88c 	bl	8000440 <__aeabi_fmul>
 8003328:	4605      	mov	r5, r0
 800332a:	4601      	mov	r1, r0
 800332c:	4620      	mov	r0, r4
 800332e:	f7fd f887 	bl	8000440 <__aeabi_fmul>
 8003332:	4929      	ldr	r1, [pc, #164]	@ (80033d8 <__kernel_sinf+0xd4>)
 8003334:	4606      	mov	r6, r0
 8003336:	4628      	mov	r0, r5
 8003338:	f7fd f882 	bl	8000440 <__aeabi_fmul>
 800333c:	4927      	ldr	r1, [pc, #156]	@ (80033dc <__kernel_sinf+0xd8>)
 800333e:	f7fc ff75 	bl	800022c <__aeabi_fsub>
 8003342:	4629      	mov	r1, r5
 8003344:	f7fd f87c 	bl	8000440 <__aeabi_fmul>
 8003348:	4925      	ldr	r1, [pc, #148]	@ (80033e0 <__kernel_sinf+0xdc>)
 800334a:	f7fc ff71 	bl	8000230 <__addsf3>
 800334e:	4629      	mov	r1, r5
 8003350:	f7fd f876 	bl	8000440 <__aeabi_fmul>
 8003354:	4923      	ldr	r1, [pc, #140]	@ (80033e4 <__kernel_sinf+0xe0>)
 8003356:	f7fc ff69 	bl	800022c <__aeabi_fsub>
 800335a:	4629      	mov	r1, r5
 800335c:	f7fd f870 	bl	8000440 <__aeabi_fmul>
 8003360:	4921      	ldr	r1, [pc, #132]	@ (80033e8 <__kernel_sinf+0xe4>)
 8003362:	f7fc ff65 	bl	8000230 <__addsf3>
 8003366:	4680      	mov	r8, r0
 8003368:	f1b9 0f00 	cmp.w	r9, #0
 800336c:	d111      	bne.n	8003392 <__kernel_sinf+0x8e>
 800336e:	4601      	mov	r1, r0
 8003370:	4628      	mov	r0, r5
 8003372:	f7fd f865 	bl	8000440 <__aeabi_fmul>
 8003376:	491d      	ldr	r1, [pc, #116]	@ (80033ec <__kernel_sinf+0xe8>)
 8003378:	f7fc ff58 	bl	800022c <__aeabi_fsub>
 800337c:	4631      	mov	r1, r6
 800337e:	f7fd f85f 	bl	8000440 <__aeabi_fmul>
 8003382:	4601      	mov	r1, r0
 8003384:	4620      	mov	r0, r4
 8003386:	f7fc ff53 	bl	8000230 <__addsf3>
 800338a:	4604      	mov	r4, r0
 800338c:	4620      	mov	r0, r4
 800338e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003392:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8003396:	4638      	mov	r0, r7
 8003398:	f7fd f852 	bl	8000440 <__aeabi_fmul>
 800339c:	4641      	mov	r1, r8
 800339e:	4681      	mov	r9, r0
 80033a0:	4630      	mov	r0, r6
 80033a2:	f7fd f84d 	bl	8000440 <__aeabi_fmul>
 80033a6:	4601      	mov	r1, r0
 80033a8:	4648      	mov	r0, r9
 80033aa:	f7fc ff3f 	bl	800022c <__aeabi_fsub>
 80033ae:	4629      	mov	r1, r5
 80033b0:	f7fd f846 	bl	8000440 <__aeabi_fmul>
 80033b4:	4639      	mov	r1, r7
 80033b6:	f7fc ff39 	bl	800022c <__aeabi_fsub>
 80033ba:	490c      	ldr	r1, [pc, #48]	@ (80033ec <__kernel_sinf+0xe8>)
 80033bc:	4605      	mov	r5, r0
 80033be:	4630      	mov	r0, r6
 80033c0:	f7fd f83e 	bl	8000440 <__aeabi_fmul>
 80033c4:	4601      	mov	r1, r0
 80033c6:	4628      	mov	r0, r5
 80033c8:	f7fc ff32 	bl	8000230 <__addsf3>
 80033cc:	4601      	mov	r1, r0
 80033ce:	4620      	mov	r0, r4
 80033d0:	f7fc ff2c 	bl	800022c <__aeabi_fsub>
 80033d4:	e7d9      	b.n	800338a <__kernel_sinf+0x86>
 80033d6:	bf00      	nop
 80033d8:	2f2ec9d3 	.word	0x2f2ec9d3
 80033dc:	32d72f34 	.word	0x32d72f34
 80033e0:	3638ef1b 	.word	0x3638ef1b
 80033e4:	39500d01 	.word	0x39500d01
 80033e8:	3c088889 	.word	0x3c088889
 80033ec:	3e2aaaab 	.word	0x3e2aaaab

080033f0 <__ieee754_rem_pio2f>:
 80033f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033f4:	4aa4      	ldr	r2, [pc, #656]	@ (8003688 <__ieee754_rem_pio2f+0x298>)
 80033f6:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 80033fa:	4590      	cmp	r8, r2
 80033fc:	460c      	mov	r4, r1
 80033fe:	4682      	mov	sl, r0
 8003400:	b087      	sub	sp, #28
 8003402:	d804      	bhi.n	800340e <__ieee754_rem_pio2f+0x1e>
 8003404:	2300      	movs	r3, #0
 8003406:	6008      	str	r0, [r1, #0]
 8003408:	604b      	str	r3, [r1, #4]
 800340a:	2500      	movs	r5, #0
 800340c:	e01d      	b.n	800344a <__ieee754_rem_pio2f+0x5a>
 800340e:	4a9f      	ldr	r2, [pc, #636]	@ (800368c <__ieee754_rem_pio2f+0x29c>)
 8003410:	4590      	cmp	r8, r2
 8003412:	d84f      	bhi.n	80034b4 <__ieee754_rem_pio2f+0xc4>
 8003414:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8003418:	2800      	cmp	r0, #0
 800341a:	499d      	ldr	r1, [pc, #628]	@ (8003690 <__ieee754_rem_pio2f+0x2a0>)
 800341c:	4f9d      	ldr	r7, [pc, #628]	@ (8003694 <__ieee754_rem_pio2f+0x2a4>)
 800341e:	f025 050f 	bic.w	r5, r5, #15
 8003422:	dd24      	ble.n	800346e <__ieee754_rem_pio2f+0x7e>
 8003424:	f7fc ff02 	bl	800022c <__aeabi_fsub>
 8003428:	42bd      	cmp	r5, r7
 800342a:	4606      	mov	r6, r0
 800342c:	d011      	beq.n	8003452 <__ieee754_rem_pio2f+0x62>
 800342e:	499a      	ldr	r1, [pc, #616]	@ (8003698 <__ieee754_rem_pio2f+0x2a8>)
 8003430:	f7fc fefc 	bl	800022c <__aeabi_fsub>
 8003434:	4601      	mov	r1, r0
 8003436:	4605      	mov	r5, r0
 8003438:	4630      	mov	r0, r6
 800343a:	f7fc fef7 	bl	800022c <__aeabi_fsub>
 800343e:	4996      	ldr	r1, [pc, #600]	@ (8003698 <__ieee754_rem_pio2f+0x2a8>)
 8003440:	f7fc fef4 	bl	800022c <__aeabi_fsub>
 8003444:	6025      	str	r5, [r4, #0]
 8003446:	2501      	movs	r5, #1
 8003448:	6060      	str	r0, [r4, #4]
 800344a:	4628      	mov	r0, r5
 800344c:	b007      	add	sp, #28
 800344e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003452:	4992      	ldr	r1, [pc, #584]	@ (800369c <__ieee754_rem_pio2f+0x2ac>)
 8003454:	f7fc feea 	bl	800022c <__aeabi_fsub>
 8003458:	4991      	ldr	r1, [pc, #580]	@ (80036a0 <__ieee754_rem_pio2f+0x2b0>)
 800345a:	4606      	mov	r6, r0
 800345c:	f7fc fee6 	bl	800022c <__aeabi_fsub>
 8003460:	4601      	mov	r1, r0
 8003462:	4605      	mov	r5, r0
 8003464:	4630      	mov	r0, r6
 8003466:	f7fc fee1 	bl	800022c <__aeabi_fsub>
 800346a:	498d      	ldr	r1, [pc, #564]	@ (80036a0 <__ieee754_rem_pio2f+0x2b0>)
 800346c:	e7e8      	b.n	8003440 <__ieee754_rem_pio2f+0x50>
 800346e:	f7fc fedf 	bl	8000230 <__addsf3>
 8003472:	42bd      	cmp	r5, r7
 8003474:	4606      	mov	r6, r0
 8003476:	d00f      	beq.n	8003498 <__ieee754_rem_pio2f+0xa8>
 8003478:	4987      	ldr	r1, [pc, #540]	@ (8003698 <__ieee754_rem_pio2f+0x2a8>)
 800347a:	f7fc fed9 	bl	8000230 <__addsf3>
 800347e:	4601      	mov	r1, r0
 8003480:	4605      	mov	r5, r0
 8003482:	4630      	mov	r0, r6
 8003484:	f7fc fed2 	bl	800022c <__aeabi_fsub>
 8003488:	4983      	ldr	r1, [pc, #524]	@ (8003698 <__ieee754_rem_pio2f+0x2a8>)
 800348a:	f7fc fed1 	bl	8000230 <__addsf3>
 800348e:	6025      	str	r5, [r4, #0]
 8003490:	6060      	str	r0, [r4, #4]
 8003492:	f04f 35ff 	mov.w	r5, #4294967295
 8003496:	e7d8      	b.n	800344a <__ieee754_rem_pio2f+0x5a>
 8003498:	4980      	ldr	r1, [pc, #512]	@ (800369c <__ieee754_rem_pio2f+0x2ac>)
 800349a:	f7fc fec9 	bl	8000230 <__addsf3>
 800349e:	4980      	ldr	r1, [pc, #512]	@ (80036a0 <__ieee754_rem_pio2f+0x2b0>)
 80034a0:	4606      	mov	r6, r0
 80034a2:	f7fc fec5 	bl	8000230 <__addsf3>
 80034a6:	4601      	mov	r1, r0
 80034a8:	4605      	mov	r5, r0
 80034aa:	4630      	mov	r0, r6
 80034ac:	f7fc febe 	bl	800022c <__aeabi_fsub>
 80034b0:	497b      	ldr	r1, [pc, #492]	@ (80036a0 <__ieee754_rem_pio2f+0x2b0>)
 80034b2:	e7ea      	b.n	800348a <__ieee754_rem_pio2f+0x9a>
 80034b4:	4a7b      	ldr	r2, [pc, #492]	@ (80036a4 <__ieee754_rem_pio2f+0x2b4>)
 80034b6:	4590      	cmp	r8, r2
 80034b8:	f200 8095 	bhi.w	80035e6 <__ieee754_rem_pio2f+0x1f6>
 80034bc:	f000 f8fe 	bl	80036bc <fabsf>
 80034c0:	4979      	ldr	r1, [pc, #484]	@ (80036a8 <__ieee754_rem_pio2f+0x2b8>)
 80034c2:	4606      	mov	r6, r0
 80034c4:	f7fc ffbc 	bl	8000440 <__aeabi_fmul>
 80034c8:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80034cc:	f7fc feb0 	bl	8000230 <__addsf3>
 80034d0:	f7fd f97c 	bl	80007cc <__aeabi_f2iz>
 80034d4:	4605      	mov	r5, r0
 80034d6:	f7fc ff5f 	bl	8000398 <__aeabi_i2f>
 80034da:	496d      	ldr	r1, [pc, #436]	@ (8003690 <__ieee754_rem_pio2f+0x2a0>)
 80034dc:	4681      	mov	r9, r0
 80034de:	f7fc ffaf 	bl	8000440 <__aeabi_fmul>
 80034e2:	4601      	mov	r1, r0
 80034e4:	4630      	mov	r0, r6
 80034e6:	f7fc fea1 	bl	800022c <__aeabi_fsub>
 80034ea:	496b      	ldr	r1, [pc, #428]	@ (8003698 <__ieee754_rem_pio2f+0x2a8>)
 80034ec:	4607      	mov	r7, r0
 80034ee:	4648      	mov	r0, r9
 80034f0:	f7fc ffa6 	bl	8000440 <__aeabi_fmul>
 80034f4:	2d1f      	cmp	r5, #31
 80034f6:	4606      	mov	r6, r0
 80034f8:	dc0e      	bgt.n	8003518 <__ieee754_rem_pio2f+0x128>
 80034fa:	4a6c      	ldr	r2, [pc, #432]	@ (80036ac <__ieee754_rem_pio2f+0x2bc>)
 80034fc:	1e69      	subs	r1, r5, #1
 80034fe:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8003502:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 8003506:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800350a:	4293      	cmp	r3, r2
 800350c:	d004      	beq.n	8003518 <__ieee754_rem_pio2f+0x128>
 800350e:	4631      	mov	r1, r6
 8003510:	4638      	mov	r0, r7
 8003512:	f7fc fe8b 	bl	800022c <__aeabi_fsub>
 8003516:	e00b      	b.n	8003530 <__ieee754_rem_pio2f+0x140>
 8003518:	4631      	mov	r1, r6
 800351a:	4638      	mov	r0, r7
 800351c:	f7fc fe86 	bl	800022c <__aeabi_fsub>
 8003520:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8003524:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 8003528:	2b08      	cmp	r3, #8
 800352a:	ea4f 5be8 	mov.w	fp, r8, asr #23
 800352e:	dc01      	bgt.n	8003534 <__ieee754_rem_pio2f+0x144>
 8003530:	6020      	str	r0, [r4, #0]
 8003532:	e026      	b.n	8003582 <__ieee754_rem_pio2f+0x192>
 8003534:	4959      	ldr	r1, [pc, #356]	@ (800369c <__ieee754_rem_pio2f+0x2ac>)
 8003536:	4648      	mov	r0, r9
 8003538:	f7fc ff82 	bl	8000440 <__aeabi_fmul>
 800353c:	4606      	mov	r6, r0
 800353e:	4601      	mov	r1, r0
 8003540:	4638      	mov	r0, r7
 8003542:	f7fc fe73 	bl	800022c <__aeabi_fsub>
 8003546:	4601      	mov	r1, r0
 8003548:	4680      	mov	r8, r0
 800354a:	4638      	mov	r0, r7
 800354c:	f7fc fe6e 	bl	800022c <__aeabi_fsub>
 8003550:	4631      	mov	r1, r6
 8003552:	f7fc fe6b 	bl	800022c <__aeabi_fsub>
 8003556:	4606      	mov	r6, r0
 8003558:	4951      	ldr	r1, [pc, #324]	@ (80036a0 <__ieee754_rem_pio2f+0x2b0>)
 800355a:	4648      	mov	r0, r9
 800355c:	f7fc ff70 	bl	8000440 <__aeabi_fmul>
 8003560:	4631      	mov	r1, r6
 8003562:	f7fc fe63 	bl	800022c <__aeabi_fsub>
 8003566:	4601      	mov	r1, r0
 8003568:	4606      	mov	r6, r0
 800356a:	4640      	mov	r0, r8
 800356c:	f7fc fe5e 	bl	800022c <__aeabi_fsub>
 8003570:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8003574:	ebab 0b03 	sub.w	fp, fp, r3
 8003578:	f1bb 0f19 	cmp.w	fp, #25
 800357c:	dc18      	bgt.n	80035b0 <__ieee754_rem_pio2f+0x1c0>
 800357e:	4647      	mov	r7, r8
 8003580:	6020      	str	r0, [r4, #0]
 8003582:	f8d4 8000 	ldr.w	r8, [r4]
 8003586:	4638      	mov	r0, r7
 8003588:	4641      	mov	r1, r8
 800358a:	f7fc fe4f 	bl	800022c <__aeabi_fsub>
 800358e:	4631      	mov	r1, r6
 8003590:	f7fc fe4c 	bl	800022c <__aeabi_fsub>
 8003594:	f1ba 0f00 	cmp.w	sl, #0
 8003598:	6060      	str	r0, [r4, #4]
 800359a:	f6bf af56 	bge.w	800344a <__ieee754_rem_pio2f+0x5a>
 800359e:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 80035a2:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80035a6:	f8c4 8000 	str.w	r8, [r4]
 80035aa:	6060      	str	r0, [r4, #4]
 80035ac:	426d      	negs	r5, r5
 80035ae:	e74c      	b.n	800344a <__ieee754_rem_pio2f+0x5a>
 80035b0:	493f      	ldr	r1, [pc, #252]	@ (80036b0 <__ieee754_rem_pio2f+0x2c0>)
 80035b2:	4648      	mov	r0, r9
 80035b4:	f7fc ff44 	bl	8000440 <__aeabi_fmul>
 80035b8:	4606      	mov	r6, r0
 80035ba:	4601      	mov	r1, r0
 80035bc:	4640      	mov	r0, r8
 80035be:	f7fc fe35 	bl	800022c <__aeabi_fsub>
 80035c2:	4601      	mov	r1, r0
 80035c4:	4607      	mov	r7, r0
 80035c6:	4640      	mov	r0, r8
 80035c8:	f7fc fe30 	bl	800022c <__aeabi_fsub>
 80035cc:	4631      	mov	r1, r6
 80035ce:	f7fc fe2d 	bl	800022c <__aeabi_fsub>
 80035d2:	4606      	mov	r6, r0
 80035d4:	4937      	ldr	r1, [pc, #220]	@ (80036b4 <__ieee754_rem_pio2f+0x2c4>)
 80035d6:	4648      	mov	r0, r9
 80035d8:	f7fc ff32 	bl	8000440 <__aeabi_fmul>
 80035dc:	4631      	mov	r1, r6
 80035de:	f7fc fe25 	bl	800022c <__aeabi_fsub>
 80035e2:	4606      	mov	r6, r0
 80035e4:	e793      	b.n	800350e <__ieee754_rem_pio2f+0x11e>
 80035e6:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80035ea:	d305      	bcc.n	80035f8 <__ieee754_rem_pio2f+0x208>
 80035ec:	4601      	mov	r1, r0
 80035ee:	f7fc fe1d 	bl	800022c <__aeabi_fsub>
 80035f2:	6060      	str	r0, [r4, #4]
 80035f4:	6020      	str	r0, [r4, #0]
 80035f6:	e708      	b.n	800340a <__ieee754_rem_pio2f+0x1a>
 80035f8:	ea4f 56e8 	mov.w	r6, r8, asr #23
 80035fc:	3e86      	subs	r6, #134	@ 0x86
 80035fe:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 8003602:	4640      	mov	r0, r8
 8003604:	f7fd f8e2 	bl	80007cc <__aeabi_f2iz>
 8003608:	f7fc fec6 	bl	8000398 <__aeabi_i2f>
 800360c:	4601      	mov	r1, r0
 800360e:	9003      	str	r0, [sp, #12]
 8003610:	4640      	mov	r0, r8
 8003612:	f7fc fe0b 	bl	800022c <__aeabi_fsub>
 8003616:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800361a:	f7fc ff11 	bl	8000440 <__aeabi_fmul>
 800361e:	4607      	mov	r7, r0
 8003620:	f7fd f8d4 	bl	80007cc <__aeabi_f2iz>
 8003624:	f7fc feb8 	bl	8000398 <__aeabi_i2f>
 8003628:	4601      	mov	r1, r0
 800362a:	9004      	str	r0, [sp, #16]
 800362c:	4605      	mov	r5, r0
 800362e:	4638      	mov	r0, r7
 8003630:	f7fc fdfc 	bl	800022c <__aeabi_fsub>
 8003634:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003638:	f7fc ff02 	bl	8000440 <__aeabi_fmul>
 800363c:	2100      	movs	r1, #0
 800363e:	9005      	str	r0, [sp, #20]
 8003640:	f7fd f892 	bl	8000768 <__aeabi_fcmpeq>
 8003644:	b1f0      	cbz	r0, 8003684 <__ieee754_rem_pio2f+0x294>
 8003646:	2100      	movs	r1, #0
 8003648:	4628      	mov	r0, r5
 800364a:	f7fd f88d 	bl	8000768 <__aeabi_fcmpeq>
 800364e:	2800      	cmp	r0, #0
 8003650:	bf14      	ite	ne
 8003652:	2301      	movne	r3, #1
 8003654:	2302      	moveq	r3, #2
 8003656:	4a18      	ldr	r2, [pc, #96]	@ (80036b8 <__ieee754_rem_pio2f+0x2c8>)
 8003658:	4621      	mov	r1, r4
 800365a:	9201      	str	r2, [sp, #4]
 800365c:	2202      	movs	r2, #2
 800365e:	a803      	add	r0, sp, #12
 8003660:	9200      	str	r2, [sp, #0]
 8003662:	4632      	mov	r2, r6
 8003664:	f000 f82e 	bl	80036c4 <__kernel_rem_pio2f>
 8003668:	f1ba 0f00 	cmp.w	sl, #0
 800366c:	4605      	mov	r5, r0
 800366e:	f6bf aeec 	bge.w	800344a <__ieee754_rem_pio2f+0x5a>
 8003672:	6823      	ldr	r3, [r4, #0]
 8003674:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003678:	6023      	str	r3, [r4, #0]
 800367a:	6863      	ldr	r3, [r4, #4]
 800367c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003680:	6063      	str	r3, [r4, #4]
 8003682:	e793      	b.n	80035ac <__ieee754_rem_pio2f+0x1bc>
 8003684:	2303      	movs	r3, #3
 8003686:	e7e6      	b.n	8003656 <__ieee754_rem_pio2f+0x266>
 8003688:	3f490fd8 	.word	0x3f490fd8
 800368c:	4016cbe3 	.word	0x4016cbe3
 8003690:	3fc90f80 	.word	0x3fc90f80
 8003694:	3fc90fd0 	.word	0x3fc90fd0
 8003698:	37354443 	.word	0x37354443
 800369c:	37354400 	.word	0x37354400
 80036a0:	2e85a308 	.word	0x2e85a308
 80036a4:	43490f80 	.word	0x43490f80
 80036a8:	3f22f984 	.word	0x3f22f984
 80036ac:	08003d58 	.word	0x08003d58
 80036b0:	2e85a300 	.word	0x2e85a300
 80036b4:	248d3132 	.word	0x248d3132
 80036b8:	08003dd8 	.word	0x08003dd8

080036bc <fabsf>:
 80036bc:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80036c0:	4770      	bx	lr
	...

080036c4 <__kernel_rem_pio2f>:
 80036c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036c8:	b0db      	sub	sp, #364	@ 0x16c
 80036ca:	9202      	str	r2, [sp, #8]
 80036cc:	9304      	str	r3, [sp, #16]
 80036ce:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 80036d0:	4bac      	ldr	r3, [pc, #688]	@ (8003984 <__kernel_rem_pio2f+0x2c0>)
 80036d2:	9005      	str	r0, [sp, #20]
 80036d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036d8:	9100      	str	r1, [sp, #0]
 80036da:	9301      	str	r3, [sp, #4]
 80036dc:	9b04      	ldr	r3, [sp, #16]
 80036de:	3b01      	subs	r3, #1
 80036e0:	9303      	str	r3, [sp, #12]
 80036e2:	9b02      	ldr	r3, [sp, #8]
 80036e4:	1d1a      	adds	r2, r3, #4
 80036e6:	f2c0 8099 	blt.w	800381c <__kernel_rem_pio2f+0x158>
 80036ea:	1edc      	subs	r4, r3, #3
 80036ec:	bf48      	it	mi
 80036ee:	1d1c      	addmi	r4, r3, #4
 80036f0:	10e4      	asrs	r4, r4, #3
 80036f2:	2500      	movs	r5, #0
 80036f4:	f04f 0b00 	mov.w	fp, #0
 80036f8:	1c67      	adds	r7, r4, #1
 80036fa:	00fb      	lsls	r3, r7, #3
 80036fc:	9306      	str	r3, [sp, #24]
 80036fe:	9b02      	ldr	r3, [sp, #8]
 8003700:	9a03      	ldr	r2, [sp, #12]
 8003702:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 8003706:	9b01      	ldr	r3, [sp, #4]
 8003708:	eba4 0802 	sub.w	r8, r4, r2
 800370c:	eb03 0902 	add.w	r9, r3, r2
 8003710:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8003712:	ae1e      	add	r6, sp, #120	@ 0x78
 8003714:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8003718:	454d      	cmp	r5, r9
 800371a:	f340 8081 	ble.w	8003820 <__kernel_rem_pio2f+0x15c>
 800371e:	9a04      	ldr	r2, [sp, #16]
 8003720:	ab1e      	add	r3, sp, #120	@ 0x78
 8003722:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 8003726:	f04f 0900 	mov.w	r9, #0
 800372a:	2300      	movs	r3, #0
 800372c:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8003730:	9a01      	ldr	r2, [sp, #4]
 8003732:	4591      	cmp	r9, r2
 8003734:	f340 809a 	ble.w	800386c <__kernel_rem_pio2f+0x1a8>
 8003738:	4613      	mov	r3, r2
 800373a:	aa0a      	add	r2, sp, #40	@ 0x28
 800373c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003740:	9308      	str	r3, [sp, #32]
 8003742:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8003744:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003748:	9c01      	ldr	r4, [sp, #4]
 800374a:	9307      	str	r3, [sp, #28]
 800374c:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 8003750:	4646      	mov	r6, r8
 8003752:	4625      	mov	r5, r4
 8003754:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8003758:	ab5a      	add	r3, sp, #360	@ 0x168
 800375a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800375e:	f853 bc50 	ldr.w	fp, [r3, #-80]
 8003762:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8003766:	2d00      	cmp	r5, #0
 8003768:	f300 8085 	bgt.w	8003876 <__kernel_rem_pio2f+0x1b2>
 800376c:	4639      	mov	r1, r7
 800376e:	4658      	mov	r0, fp
 8003770:	f000 fa46 	bl	8003c00 <scalbnf>
 8003774:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8003778:	4605      	mov	r5, r0
 800377a:	f7fc fe61 	bl	8000440 <__aeabi_fmul>
 800377e:	f000 fa8b 	bl	8003c98 <floorf>
 8003782:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8003786:	f7fc fe5b 	bl	8000440 <__aeabi_fmul>
 800378a:	4601      	mov	r1, r0
 800378c:	4628      	mov	r0, r5
 800378e:	f7fc fd4d 	bl	800022c <__aeabi_fsub>
 8003792:	4605      	mov	r5, r0
 8003794:	f7fd f81a 	bl	80007cc <__aeabi_f2iz>
 8003798:	4606      	mov	r6, r0
 800379a:	f7fc fdfd 	bl	8000398 <__aeabi_i2f>
 800379e:	4601      	mov	r1, r0
 80037a0:	4628      	mov	r0, r5
 80037a2:	f7fc fd43 	bl	800022c <__aeabi_fsub>
 80037a6:	2f00      	cmp	r7, #0
 80037a8:	4681      	mov	r9, r0
 80037aa:	f340 8081 	ble.w	80038b0 <__kernel_rem_pio2f+0x1ec>
 80037ae:	1e62      	subs	r2, r4, #1
 80037b0:	ab0a      	add	r3, sp, #40	@ 0x28
 80037b2:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 80037b6:	f1c7 0108 	rsb	r1, r7, #8
 80037ba:	fa45 f301 	asr.w	r3, r5, r1
 80037be:	441e      	add	r6, r3
 80037c0:	408b      	lsls	r3, r1
 80037c2:	1aed      	subs	r5, r5, r3
 80037c4:	ab0a      	add	r3, sp, #40	@ 0x28
 80037c6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80037ca:	f1c7 0307 	rsb	r3, r7, #7
 80037ce:	411d      	asrs	r5, r3
 80037d0:	2d00      	cmp	r5, #0
 80037d2:	dd7a      	ble.n	80038ca <__kernel_rem_pio2f+0x206>
 80037d4:	2200      	movs	r2, #0
 80037d6:	4692      	mov	sl, r2
 80037d8:	3601      	adds	r6, #1
 80037da:	4294      	cmp	r4, r2
 80037dc:	f300 80aa 	bgt.w	8003934 <__kernel_rem_pio2f+0x270>
 80037e0:	2f00      	cmp	r7, #0
 80037e2:	dd05      	ble.n	80037f0 <__kernel_rem_pio2f+0x12c>
 80037e4:	2f01      	cmp	r7, #1
 80037e6:	f000 80b6 	beq.w	8003956 <__kernel_rem_pio2f+0x292>
 80037ea:	2f02      	cmp	r7, #2
 80037ec:	f000 80bd 	beq.w	800396a <__kernel_rem_pio2f+0x2a6>
 80037f0:	2d02      	cmp	r5, #2
 80037f2:	d16a      	bne.n	80038ca <__kernel_rem_pio2f+0x206>
 80037f4:	4649      	mov	r1, r9
 80037f6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80037fa:	f7fc fd17 	bl	800022c <__aeabi_fsub>
 80037fe:	4681      	mov	r9, r0
 8003800:	f1ba 0f00 	cmp.w	sl, #0
 8003804:	d061      	beq.n	80038ca <__kernel_rem_pio2f+0x206>
 8003806:	4639      	mov	r1, r7
 8003808:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800380c:	f000 f9f8 	bl	8003c00 <scalbnf>
 8003810:	4601      	mov	r1, r0
 8003812:	4648      	mov	r0, r9
 8003814:	f7fc fd0a 	bl	800022c <__aeabi_fsub>
 8003818:	4681      	mov	r9, r0
 800381a:	e056      	b.n	80038ca <__kernel_rem_pio2f+0x206>
 800381c:	2400      	movs	r4, #0
 800381e:	e768      	b.n	80036f2 <__kernel_rem_pio2f+0x2e>
 8003820:	eb18 0f05 	cmn.w	r8, r5
 8003824:	d407      	bmi.n	8003836 <__kernel_rem_pio2f+0x172>
 8003826:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800382a:	f7fc fdb5 	bl	8000398 <__aeabi_i2f>
 800382e:	f846 0b04 	str.w	r0, [r6], #4
 8003832:	3501      	adds	r5, #1
 8003834:	e770      	b.n	8003718 <__kernel_rem_pio2f+0x54>
 8003836:	4658      	mov	r0, fp
 8003838:	e7f9      	b.n	800382e <__kernel_rem_pio2f+0x16a>
 800383a:	9307      	str	r3, [sp, #28]
 800383c:	9b05      	ldr	r3, [sp, #20]
 800383e:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 8003842:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003846:	f7fc fdfb 	bl	8000440 <__aeabi_fmul>
 800384a:	4601      	mov	r1, r0
 800384c:	4630      	mov	r0, r6
 800384e:	f7fc fcef 	bl	8000230 <__addsf3>
 8003852:	4606      	mov	r6, r0
 8003854:	9b07      	ldr	r3, [sp, #28]
 8003856:	f108 0801 	add.w	r8, r8, #1
 800385a:	9a03      	ldr	r2, [sp, #12]
 800385c:	4590      	cmp	r8, r2
 800385e:	ddec      	ble.n	800383a <__kernel_rem_pio2f+0x176>
 8003860:	f84a 6b04 	str.w	r6, [sl], #4
 8003864:	f109 0901 	add.w	r9, r9, #1
 8003868:	3504      	adds	r5, #4
 800386a:	e761      	b.n	8003730 <__kernel_rem_pio2f+0x6c>
 800386c:	46ab      	mov	fp, r5
 800386e:	461e      	mov	r6, r3
 8003870:	f04f 0800 	mov.w	r8, #0
 8003874:	e7f1      	b.n	800385a <__kernel_rem_pio2f+0x196>
 8003876:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 800387a:	4658      	mov	r0, fp
 800387c:	f7fc fde0 	bl	8000440 <__aeabi_fmul>
 8003880:	f7fc ffa4 	bl	80007cc <__aeabi_f2iz>
 8003884:	f7fc fd88 	bl	8000398 <__aeabi_i2f>
 8003888:	4649      	mov	r1, r9
 800388a:	9009      	str	r0, [sp, #36]	@ 0x24
 800388c:	f7fc fdd8 	bl	8000440 <__aeabi_fmul>
 8003890:	4601      	mov	r1, r0
 8003892:	4658      	mov	r0, fp
 8003894:	f7fc fcca 	bl	800022c <__aeabi_fsub>
 8003898:	f7fc ff98 	bl	80007cc <__aeabi_f2iz>
 800389c:	3d01      	subs	r5, #1
 800389e:	f846 0b04 	str.w	r0, [r6], #4
 80038a2:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 80038a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80038a8:	f7fc fcc2 	bl	8000230 <__addsf3>
 80038ac:	4683      	mov	fp, r0
 80038ae:	e75a      	b.n	8003766 <__kernel_rem_pio2f+0xa2>
 80038b0:	d105      	bne.n	80038be <__kernel_rem_pio2f+0x1fa>
 80038b2:	1e63      	subs	r3, r4, #1
 80038b4:	aa0a      	add	r2, sp, #40	@ 0x28
 80038b6:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80038ba:	11ed      	asrs	r5, r5, #7
 80038bc:	e788      	b.n	80037d0 <__kernel_rem_pio2f+0x10c>
 80038be:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80038c2:	f7fc ff6f 	bl	80007a4 <__aeabi_fcmpge>
 80038c6:	4605      	mov	r5, r0
 80038c8:	bb90      	cbnz	r0, 8003930 <__kernel_rem_pio2f+0x26c>
 80038ca:	2100      	movs	r1, #0
 80038cc:	4648      	mov	r0, r9
 80038ce:	f7fc ff4b 	bl	8000768 <__aeabi_fcmpeq>
 80038d2:	2800      	cmp	r0, #0
 80038d4:	f000 8090 	beq.w	80039f8 <__kernel_rem_pio2f+0x334>
 80038d8:	2200      	movs	r2, #0
 80038da:	1e63      	subs	r3, r4, #1
 80038dc:	9901      	ldr	r1, [sp, #4]
 80038de:	428b      	cmp	r3, r1
 80038e0:	da4a      	bge.n	8003978 <__kernel_rem_pio2f+0x2b4>
 80038e2:	2a00      	cmp	r2, #0
 80038e4:	d076      	beq.n	80039d4 <__kernel_rem_pio2f+0x310>
 80038e6:	3c01      	subs	r4, #1
 80038e8:	ab0a      	add	r3, sp, #40	@ 0x28
 80038ea:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80038ee:	3f08      	subs	r7, #8
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d0f8      	beq.n	80038e6 <__kernel_rem_pio2f+0x222>
 80038f4:	4639      	mov	r1, r7
 80038f6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80038fa:	f000 f981 	bl	8003c00 <scalbnf>
 80038fe:	46a2      	mov	sl, r4
 8003900:	4607      	mov	r7, r0
 8003902:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 8003906:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 800390a:	f1ba 0f00 	cmp.w	sl, #0
 800390e:	f280 80a1 	bge.w	8003a54 <__kernel_rem_pio2f+0x390>
 8003912:	4627      	mov	r7, r4
 8003914:	2200      	movs	r2, #0
 8003916:	2f00      	cmp	r7, #0
 8003918:	f2c0 80cb 	blt.w	8003ab2 <__kernel_rem_pio2f+0x3ee>
 800391c:	a946      	add	r1, sp, #280	@ 0x118
 800391e:	4690      	mov	r8, r2
 8003920:	f04f 0a00 	mov.w	sl, #0
 8003924:	4b18      	ldr	r3, [pc, #96]	@ (8003988 <__kernel_rem_pio2f+0x2c4>)
 8003926:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800392a:	eba4 0907 	sub.w	r9, r4, r7
 800392e:	e0b4      	b.n	8003a9a <__kernel_rem_pio2f+0x3d6>
 8003930:	2502      	movs	r5, #2
 8003932:	e74f      	b.n	80037d4 <__kernel_rem_pio2f+0x110>
 8003934:	f858 3b04 	ldr.w	r3, [r8], #4
 8003938:	f1ba 0f00 	cmp.w	sl, #0
 800393c:	d108      	bne.n	8003950 <__kernel_rem_pio2f+0x28c>
 800393e:	b123      	cbz	r3, 800394a <__kernel_rem_pio2f+0x286>
 8003940:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8003944:	f848 3c04 	str.w	r3, [r8, #-4]
 8003948:	2301      	movs	r3, #1
 800394a:	469a      	mov	sl, r3
 800394c:	3201      	adds	r2, #1
 800394e:	e744      	b.n	80037da <__kernel_rem_pio2f+0x116>
 8003950:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8003954:	e7f6      	b.n	8003944 <__kernel_rem_pio2f+0x280>
 8003956:	1e62      	subs	r2, r4, #1
 8003958:	ab0a      	add	r3, sp, #40	@ 0x28
 800395a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800395e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003962:	a90a      	add	r1, sp, #40	@ 0x28
 8003964:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003968:	e742      	b.n	80037f0 <__kernel_rem_pio2f+0x12c>
 800396a:	1e62      	subs	r2, r4, #1
 800396c:	ab0a      	add	r3, sp, #40	@ 0x28
 800396e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003972:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003976:	e7f4      	b.n	8003962 <__kernel_rem_pio2f+0x29e>
 8003978:	a90a      	add	r1, sp, #40	@ 0x28
 800397a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800397e:	3b01      	subs	r3, #1
 8003980:	430a      	orrs	r2, r1
 8003982:	e7ab      	b.n	80038dc <__kernel_rem_pio2f+0x218>
 8003984:	0800411c 	.word	0x0800411c
 8003988:	080040f0 	.word	0x080040f0
 800398c:	3301      	adds	r3, #1
 800398e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8003992:	2900      	cmp	r1, #0
 8003994:	d0fa      	beq.n	800398c <__kernel_rem_pio2f+0x2c8>
 8003996:	9a04      	ldr	r2, [sp, #16]
 8003998:	a91e      	add	r1, sp, #120	@ 0x78
 800399a:	18a2      	adds	r2, r4, r2
 800399c:	1c66      	adds	r6, r4, #1
 800399e:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 80039a2:	441c      	add	r4, r3
 80039a4:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 80039a8:	42b4      	cmp	r4, r6
 80039aa:	f6ff aecf 	blt.w	800374c <__kernel_rem_pio2f+0x88>
 80039ae:	9b07      	ldr	r3, [sp, #28]
 80039b0:	46ab      	mov	fp, r5
 80039b2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80039b6:	f7fc fcef 	bl	8000398 <__aeabi_i2f>
 80039ba:	f04f 0a00 	mov.w	sl, #0
 80039be:	f04f 0800 	mov.w	r8, #0
 80039c2:	6028      	str	r0, [r5, #0]
 80039c4:	9b03      	ldr	r3, [sp, #12]
 80039c6:	459a      	cmp	sl, r3
 80039c8:	dd07      	ble.n	80039da <__kernel_rem_pio2f+0x316>
 80039ca:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 80039ce:	3504      	adds	r5, #4
 80039d0:	3601      	adds	r6, #1
 80039d2:	e7e9      	b.n	80039a8 <__kernel_rem_pio2f+0x2e4>
 80039d4:	2301      	movs	r3, #1
 80039d6:	9a08      	ldr	r2, [sp, #32]
 80039d8:	e7d9      	b.n	800398e <__kernel_rem_pio2f+0x2ca>
 80039da:	9b05      	ldr	r3, [sp, #20]
 80039dc:	f85b 0904 	ldr.w	r0, [fp], #-4
 80039e0:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 80039e4:	f7fc fd2c 	bl	8000440 <__aeabi_fmul>
 80039e8:	4601      	mov	r1, r0
 80039ea:	4640      	mov	r0, r8
 80039ec:	f7fc fc20 	bl	8000230 <__addsf3>
 80039f0:	f10a 0a01 	add.w	sl, sl, #1
 80039f4:	4680      	mov	r8, r0
 80039f6:	e7e5      	b.n	80039c4 <__kernel_rem_pio2f+0x300>
 80039f8:	9b06      	ldr	r3, [sp, #24]
 80039fa:	9a02      	ldr	r2, [sp, #8]
 80039fc:	4648      	mov	r0, r9
 80039fe:	1a99      	subs	r1, r3, r2
 8003a00:	f000 f8fe 	bl	8003c00 <scalbnf>
 8003a04:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003a08:	4680      	mov	r8, r0
 8003a0a:	f7fc fecb 	bl	80007a4 <__aeabi_fcmpge>
 8003a0e:	b1f8      	cbz	r0, 8003a50 <__kernel_rem_pio2f+0x38c>
 8003a10:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8003a14:	4640      	mov	r0, r8
 8003a16:	f7fc fd13 	bl	8000440 <__aeabi_fmul>
 8003a1a:	f7fc fed7 	bl	80007cc <__aeabi_f2iz>
 8003a1e:	f7fc fcbb 	bl	8000398 <__aeabi_i2f>
 8003a22:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8003a26:	4681      	mov	r9, r0
 8003a28:	f7fc fd0a 	bl	8000440 <__aeabi_fmul>
 8003a2c:	4601      	mov	r1, r0
 8003a2e:	4640      	mov	r0, r8
 8003a30:	f7fc fbfc 	bl	800022c <__aeabi_fsub>
 8003a34:	f7fc feca 	bl	80007cc <__aeabi_f2iz>
 8003a38:	ab0a      	add	r3, sp, #40	@ 0x28
 8003a3a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8003a3e:	4648      	mov	r0, r9
 8003a40:	3401      	adds	r4, #1
 8003a42:	3708      	adds	r7, #8
 8003a44:	f7fc fec2 	bl	80007cc <__aeabi_f2iz>
 8003a48:	ab0a      	add	r3, sp, #40	@ 0x28
 8003a4a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8003a4e:	e751      	b.n	80038f4 <__kernel_rem_pio2f+0x230>
 8003a50:	4640      	mov	r0, r8
 8003a52:	e7f7      	b.n	8003a44 <__kernel_rem_pio2f+0x380>
 8003a54:	ab0a      	add	r3, sp, #40	@ 0x28
 8003a56:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8003a5a:	f7fc fc9d 	bl	8000398 <__aeabi_i2f>
 8003a5e:	4639      	mov	r1, r7
 8003a60:	f7fc fcee 	bl	8000440 <__aeabi_fmul>
 8003a64:	4649      	mov	r1, r9
 8003a66:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 8003a6a:	4638      	mov	r0, r7
 8003a6c:	f7fc fce8 	bl	8000440 <__aeabi_fmul>
 8003a70:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003a74:	4607      	mov	r7, r0
 8003a76:	e748      	b.n	800390a <__kernel_rem_pio2f+0x246>
 8003a78:	f853 0b04 	ldr.w	r0, [r3], #4
 8003a7c:	f85b 1b04 	ldr.w	r1, [fp], #4
 8003a80:	9203      	str	r2, [sp, #12]
 8003a82:	9302      	str	r3, [sp, #8]
 8003a84:	f7fc fcdc 	bl	8000440 <__aeabi_fmul>
 8003a88:	4601      	mov	r1, r0
 8003a8a:	4640      	mov	r0, r8
 8003a8c:	f7fc fbd0 	bl	8000230 <__addsf3>
 8003a90:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8003a94:	4680      	mov	r8, r0
 8003a96:	f10a 0a01 	add.w	sl, sl, #1
 8003a9a:	9901      	ldr	r1, [sp, #4]
 8003a9c:	458a      	cmp	sl, r1
 8003a9e:	dc01      	bgt.n	8003aa4 <__kernel_rem_pio2f+0x3e0>
 8003aa0:	45ca      	cmp	sl, r9
 8003aa2:	dde9      	ble.n	8003a78 <__kernel_rem_pio2f+0x3b4>
 8003aa4:	ab5a      	add	r3, sp, #360	@ 0x168
 8003aa6:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8003aaa:	f849 8ca0 	str.w	r8, [r9, #-160]
 8003aae:	3f01      	subs	r7, #1
 8003ab0:	e731      	b.n	8003916 <__kernel_rem_pio2f+0x252>
 8003ab2:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	dc07      	bgt.n	8003ac8 <__kernel_rem_pio2f+0x404>
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	dc4e      	bgt.n	8003b5a <__kernel_rem_pio2f+0x496>
 8003abc:	d02e      	beq.n	8003b1c <__kernel_rem_pio2f+0x458>
 8003abe:	f006 0007 	and.w	r0, r6, #7
 8003ac2:	b05b      	add	sp, #364	@ 0x16c
 8003ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ac8:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8003aca:	2b03      	cmp	r3, #3
 8003acc:	d1f7      	bne.n	8003abe <__kernel_rem_pio2f+0x3fa>
 8003ace:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 8003ad2:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8003ad6:	46b8      	mov	r8, r7
 8003ad8:	46a2      	mov	sl, r4
 8003ada:	f1ba 0f00 	cmp.w	sl, #0
 8003ade:	dc49      	bgt.n	8003b74 <__kernel_rem_pio2f+0x4b0>
 8003ae0:	46a1      	mov	r9, r4
 8003ae2:	f1b9 0f01 	cmp.w	r9, #1
 8003ae6:	dc60      	bgt.n	8003baa <__kernel_rem_pio2f+0x4e6>
 8003ae8:	2000      	movs	r0, #0
 8003aea:	2c01      	cmp	r4, #1
 8003aec:	dc76      	bgt.n	8003bdc <__kernel_rem_pio2f+0x518>
 8003aee:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8003af0:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8003af2:	2d00      	cmp	r5, #0
 8003af4:	d178      	bne.n	8003be8 <__kernel_rem_pio2f+0x524>
 8003af6:	9900      	ldr	r1, [sp, #0]
 8003af8:	600a      	str	r2, [r1, #0]
 8003afa:	460a      	mov	r2, r1
 8003afc:	604b      	str	r3, [r1, #4]
 8003afe:	6090      	str	r0, [r2, #8]
 8003b00:	e7dd      	b.n	8003abe <__kernel_rem_pio2f+0x3fa>
 8003b02:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8003b06:	f7fc fb93 	bl	8000230 <__addsf3>
 8003b0a:	3c01      	subs	r4, #1
 8003b0c:	2c00      	cmp	r4, #0
 8003b0e:	daf8      	bge.n	8003b02 <__kernel_rem_pio2f+0x43e>
 8003b10:	b10d      	cbz	r5, 8003b16 <__kernel_rem_pio2f+0x452>
 8003b12:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003b16:	9b00      	ldr	r3, [sp, #0]
 8003b18:	6018      	str	r0, [r3, #0]
 8003b1a:	e7d0      	b.n	8003abe <__kernel_rem_pio2f+0x3fa>
 8003b1c:	2000      	movs	r0, #0
 8003b1e:	af32      	add	r7, sp, #200	@ 0xc8
 8003b20:	e7f4      	b.n	8003b0c <__kernel_rem_pio2f+0x448>
 8003b22:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8003b26:	f7fc fb83 	bl	8000230 <__addsf3>
 8003b2a:	f108 38ff 	add.w	r8, r8, #4294967295
 8003b2e:	f1b8 0f00 	cmp.w	r8, #0
 8003b32:	daf6      	bge.n	8003b22 <__kernel_rem_pio2f+0x45e>
 8003b34:	b1ad      	cbz	r5, 8003b62 <__kernel_rem_pio2f+0x49e>
 8003b36:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8003b3a:	9a00      	ldr	r2, [sp, #0]
 8003b3c:	4601      	mov	r1, r0
 8003b3e:	6013      	str	r3, [r2, #0]
 8003b40:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 8003b42:	f7fc fb73 	bl	800022c <__aeabi_fsub>
 8003b46:	f04f 0801 	mov.w	r8, #1
 8003b4a:	4544      	cmp	r4, r8
 8003b4c:	da0b      	bge.n	8003b66 <__kernel_rem_pio2f+0x4a2>
 8003b4e:	b10d      	cbz	r5, 8003b54 <__kernel_rem_pio2f+0x490>
 8003b50:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003b54:	9b00      	ldr	r3, [sp, #0]
 8003b56:	6058      	str	r0, [r3, #4]
 8003b58:	e7b1      	b.n	8003abe <__kernel_rem_pio2f+0x3fa>
 8003b5a:	46a0      	mov	r8, r4
 8003b5c:	2000      	movs	r0, #0
 8003b5e:	af32      	add	r7, sp, #200	@ 0xc8
 8003b60:	e7e5      	b.n	8003b2e <__kernel_rem_pio2f+0x46a>
 8003b62:	4603      	mov	r3, r0
 8003b64:	e7e9      	b.n	8003b3a <__kernel_rem_pio2f+0x476>
 8003b66:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8003b6a:	f7fc fb61 	bl	8000230 <__addsf3>
 8003b6e:	f108 0801 	add.w	r8, r8, #1
 8003b72:	e7ea      	b.n	8003b4a <__kernel_rem_pio2f+0x486>
 8003b74:	f8d8 3000 	ldr.w	r3, [r8]
 8003b78:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4610      	mov	r0, r2
 8003b80:	9302      	str	r3, [sp, #8]
 8003b82:	9201      	str	r2, [sp, #4]
 8003b84:	f7fc fb54 	bl	8000230 <__addsf3>
 8003b88:	9a01      	ldr	r2, [sp, #4]
 8003b8a:	4601      	mov	r1, r0
 8003b8c:	4681      	mov	r9, r0
 8003b8e:	4610      	mov	r0, r2
 8003b90:	f7fc fb4c 	bl	800022c <__aeabi_fsub>
 8003b94:	9b02      	ldr	r3, [sp, #8]
 8003b96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	f7fc fb48 	bl	8000230 <__addsf3>
 8003ba0:	f848 0904 	str.w	r0, [r8], #-4
 8003ba4:	f8c8 9000 	str.w	r9, [r8]
 8003ba8:	e797      	b.n	8003ada <__kernel_rem_pio2f+0x416>
 8003baa:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8003bae:	f8d7 a000 	ldr.w	sl, [r7]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	4651      	mov	r1, sl
 8003bb6:	9301      	str	r3, [sp, #4]
 8003bb8:	f7fc fb3a 	bl	8000230 <__addsf3>
 8003bbc:	9b01      	ldr	r3, [sp, #4]
 8003bbe:	4601      	mov	r1, r0
 8003bc0:	4680      	mov	r8, r0
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fc fb32 	bl	800022c <__aeabi_fsub>
 8003bc8:	4651      	mov	r1, sl
 8003bca:	f7fc fb31 	bl	8000230 <__addsf3>
 8003bce:	f847 0904 	str.w	r0, [r7], #-4
 8003bd2:	f109 39ff 	add.w	r9, r9, #4294967295
 8003bd6:	f8c7 8000 	str.w	r8, [r7]
 8003bda:	e782      	b.n	8003ae2 <__kernel_rem_pio2f+0x41e>
 8003bdc:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8003be0:	f7fc fb26 	bl	8000230 <__addsf3>
 8003be4:	3c01      	subs	r4, #1
 8003be6:	e780      	b.n	8003aea <__kernel_rem_pio2f+0x426>
 8003be8:	9900      	ldr	r1, [sp, #0]
 8003bea:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8003bee:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8003bf2:	600a      	str	r2, [r1, #0]
 8003bf4:	604b      	str	r3, [r1, #4]
 8003bf6:	460a      	mov	r2, r1
 8003bf8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8003bfc:	e77f      	b.n	8003afe <__kernel_rem_pio2f+0x43a>
 8003bfe:	bf00      	nop

08003c00 <scalbnf>:
 8003c00:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8003c04:	b538      	push	{r3, r4, r5, lr}
 8003c06:	4603      	mov	r3, r0
 8003c08:	460d      	mov	r5, r1
 8003c0a:	4604      	mov	r4, r0
 8003c0c:	d02e      	beq.n	8003c6c <scalbnf+0x6c>
 8003c0e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8003c12:	d304      	bcc.n	8003c1e <scalbnf+0x1e>
 8003c14:	4601      	mov	r1, r0
 8003c16:	f7fc fb0b 	bl	8000230 <__addsf3>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	e026      	b.n	8003c6c <scalbnf+0x6c>
 8003c1e:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8003c22:	d118      	bne.n	8003c56 <scalbnf+0x56>
 8003c24:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8003c28:	f7fc fc0a 	bl	8000440 <__aeabi_fmul>
 8003c2c:	4a17      	ldr	r2, [pc, #92]	@ (8003c8c <scalbnf+0x8c>)
 8003c2e:	4603      	mov	r3, r0
 8003c30:	4295      	cmp	r5, r2
 8003c32:	db0c      	blt.n	8003c4e <scalbnf+0x4e>
 8003c34:	4604      	mov	r4, r0
 8003c36:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8003c3a:	3a19      	subs	r2, #25
 8003c3c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8003c40:	428d      	cmp	r5, r1
 8003c42:	dd0a      	ble.n	8003c5a <scalbnf+0x5a>
 8003c44:	4912      	ldr	r1, [pc, #72]	@ (8003c90 <scalbnf+0x90>)
 8003c46:	4618      	mov	r0, r3
 8003c48:	f361 001e 	bfi	r0, r1, #0, #31
 8003c4c:	e000      	b.n	8003c50 <scalbnf+0x50>
 8003c4e:	4911      	ldr	r1, [pc, #68]	@ (8003c94 <scalbnf+0x94>)
 8003c50:	f7fc fbf6 	bl	8000440 <__aeabi_fmul>
 8003c54:	e7e1      	b.n	8003c1a <scalbnf+0x1a>
 8003c56:	0dd2      	lsrs	r2, r2, #23
 8003c58:	e7f0      	b.n	8003c3c <scalbnf+0x3c>
 8003c5a:	1951      	adds	r1, r2, r5
 8003c5c:	29fe      	cmp	r1, #254	@ 0xfe
 8003c5e:	dcf1      	bgt.n	8003c44 <scalbnf+0x44>
 8003c60:	2900      	cmp	r1, #0
 8003c62:	dd05      	ble.n	8003c70 <scalbnf+0x70>
 8003c64:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8003c68:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	bd38      	pop	{r3, r4, r5, pc}
 8003c70:	f111 0f16 	cmn.w	r1, #22
 8003c74:	da01      	bge.n	8003c7a <scalbnf+0x7a>
 8003c76:	4907      	ldr	r1, [pc, #28]	@ (8003c94 <scalbnf+0x94>)
 8003c78:	e7e5      	b.n	8003c46 <scalbnf+0x46>
 8003c7a:	f101 0019 	add.w	r0, r1, #25
 8003c7e:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8003c82:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 8003c86:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8003c8a:	e7e1      	b.n	8003c50 <scalbnf+0x50>
 8003c8c:	ffff3cb0 	.word	0xffff3cb0
 8003c90:	7149f2ca 	.word	0x7149f2ca
 8003c94:	0da24260 	.word	0x0da24260

08003c98 <floorf>:
 8003c98:	b570      	push	{r4, r5, r6, lr}
 8003c9a:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8003c9e:	3d7f      	subs	r5, #127	@ 0x7f
 8003ca0:	2d16      	cmp	r5, #22
 8003ca2:	4601      	mov	r1, r0
 8003ca4:	4604      	mov	r4, r0
 8003ca6:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 8003caa:	dc26      	bgt.n	8003cfa <floorf+0x62>
 8003cac:	2d00      	cmp	r5, #0
 8003cae:	da0f      	bge.n	8003cd0 <floorf+0x38>
 8003cb0:	4917      	ldr	r1, [pc, #92]	@ (8003d10 <floorf+0x78>)
 8003cb2:	f7fc fabd 	bl	8000230 <__addsf3>
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	f7fc fd7e 	bl	80007b8 <__aeabi_fcmpgt>
 8003cbc:	b130      	cbz	r0, 8003ccc <floorf+0x34>
 8003cbe:	2c00      	cmp	r4, #0
 8003cc0:	da23      	bge.n	8003d0a <floorf+0x72>
 8003cc2:	2e00      	cmp	r6, #0
 8003cc4:	4c13      	ldr	r4, [pc, #76]	@ (8003d14 <floorf+0x7c>)
 8003cc6:	bf08      	it	eq
 8003cc8:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8003ccc:	4621      	mov	r1, r4
 8003cce:	e01a      	b.n	8003d06 <floorf+0x6e>
 8003cd0:	4e11      	ldr	r6, [pc, #68]	@ (8003d18 <floorf+0x80>)
 8003cd2:	412e      	asrs	r6, r5
 8003cd4:	4230      	tst	r0, r6
 8003cd6:	d016      	beq.n	8003d06 <floorf+0x6e>
 8003cd8:	490d      	ldr	r1, [pc, #52]	@ (8003d10 <floorf+0x78>)
 8003cda:	f7fc faa9 	bl	8000230 <__addsf3>
 8003cde:	2100      	movs	r1, #0
 8003ce0:	f7fc fd6a 	bl	80007b8 <__aeabi_fcmpgt>
 8003ce4:	2800      	cmp	r0, #0
 8003ce6:	d0f1      	beq.n	8003ccc <floorf+0x34>
 8003ce8:	2c00      	cmp	r4, #0
 8003cea:	bfbe      	ittt	lt
 8003cec:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 8003cf0:	412b      	asrlt	r3, r5
 8003cf2:	18e4      	addlt	r4, r4, r3
 8003cf4:	ea24 0406 	bic.w	r4, r4, r6
 8003cf8:	e7e8      	b.n	8003ccc <floorf+0x34>
 8003cfa:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8003cfe:	d302      	bcc.n	8003d06 <floorf+0x6e>
 8003d00:	f7fc fa96 	bl	8000230 <__addsf3>
 8003d04:	4601      	mov	r1, r0
 8003d06:	4608      	mov	r0, r1
 8003d08:	bd70      	pop	{r4, r5, r6, pc}
 8003d0a:	2400      	movs	r4, #0
 8003d0c:	e7de      	b.n	8003ccc <floorf+0x34>
 8003d0e:	bf00      	nop
 8003d10:	7149f2ca 	.word	0x7149f2ca
 8003d14:	bf800000 	.word	0xbf800000
 8003d18:	007fffff 	.word	0x007fffff

08003d1c <_init>:
 8003d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d1e:	bf00      	nop
 8003d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d22:	bc08      	pop	{r3}
 8003d24:	469e      	mov	lr, r3
 8003d26:	4770      	bx	lr

08003d28 <_fini>:
 8003d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d2a:	bf00      	nop
 8003d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d2e:	bc08      	pop	{r3}
 8003d30:	469e      	mov	lr, r3
 8003d32:	4770      	bx	lr
