$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Sat Oct 30 22:01:37 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 2 # ss [1:0] $end
$var wire 1 $ Y [3] $end
$var wire 1 % Y [2] $end
$var wire 1 & Y [1] $end
$var wire 1 ' Y [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 / ss[1]~input_o $end
$var wire 1 0 A[3]~input_o $end
$var wire 1 1 A[1]~input_o $end
$var wire 1 2 A[0]~input_o $end
$var wire 1 3 A[2]~input_o $end
$var wire 1 4 b[1]~input_o $end
$var wire 1 5 b[0]~input_o $end
$var wire 1 6 b[2]~input_o $end
$var wire 1 7 inst|inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 8 ss[0]~input_o $end
$var wire 1 9 b[3]~input_o $end
$var wire 1 : inst|inst2|$00000|auto_generated|l1_w3_n0_mux_dataout~1_combout $end
$var wire 1 ; inst11|inst2|inst2|inst2~combout $end
$var wire 1 < inst11|inst2|inst|inst2~combout $end
$var wire 1 = inst|inst2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 > inst|inst2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 ? inst|inst2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 !
b0 "
b0 #
0'
0&
1%
1$
0(
1)
x*
1+
1,
1-
0.
0/
10
01
02
13
04
05
06
07
08
09
1:
0;
0<
1=
0>
0?
$end
#1000000
