

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:47:37 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_35 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79|  0.790 us|  0.790 us|   80|   80|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_1_fu_401                |fiat_25519_carry_square_Pipeline_1                |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |       14|       14|   0.140 us|   0.140 us|   14|   14|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       13|       13|   0.130 us|   0.130 us|   13|   13|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4371|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   192|    2088|    3860|    0|
|Memory           |        0|     -|     438|      17|    0|
|Multiplexer      |        -|     -|       -|    1021|    -|
|Register         |        -|     -|    2173|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   192|    4699|    9269|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     7|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|  296|    0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_401                |fiat_25519_carry_square_Pipeline_1                |        0|   0|   18|  130|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  343|  152|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   37|   73|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1  |        0|   8|  439|  824|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3  |        0|  12|  245|  784|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|  694|    0|
    |mul_32ns_32ns_63_1_1_U89                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U90                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U91                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U92                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_63_1_1_U93                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U94                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U95                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U96                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U97                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U98                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U99                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U100                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U101                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U102                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U103                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U104                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U105                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U106                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U107                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U108                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U109                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U110                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U111                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U112                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U113                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U114                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U115                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U116                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U117                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U118                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U119                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U120                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U121                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U122                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U123                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U124                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U125                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U126                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U127                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U128                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32ns_32ns_64_1_1_U129                                    |mul_32ns_32ns_64_1_1                              |        0|   4|    0|   20|    0|
    |mul_32s_6ns_32_1_1_U131                                      |mul_32s_6ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U130                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_32s_7ns_32_1_1_U132                                      |mul_32s_7ns_32_1_1                                |        0|   2|    0|   20|    0|
    |mul_39ns_6ns_44_1_1_U133                                     |mul_39ns_6ns_44_1_1                               |        0|   2|    0|   27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                  |        4| 192| 2088| 3860|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |arr_U     |arr_RAM_AUTO_1R1W     |        0|  128|   4|    0|     4|   64|     1|          256|
    |arr_1_U   |arr_RAM_AUTO_1R1W     |        0|  128|   4|    0|     4|   64|     1|          256|
    |arr_2_U   |arr_RAM_AUTO_1R1W     |        0|  128|   4|    0|     4|   64|     1|          256|
    |out1_w_U  |out1_w_RAM_AUTO_1R1W  |        0|   54|   5|    0|    10|   27|     1|          270|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total     |                      |        0|  438|  17|    0|    22|  219|     4|         1038|
    +----------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_1399_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln100_fu_1403_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln105_1_fu_1315_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln105_2_fu_1321_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln105_fu_1409_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln106_1_fu_1417_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln106_fu_1421_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln113_10_fu_1428_p2           |         +|   0|  0|  26|          26|          26|
    |add_ln113_11_fu_1732_p2           |         +|   0|  0|  26|          26|          26|
    |add_ln113_12_fu_1765_p2           |         +|   0|  0|  25|          25|          25|
    |add_ln113_1_fu_1487_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_2_fu_1517_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_3_fu_1547_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_4_fu_1577_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_5_fu_1684_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_6_fu_1713_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_7_fu_1746_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_8_fu_1779_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln113_9_fu_1840_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln113_fu_1458_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln114_1_fu_1877_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_2_fu_1613_p2            |         +|   0|  0|  25|          25|          25|
    |add_ln114_3_fu_1603_p2            |         +|   0|  0|  25|          25|          25|
    |add_ln114_4_fu_1608_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln114_fu_1853_p2              |         +|   0|  0|  51|          44|          44|
    |add_ln115_1_fu_1910_p2            |         +|   0|  0|  34|          27|          27|
    |add_ln115_2_fu_1630_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln115_3_fu_1619_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln115_4_fu_1624_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln115_fu_1890_p2              |         +|   0|  0|  33|          26|          26|
    |add_ln116_1_fu_1636_p2            |         +|   0|  0|  25|          25|          25|
    |add_ln116_fu_1642_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln117_1_fu_1647_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln117_fu_1653_p2              |         +|   0|  0|  26|          26|          26|
    |add_ln118_1_fu_1659_p2            |         +|   0|  0|  25|          25|          25|
    |add_ln118_fu_1665_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln119_1_fu_1794_p2            |         +|   0|  0|  26|          26|          26|
    |add_ln119_2_fu_1799_p2            |         +|   0|  0|  33|          26|          26|
    |add_ln119_fu_1803_p2              |         +|   0|  0|  26|          26|          26|
    |add_ln120_1_fu_1809_p2            |         +|   0|  0|  32|          25|          25|
    |add_ln120_fu_1814_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln121_fu_1820_p2              |         +|   0|  0|  26|          26|          26|
    |add_ln122_fu_1826_p2              |         +|   0|  0|  25|          25|          25|
    |add_ln50_1_fu_850_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln50_2_fu_856_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln50_3_fu_862_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln50_4_fu_878_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln50_5_fu_868_p2              |         +|   0|  0|  32|          25|          25|
    |add_ln50_fu_836_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln61_1_fu_1130_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln61_2_fu_1144_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln61_3_fu_1154_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln61_4_fu_1670_p2             |         +|   0|  0|  25|          25|          25|
    |add_ln61_fu_1124_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln62_1_fu_1181_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln62_2_fu_1167_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln62_3_fu_1207_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_4_fu_1191_p2             |         +|   0|  0|  33|          26|          26|
    |add_ln62_5_fu_1201_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln62_fu_1161_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln64_1_fu_1219_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln64_2_fu_1346_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln64_fu_1213_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln78_1_fu_1060_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln78_2_fu_1074_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln78_3_fu_1080_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln78_4_fu_1086_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln78_5_fu_1100_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln78_6_fu_1106_p2             |         +|   0|  0|  33|          26|          26|
    |add_ln78_7_fu_1112_p2             |         +|   0|  0|  33|          26|          26|
    |add_ln78_fu_1118_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln82_1_fu_1229_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln82_fu_1235_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln83_fu_1356_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln87_1_fu_1245_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln87_fu_1251_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln89_1_fu_1373_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln89_fu_1378_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln92_fu_1265_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln94_1_fu_1283_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln94_fu_1289_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln99_1_fu_1295_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln99_2_fu_1301_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln99_fu_1391_p2               |         +|   0|  0|  64|          64|          64|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|4371|        4090|        4090|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  152|         33|    1|         33|
    |arr_1_address0   |   37|          7|    2|         14|
    |arr_1_address1   |   31|          6|    2|         12|
    |arr_1_ce0        |   26|          5|    1|          5|
    |arr_1_ce1        |   20|          4|    1|          4|
    |arr_1_d0         |   31|          6|   64|        384|
    |arr_1_we0        |   26|          5|    1|          5|
    |arr_2_address0   |   37|          7|    2|         14|
    |arr_2_address1   |   31|          6|    2|         12|
    |arr_2_ce0        |   26|          5|    1|          5|
    |arr_2_ce1        |   20|          4|    1|          4|
    |arr_2_d0         |   26|          5|   64|        320|
    |arr_2_d1         |   14|          3|   64|        192|
    |arr_2_we0        |   26|          5|    1|          5|
    |arr_address0     |   43|          8|    2|         16|
    |arr_address1     |   37|          7|    2|         14|
    |arr_ce0          |   26|          5|    1|          5|
    |arr_ce1          |   20|          4|    1|          4|
    |arr_d0           |   31|          6|   64|        384|
    |arr_d1           |   14|          3|   64|        192|
    |arr_we0          |   26|          5|    1|          5|
    |grp_fu_632_p0    |   20|          4|   32|        128|
    |grp_fu_632_p1    |   14|          3|    7|         21|
    |mem_ARADDR       |   14|          3|   64|        192|
    |mem_ARLEN        |   14|          3|   32|         96|
    |mem_ARVALID      |   14|          3|    1|          3|
    |mem_AWADDR       |   14|          3|   64|        192|
    |mem_AWLEN        |   14|          3|   32|         96|
    |mem_AWVALID      |   14|          3|    1|          3|
    |mem_BREADY       |   14|          3|    1|          3|
    |mem_RREADY       |    9|          2|    1|          2|
    |mem_WVALID       |    9|          2|    1|          2|
    |mem_blk_n_AR     |    9|          2|    1|          2|
    |mem_blk_n_AW     |    9|          2|    1|          2|
    |mem_blk_n_B      |    9|          2|    1|          2|
    |out1_w_address0  |   37|          7|    4|         28|
    |out1_w_address1  |   31|          6|    4|         24|
    |out1_w_ce0       |   14|          3|    1|          3|
    |out1_w_d0        |   31|          6|   27|        162|
    |out1_w_d1        |   31|          6|   27|        162|
    +-----------------+-----+-----------+-----+-----------+
    |Total            | 1021|        205|  644|       2752|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln100_reg_2327                                                        |  64|   0|   64|          0|
    |add_ln105_1_reg_2302                                                      |  64|   0|   64|          0|
    |add_ln105_2_reg_2307                                                      |  64|   0|   64|          0|
    |add_ln113_10_reg_2332                                                     |  26|   0|   26|          0|
    |add_ln114_2_reg_2348                                                      |  25|   0|   25|          0|
    |add_ln115_2_reg_2354                                                      |  26|   0|   26|          0|
    |add_ln116_reg_2359                                                        |  25|   0|   25|          0|
    |add_ln117_reg_2364                                                        |  26|   0|   26|          0|
    |add_ln118_reg_2369                                                        |  25|   0|   25|          0|
    |add_ln119_reg_2379                                                        |  26|   0|   26|          0|
    |add_ln120_reg_2384                                                        |  25|   0|   25|          0|
    |add_ln121_reg_2389                                                        |  26|   0|   26|          0|
    |add_ln122_reg_2394                                                        |  25|   0|   25|          0|
    |add_ln50_4_reg_2130                                                       |  64|   0|   64|          0|
    |add_ln50_5_reg_2120                                                       |  25|   0|   25|          0|
    |add_ln61_3_reg_2200                                                       |  64|   0|   64|          0|
    |add_ln62_3_reg_2220                                                       |  64|   0|   64|          0|
    |add_ln62_4_reg_2210                                                       |  26|   0|   26|          0|
    |add_ln64_1_reg_2226                                                       |  64|   0|   64|          0|
    |add_ln78_6_reg_2169                                                       |  26|   0|   26|          0|
    |add_ln78_7_reg_2174                                                       |  26|   0|   26|          0|
    |add_ln78_reg_2179                                                         |  64|   0|   64|          0|
    |add_ln82_reg_2236                                                         |  64|   0|   64|          0|
    |add_ln87_reg_2246                                                         |  64|   0|   64|          0|
    |add_ln89_reg_2322                                                         |  64|   0|   64|          0|
    |add_ln94_reg_2276                                                         |  64|   0|   64|          0|
    |add_ln99_1_reg_2282                                                       |  64|   0|   64|          0|
    |add_ln99_2_reg_2287                                                       |  64|   0|   64|          0|
    |ap_CS_fsm                                                                 |  32|   0|   32|          0|
    |grp_fiat_25519_carry_square_Pipeline_1_fu_401_ap_start_reg                |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_408_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_460_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_425_ap_start_reg  |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_443_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln113_5_reg_2338                                                     |  39|   0|   39|          0|
    |mul16_reg_2035                                                            |  32|   0|   32|          0|
    |mul219_reg_2097                                                           |  32|   0|   32|          0|
    |mul244_reg_2103                                                           |  32|   0|   32|          0|
    |mul2721624_reg_2152                                                       |  63|   0|   63|          0|
    |mul316_reg_2115                                                           |  32|   0|   32|          0|
    |mul45_reg_2069                                                            |  32|   0|   32|          0|
    |tmp_reg_2399                                                              |   1|   0|    1|          0|
    |trunc_ln105_1_reg_2317                                                    |  26|   0|   26|          0|
    |trunc_ln105_reg_2312                                                      |  26|   0|   26|          0|
    |trunc_ln113_6_reg_2343                                                    |  26|   0|   26|          0|
    |trunc_ln113_s_reg_2374                                                    |  39|   0|   39|          0|
    |trunc_ln50_2_reg_2125                                                     |  25|   0|   25|          0|
    |trunc_ln5_reg_2021                                                        |  62|   0|   62|          0|
    |trunc_ln61_1_reg_2190                                                     |  25|   0|   25|          0|
    |trunc_ln61_2_reg_2195                                                     |  25|   0|   25|          0|
    |trunc_ln61_reg_2185                                                       |  25|   0|   25|          0|
    |trunc_ln62_2_reg_2205                                                     |  25|   0|   25|          0|
    |trunc_ln62_3_reg_2215                                                     |  26|   0|   26|          0|
    |trunc_ln64_1_reg_2231                                                     |  25|   0|   25|          0|
    |trunc_ln83_1_reg_2241                                                     |  25|   0|   25|          0|
    |trunc_ln88_1_reg_2256                                                     |  26|   0|   26|          0|
    |trunc_ln88_reg_2251                                                       |  25|   0|   25|          0|
    |trunc_ln93_1_reg_2266                                                     |  25|   0|   25|          0|
    |trunc_ln93_reg_2261                                                       |  24|   0|   24|          0|
    |trunc_ln94_reg_2271                                                       |  25|   0|   25|          0|
    |trunc_ln99_1_reg_2297                                                     |  26|   0|   26|          0|
    |trunc_ln99_reg_2292                                                       |  26|   0|   26|          0|
    |trunc_ln_reg_2015                                                         |  62|   0|   62|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |2173|   0| 2173|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

