# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /src/tests/sim_build -DCOCOTB_SIM=1 --top-module FrenchRepublicanCalendarAlarmClock --vpi --public-flat-rw --prefix Vtop -o FrenchRepublicanCalendarAlarmClock -LDFLAGS -Wl,-rpath,/usr/local/lib/python3.10/dist-packages/cocotb/libs -L/usr/local/lib/python3.10/dist-packages/cocotb/libs -lcocotbvpi_verilator /usr/local/lib/python3.10/dist-packages/cocotb/share/lib/verilator/verilator.cpp /src/verilog/FrenchRepublicanCalendarAlarmClock.v /src/verilog/verilator_config.v"
T      4060       58  1728969252    78381090  1728969252    78381090 "/src/tests/sim_build/Vtop.cpp"
T      4287       57  1728969252    78141094  1728969252    78141094 "/src/tests/sim_build/Vtop.h"
T      2160       67  1728969252    84227168  1728969252    84227168 "/src/tests/sim_build/Vtop.mk"
T       669       56  1728969252    77817765  1728969252    77817765 "/src/tests/sim_build/Vtop__Dpi.cpp"
T       520       55  1728969252    77600977  1728969252    77600977 "/src/tests/sim_build/Vtop__Dpi.h"
T     94307       53  1728969252    76971487  1728969252    76971487 "/src/tests/sim_build/Vtop__Syms.cpp"
T      3664       54  1728969252    77340023  1728969252    77340023 "/src/tests/sim_build/Vtop__Syms.h"
T     33608       60  1728969252    79457074  1728969252    79457074 "/src/tests/sim_build/Vtop___024root.h"
T      5956       64  1728969252    82261448  1728969252    82261448 "/src/tests/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       845       62  1728969252    80030899  1728969252    80030899 "/src/tests/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T    126521       65  1728969252    83842049  1728969252    83842049 "/src/tests/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T    142232       63  1728969252    81849413  1728969252    81849413 "/src/tests/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      3240       61  1728969252    79722320  1728969252    79722320 "/src/tests/sim_build/Vtop___024root__Slow.cpp"
T       711       59  1728969252    78730127  1728969252    78730127 "/src/tests/sim_build/Vtop__pch.h"
T       896       68  1728969252    84396583  1728969252    84396583 "/src/tests/sim_build/Vtop__ver.d"
T         0        0  1728969252    84495789  1728969252    84495789 "/src/tests/sim_build/Vtop__verFiles.dat"
T      1668       66  1728969252    84044504  1728969252    84044504 "/src/tests/sim_build/Vtop_classes.mk"
S     16783       27  1728969241   210883414  1728969241   210883414 "/src/verilog/FrenchRepublicanCalendarAlarmClock.v"
S        44       52  1728969238   779675622  1728969238   779599456 "/src/verilog/verilator_config.v"
S  14906432 134225344  1728955520   974950365  1728518482           0 "/usr/local/share/verilator/bin/verilator_bin"
S      4942 163591170  1728955521   425943546  1728518485           0 "/usr/local/share/verilator/include/verilated_std.sv"
