C:/verilog/20240121_set/B_ICC2015_preliminary_grad_cell-based/testbench/testfixture.v {1 {vlog -work work -stats=none C:/verilog/20240121_set/B_ICC2015_preliminary_grad_cell-based/testbench/testfixture.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testfixture1

Top level modules:
	testfixture1

} {} {}} C:/verilog/20240121_set/B_ICC2015_preliminary_grad_cell-based/testbench/SET.v {1 {vlog -work work -stats=none C:/verilog/20240121_set/B_ICC2015_preliminary_grad_cell-based/testbench/SET.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SET

Top level modules:
	SET

} {} {}}
