INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/spi_lib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/FPGA1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPGA1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/FPGA2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FPGA2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/OSERDES_WRAP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/RAM0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/imports/sources_1/new/SPI_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_RX
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/imports/sources_1/new/SPI_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SPI_TX
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/imports/sources_1/TDMS_encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TDMS_encoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/ascii_lib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/clocking_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clocking_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/clocking_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clocking_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/imports/sources_1/imports/QLink_2020/QLINK/decode_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/imports/sources_1/dvid.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/imports/sources_1/imports/QLink_2020/QLINK/encode_serial.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encode_serial
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/hdmi_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hdmi_driver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/image_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity image_driver
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/lfsr_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lfsr_counter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/imports/sources_1/imports/QLink_2020/QLINK/qlinkmaster.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QLinkMaster
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/spi_rx_ddr_based.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_rx_ddr_based
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/spi_rx_pure_vhdl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_rx_pure_vhdl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/spi_rx_serdes_based.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_rx_serdes_based
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/spi_tx_ddr_based.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_tx_ddr_based
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/spi_tx_pure_vhdl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_tx_pure_vhdl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/spi_tx_serdes_based.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_tx_serdes_based
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/imports/sources_1/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/imports/sources_1/vga_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_gen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/spi_rx_ddr_based.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity spi_rx_ddr_based
