
*** Running vivado
    with args -log Board_Nexys4DDR.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Board_Nexys4DDR.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/streit/.Xilinx/Vivado/2018.3/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source Board_Nexys4DDR.tcl -notrace
Command: link_design -top Board_Nexys4DDR -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Clocks.xdc]
Finished Parsing XDC File [/home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Clocks.xdc]
Parsing XDC File [/home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Debug.xdc]
Finished Parsing XDC File [/home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Debug.xdc]
Parsing XDC File [/home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Pins.xdc]
Finished Parsing XDC File [/home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.srcs/constrs_1/imports/nexys4ddr/Pins.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1538.312 ; gain = 0.000 ; free physical = 2664 ; free virtual = 6743
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1562.320 ; gain = 24.008 ; free physical = 2659 ; free virtual = 6738

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 17d28394e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2029.820 ; gain = 467.500 ; free physical = 2276 ; free virtual = 6355

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 142c23f8c

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2106.820 ; gain = 0.000 ; free physical = 2209 ; free virtual = 6288
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 142c23f8c

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2106.820 ; gain = 0.000 ; free physical = 2209 ; free virtual = 6288
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17848094f

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2106.820 ; gain = 0.000 ; free physical = 2209 ; free virtual = 6288
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG makeClk/clkI1_BUFG_inst to drive 0 load(s) on clock net makeClk/clkI1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15d25a6e1

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2106.820 ; gain = 0.000 ; free physical = 2209 ; free virtual = 6288
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14bc0c426

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2106.820 ; gain = 0.000 ; free physical = 2208 ; free virtual = 6288
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13acc8392

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2106.820 ; gain = 0.000 ; free physical = 2208 ; free virtual = 6288
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2106.820 ; gain = 0.000 ; free physical = 2208 ; free virtual = 6288
Ending Logic Optimization Task | Checksum: 14488d94b

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2106.820 ; gain = 0.000 ; free physical = 2208 ; free virtual = 6288

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.949 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1bf316321

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2316.105 ; gain = 0.000 ; free physical = 2197 ; free virtual = 6276
Ending Power Optimization Task | Checksum: 1bf316321

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2316.105 ; gain = 209.285 ; free physical = 2202 ; free virtual = 6281

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bf316321

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.105 ; gain = 0.000 ; free physical = 2202 ; free virtual = 6281

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2316.105 ; gain = 0.000 ; free physical = 2202 ; free virtual = 6281
Ending Netlist Obfuscation Task | Checksum: 19abf8677

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2316.105 ; gain = 0.000 ; free physical = 2202 ; free virtual = 6281
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2316.105 ; gain = 777.793 ; free physical = 2202 ; free virtual = 6281
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.105 ; gain = 0.000 ; free physical = 2202 ; free virtual = 6281
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2316.105 ; gain = 0.000 ; free physical = 2197 ; free virtual = 6278
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2316.105 ; gain = 0.000 ; free physical = 2200 ; free virtual = 6281
INFO: [Common 17-1381] The checkpoint '/home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Board_Nexys4DDR_drc_opted.rpt -pb Board_Nexys4DDR_drc_opted.pb -rpx Board_Nexys4DDR_drc_opted.rpx
Command: report_drc -file Board_Nexys4DDR_drc_opted.rpt -pb Board_Nexys4DDR_drc_opted.pb -rpx Board_Nexys4DDR_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6255
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ecae1a37

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6255
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2175 ; free virtual = 6255

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1784f40a4

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2170 ; free virtual = 6250

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b5760965

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2167 ; free virtual = 6246

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b5760965

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2167 ; free virtual = 6246
Phase 1 Placer Initialization | Checksum: 1b5760965

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2167 ; free virtual = 6246

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2129fa566

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2165 ; free virtual = 6245

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2157 ; free virtual = 6236

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1d6d1cc58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2157 ; free virtual = 6236
Phase 2 Global Placement | Checksum: 1c37d4a66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2157 ; free virtual = 6236

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c37d4a66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2157 ; free virtual = 6236

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15ef35049

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2156 ; free virtual = 6235

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1535c2d29

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2156 ; free virtual = 6235

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c94d49e1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2156 ; free virtual = 6235

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1af97efdf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2153 ; free virtual = 6233

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f78767f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2154 ; free virtual = 6233

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17b2ee11f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2154 ; free virtual = 6233
Phase 3 Detail Placement | Checksum: 17b2ee11f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2154 ; free virtual = 6233

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25ddf2ec6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 25ddf2ec6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2154 ; free virtual = 6233
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.963. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16d2dc7c1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2154 ; free virtual = 6233
Phase 4.1 Post Commit Optimization | Checksum: 16d2dc7c1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2154 ; free virtual = 6233

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16d2dc7c1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2154 ; free virtual = 6233

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16d2dc7c1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2154 ; free virtual = 6233

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2155 ; free virtual = 6235
Phase 4.4 Final Placement Cleanup | Checksum: 18887eb54

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2155 ; free virtual = 6235
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18887eb54

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2155 ; free virtual = 6235
Ending Placer Task | Checksum: 17f45455c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2162 ; free virtual = 6242
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2162 ; free virtual = 6242
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2162 ; free virtual = 6242
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2160 ; free virtual = 6241
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2155 ; free virtual = 6240
INFO: [Common 17-1381] The checkpoint '/home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Board_Nexys4DDR_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2153 ; free virtual = 6233
INFO: [runtcl-4] Executing : report_utilization -file Board_Nexys4DDR_utilization_placed.rpt -pb Board_Nexys4DDR_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Board_Nexys4DDR_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2161 ; free virtual = 6241
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 815d058d ConstDB: 0 ShapeSum: fde83fcf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1961ed90e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 2016 ; free virtual = 6097
Post Restoration Checksum: NetGraph: c3b17bc1 NumContArr: d26d5d4d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1961ed90e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 1986 ; free virtual = 6067

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1961ed90e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 1979 ; free virtual = 6059

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1961ed90e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2340.117 ; gain = 0.000 ; free physical = 1979 ; free virtual = 6059
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14a4c04be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.071  | TNS=0.000  | WHS=-0.157 | THS=-16.401|

Phase 2 Router Initialization | Checksum: 1904f3b19

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10ff792b2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1971 ; free virtual = 6052

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 597
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.880  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 50e18bf2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050
Phase 4 Rip-up And Reroute | Checksum: 50e18bf2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: aadb7ec4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.977  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: aadb7ec4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: aadb7ec4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050
Phase 5 Delay and Skew Optimization | Checksum: aadb7ec4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3306c1f9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.977  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 60d155e1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050
Phase 6 Post Hold Fix | Checksum: 60d155e1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.390477 %
  Global Horizontal Routing Utilization  = 0.423416 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 8dfa6ba7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6050

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 8dfa6ba7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1969 ; free virtual = 6049

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14c0c4c28

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1968 ; free virtual = 6049

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.977  | TNS=0.000  | WHS=0.058  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14c0c4c28

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1968 ; free virtual = 6049
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1980 ; free virtual = 6061

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 2349.367 ; gain = 9.250 ; free physical = 1980 ; free virtual = 6061
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2349.367 ; gain = 0.000 ; free physical = 1980 ; free virtual = 6061
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2349.367 ; gain = 0.000 ; free physical = 1977 ; free virtual = 6059
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2349.367 ; gain = 0.000 ; free physical = 1971 ; free virtual = 6057
INFO: [Common 17-1381] The checkpoint '/home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Board_Nexys4DDR_drc_routed.rpt -pb Board_Nexys4DDR_drc_routed.pb -rpx Board_Nexys4DDR_drc_routed.rpx
Command: report_drc -file Board_Nexys4DDR_drc_routed.rpt -pb Board_Nexys4DDR_drc_routed.pb -rpx Board_Nexys4DDR_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Board_Nexys4DDR_methodology_drc_routed.rpt -pb Board_Nexys4DDR_methodology_drc_routed.pb -rpx Board_Nexys4DDR_methodology_drc_routed.rpx
Command: report_methodology -file Board_Nexys4DDR_methodology_drc_routed.rpt -pb Board_Nexys4DDR_methodology_drc_routed.pb -rpx Board_Nexys4DDR_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/streit/src/scala/J1Sc-devel/vprj/vhdl/J1Sc/J1Sc/J1Sc.runs/impl_1/Board_Nexys4DDR_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Board_Nexys4DDR_power_routed.rpt -pb Board_Nexys4DDR_power_summary_routed.pb -rpx Board_Nexys4DDR_power_routed.rpx
Command: report_power -file Board_Nexys4DDR_power_routed.rpt -pb Board_Nexys4DDR_power_summary_routed.pb -rpx Board_Nexys4DDR_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
92 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Board_Nexys4DDR_route_status.rpt -pb Board_Nexys4DDR_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Board_Nexys4DDR_timing_summary_routed.rpt -pb Board_Nexys4DDR_timing_summary_routed.pb -rpx Board_Nexys4DDR_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Board_Nexys4DDR_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Board_Nexys4DDR_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Board_Nexys4DDR_bus_skew_routed.rpt -pb Board_Nexys4DDR_bus_skew_routed.pb -rpx Board_Nexys4DDR_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Board_Nexys4DDR.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
