automation etching-pattern layout help heuristic etching-pattern layout program application program developed computerize tedious error-prone vitally important wiring design printed circuit boards help helps automate design stage step closer production logical design design wiring patterns two-layer circuit boards ics dual-in-line packages discrete components transistors resistors help employs methods wiring heuristic method simulates human approaches wiring design theoretically interesting time-consuming method maze-running based lees algorithm help performs 90 percent required wiring heuristic path respect performance function point-to-point point-to-line connection bring number successful wiring connections close 100 percent cacm november 1971 aramaki kawabata kazuhiko heuristic etching-pattern layout wiring design printed circuit board maze-running lees algorithm 3.24 3.66 4.9 6.9 ca711104 jb february 2 1978 1058 