{
    "general":{
        "project_name":"register_slice",
        "target_part":"xc7z020clg400",
        "synth_modules":[],
        "synth_tl": "register_slice",
        "sim_modules":[],
        "sim_tl":"register_slice_tb",
        "include_paths":[
            "Components/Common"
        ]
    },
    "scripts":[
        {
            "name":"set_properties.tcl",
            "type": "tcl",
            "arguments":[]
        }
    ],
    "excluded_modules":[
    ],
    "constraints": []
}