# Contributing to AI-powered VLSI Design Assistant

Thank you for your interest in contributing to our project! We welcome contributions from the community.

## ğŸ¤ How to Contribute

### Reporting Bugs

If you find a bug, please create an issue with:
- Clear description of the problem
- Steps to reproduce
- Expected vs actual behavior
- Screenshots if applicable
- Your environment (OS, browser, versions)

### Suggesting Features

We love new ideas! Please create an issue with:
- Clear description of the feature
- Use case and benefits
- Possible implementation approach
- Any relevant examples

### Code Contributions

1. **Fork the repository**
2. **Create a feature branch**
   ```bash
   git checkout -b feature/your-feature-name
   ```
3. **Make your changes**
   - Follow existing code style
   - Add comments where needed
   - Update documentation
4. **Test your changes**
   - Ensure backend tests pass
   - Test frontend functionality
   - Check for console errors
5. **Commit your changes**
   ```bash
   git commit -m "Add: your feature description"
   ```
6. **Push to your fork**
   ```bash
   git push origin feature/your-feature-name
   ```
7. **Create a Pull Request**
   - Describe your changes
   - Reference any related issues
   - Add screenshots if UI changes

## ğŸ“ Code Style Guidelines

### Python (Backend)
- Follow PEP 8 style guide
- Use type hints where possible
- Add docstrings to functions
- Keep functions focused and small

### TypeScript/React (Frontend)
- Use functional components with hooks
- Follow React best practices
- Use TypeScript types properly
- Keep components modular

### General
- Write clear, descriptive commit messages
- Comment complex logic
- Update README if needed
- Don't commit sensitive data (.env files)

## ğŸ§ª Testing

Before submitting:
- Test login flow
- Test code analysis
- Test all action buttons
- Check responsive design
- Verify error handling

## ğŸ“š Documentation

If you add new features:
- Update README.md
- Add to FEATURES_SHOWCASE.md
- Update API documentation
- Add code examples

## ğŸ¯ Priority Areas

We especially welcome contributions in:
- Additional Verilog templates
- Improved error detection
- Better educational content
- UI/UX improvements
- Performance optimization
- Test coverage
- Documentation

## ğŸ’¬ Questions?

Feel free to:
- Open an issue for discussion
- Ask questions in pull requests
- Reach out to the team

## ğŸ™ Thank You!

Every contribution helps make VLSI learning better for students worldwide!

---

**Hack Nova Team** ğŸš€
