
---------- Begin Simulation Statistics ----------
final_tick                               3338729487500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80508                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702968                       # Number of bytes of host memory used
host_op_rate                                   153554                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27776.09                       # Real time elapsed on the host
host_tick_rate                              120201561                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2236185346                       # Number of instructions simulated
sim_ops                                    4265137130                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.338729                       # Number of seconds simulated
sim_ticks                                3338729487500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               566142                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            493008                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1370746                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             492921                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          566142                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            73221                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1370746                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       492991                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                  2236185346                       # Number of instructions committed
system.cpu.committedOps                    4265137130                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.986094                       # CPI: cycles per instruction
system.cpu.discardedOps                     917618019                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                   653779024                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       7489460                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   349278284                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            11                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1370752                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       584165495                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.334886                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   870980139                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            66                       # TLB misses on write requests
system.cpu.numCycles                       6677458975                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            13918146      0.33%      0.33% # Class of committed instruction
system.cpu.op_class_0::IntAlu              3339764748     78.30%     78.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                8963585      0.21%     78.84% # Class of committed instruction
system.cpu.op_class_0::IntDiv                14200795      0.33%     79.17% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               8267536      0.19%     79.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                 15290      0.00%     79.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                489720      0.01%     79.38% # Class of committed instruction
system.cpu.op_class_0::FloatMult               550880      0.01%     79.39% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.39% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                220352      0.01%     79.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    374      0.00%     79.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu               16819012      0.39%     79.79% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                8308286      0.19%     79.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc              21350575      0.50%     80.49% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.49% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.49% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  186      0.00%     80.49% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.49% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.49% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.49% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd           4243134      0.10%     80.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     80.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt           2712373      0.06%     80.65% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv            656239      0.02%     80.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult          3048777      0.07%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt            94886      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.74% # Class of committed instruction
system.cpu.op_class_0::MemRead              495992437     11.63%     92.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite             288461511      6.76%     99.13% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          21337782      0.50%     99.63% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite         15720504      0.37%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total               4265137130                       # Class of committed instruction
system.cpu.tickCycles                      6093293480                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                493009                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2801                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     46890702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     93782407                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2671                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2671                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       179264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       179264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  179264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2801                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2801    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2801                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3354000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15085500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          46875236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17159                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46810089                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           63453                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16469                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      46810582                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        64655                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side    140431252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       242860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             140674112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   5991722880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6290112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5998012992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         46891706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000207                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               46891704    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46891706                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        93718451500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         121686000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       70215871500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst             46809312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                79592                       # number of demand (read+write) hits
system.l2.demand_hits::total                 46888904                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst            46809312                       # number of overall hits
system.l2.overall_hits::.cpu.data               79592                       # number of overall hits
system.l2.overall_hits::total                46888904                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1532                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2802                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1270                       # number of overall misses
system.l2.overall_misses::.cpu.data              1532                       # number of overall misses
system.l2.overall_misses::total                  2802                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96862500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    130335000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        227197500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96862500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    130335000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       227197500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst         46810582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            81124                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             46891706                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst        46810582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           81124                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            46891706                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.018885                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000060                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.018885                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000060                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76269.685039                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85075.065274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81084.047109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76269.685039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85075.065274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81084.047109                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2802                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2802                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     84172500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    115015000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    199187500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     84172500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    115015000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    199187500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.018885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000060                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.018885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000060                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66277.559055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75075.065274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71087.615989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66277.559055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75075.065274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71087.615989                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17159                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17159                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17159                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17159                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46810088                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46810088                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46810088                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46810088                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             16339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16339                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 130                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10069000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10069000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16469                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.007894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.007894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77453.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77453.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8769000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.007894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.007894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67453.846154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67453.846154                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst       46809312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           46809312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96862500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96862500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst     46810582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       46810582                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76269.685039                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76269.685039                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     84172500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84172500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66277.559055                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66277.559055                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         63253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63253                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    120266000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    120266000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        64655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         64655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.021684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.021684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85781.740371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85781.740371                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    106246000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    106246000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.021684                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.021684                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75781.740371                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75781.740371                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2641.652025                       # Cycle average of tags in use
system.l2.tags.total_refs                    93782405                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2801                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                  33481.758301                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1181.341573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1460.310452                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.144207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.178261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.322467                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2733                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.341919                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 750262049                       # Number of tag accesses
system.l2.tags.data_accesses                750262049                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          81216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          98048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             179264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        81216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81216                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2801                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             24325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 53692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        24325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            24325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            24325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                53692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000558500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              863196                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2801                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2801                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     31576750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   14005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                84095500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11273.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30023.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1378                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2801                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.970402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.238549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.260124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1039     73.22%     73.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          236     16.63%     89.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           47      3.31%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      1.76%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      1.76%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      0.70%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.49%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.49%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1419                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 179264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  179264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3338729409000                       # Total gap between requests
system.mem_ctrls.avgGap                  1191977654.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        81216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        98048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 24325.420883622875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 29366.859569511616                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32218750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     51876750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25389.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33862.11                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    49.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4755240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2523675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9339120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     263556402720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      48918481860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     1240877612160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1553369114775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.257554                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 3225550380750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 111487480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1691626750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5404980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2861430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10660020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     263556402720.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      49209041640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1240632930240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1553417301030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.271986                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 3224910795750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 111487480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2331211750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    3338729487500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    824169557                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        824169557                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    824169557                       # number of overall hits
system.cpu.icache.overall_hits::total       824169557                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     46810582                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       46810582                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     46810582                       # number of overall misses
system.cpu.icache.overall_misses::total      46810582                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 608784311500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 608784311500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 608784311500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 608784311500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    870980139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    870980139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    870980139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    870980139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053745                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053745                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053745                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053745                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13005.271148                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13005.271148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13005.271148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13005.271148                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     46810089                       # number of writebacks
system.cpu.icache.writebacks::total          46810089                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst     46810582                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     46810582                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst     46810582                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     46810582                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 561973730500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 561973730500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 561973730500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 561973730500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053745                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053745                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053745                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053745                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12005.271169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12005.271169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12005.271169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12005.271169                       # average overall mshr miss latency
system.cpu.icache.replacements               46810089                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    824169557                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       824169557                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     46810582                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      46810582                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 608784311500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 608784311500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    870980139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    870980139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13005.271148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13005.271148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst     46810582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     46810582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 561973730500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 561973730500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053745                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12005.271169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12005.271169                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           488.126993                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           870980138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          46810581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.606480                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   488.126993                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.953373                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.953373                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1788770859                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1788770859                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    934560437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        934560437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    934560437                       # number of overall hits
system.cpu.dcache.overall_hits::total       934560437                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        86938                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          86938                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        86938                       # number of overall misses
system.cpu.dcache.overall_misses::total         86938                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1256013000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1256013000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1256013000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1256013000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    934647375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    934647375                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    934647375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    934647375                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000093                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000093                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14447.226759                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14447.226759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14447.226759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14447.226759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17159                       # number of writebacks
system.cpu.dcache.writebacks::total             17159                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5814                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5814                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5814                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        81124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        81124                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        81124                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        81124                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1110832000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1110832000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1110832000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1110832000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000087                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000087                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13693.013165                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13693.013165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13693.013165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13693.013165                       # average overall mshr miss latency
system.cpu.dcache.replacements                  80612                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    629657124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       629657124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    980003000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    980003000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    629722313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    629722313                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15033.257145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15033.257145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        64655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        64655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    904491500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    904491500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13989.505839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13989.505839                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    304903313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      304903313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    276010000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    276010000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    304925062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    304925062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12690.698423                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12690.698423                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5280                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5280                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16469                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16469                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    206340500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    206340500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12529.024227                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12529.024227                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.597588                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           934641561                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             81124                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          11521.147392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.597588                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1869375874                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1869375874                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3338729487500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
