
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012715                       # Number of seconds simulated (Second)
simTicks                                  12715416000                       # Number of ticks simulated (Tick)
finalTick                                 12715416000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    127.25                       # Real time elapsed on the host (Second)
hostTickRate                                 99926121                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     38827754                       # Number of instructions simulated (Count)
simOps                                       47969968                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   305134                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     376979                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         25430833                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        48612420                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      401                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       48425966                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   5653                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               642852                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            523796                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 128                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            25291208                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.914735                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.799120                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  15161244     59.95%     59.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1521368      6.02%     65.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    875777      3.46%     69.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    622497      2.46%     71.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1281197      5.07%     76.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1874600      7.41%     84.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1263575      5.00%     89.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    321285      1.27%     90.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   2369665      9.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              25291208                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  123333     10.70%     10.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     10.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1225      0.11%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 684620     59.41%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     15      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     70.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 328178     28.48%     98.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14937      1.30%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      3553174      7.34%      7.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      22556993     46.58%     53.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7637      0.02%     53.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2705      0.01%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     53.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      3550859      7.33%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      7101732     14.67%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          117      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     75.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      3550891      7.33%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7775331     16.06%     99.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       326525      0.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       48425966                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.904223                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1152308                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.023795                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 72556704                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                24313029                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        23448364                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 50744397                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                24942735                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        24865482                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    23713254                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    22311846                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          48399739                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       7761764                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     26227                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                1369                       # Number of nop insts executed (Count)
system.cpu.numRefs                            8086737                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3363567                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       324973                       # Number of stores executed (Count)
system.cpu.numRate                           1.903191                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1455                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          139625                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    38827754                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      47969968                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.654965                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.654965                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.526798                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.526798                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   39149521                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  19068581                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   60383311                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    13001346                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   12995991                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  43821506                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      213                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        7746962                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        332298                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        10685                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13401                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 3494708                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3419237                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             17132                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1224077                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 9562                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1221217                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997664                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17530                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 41                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6721                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1339                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5382                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          664                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          639087                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             273                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             17013                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     25192977                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.904142                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.195929                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        16932004     67.21%     67.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1779600      7.06%     74.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           81647      0.32%     74.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           44479      0.18%     74.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1051464      4.17%     78.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          127053      0.50%     79.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          125594      0.50%     79.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          109106      0.43%     80.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4942030     19.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     25192977                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             38828784                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               47970998                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     7915620                       # Number of memory references committed (Count)
system.cpu.commit.loads                       7620743                       # Number of loads committed (Count)
system.cpu.commit.amos                            106                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         114                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3310066                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         24842143                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    30681874                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11005                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      3548577      7.40%      7.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     22302953     46.49%     53.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7069      0.01%     53.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2567      0.01%     53.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     53.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     53.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     53.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     53.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     53.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     53.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     53.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      3548523      7.40%     61.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      7097047     14.79%     76.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     76.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     76.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      3548547      7.40%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      7620743     15.89%     99.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       294877      0.61%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     47970998                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4942030                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        7698634                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7698634                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       7698634                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7698634                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       276653                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          276653                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       276653                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         276653                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  21649017794                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  21649017794                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  21649017794                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  21649017794                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7975287                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7975287                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7975287                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7975287                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.034689                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.034689                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.034689                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.034689                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 78253.327432                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 78253.327432                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 78253.327432                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 78253.327432                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       269336                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          418                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         5255                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      51.253283                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    41.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       106502                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            106502                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        56138                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         56138                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        56138                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        56138                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       220515                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       220515                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       220515                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       220515                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  17622401511                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  17622401511                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  17622401511                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  17622401511                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.027650                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.027650                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.027650                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.027650                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 79914.751881                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 79914.751881                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 79914.751881                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 79914.751881                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 219497                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      7513523                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7513523                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       166979                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        166979                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  12704609500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  12704609500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      7680502                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7680502                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.021741                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.021741                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 76085.073572                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 76085.073572                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        52688                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        52688                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       114291                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       114291                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   8985523500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   8985523500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.014881                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.014881                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 78619.694464                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 78619.694464                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             100                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       444000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       444000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          106                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.056604                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        74000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        74000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       438000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       438000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.056604                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        73000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        73000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       185111                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         185111                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       109543                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       109543                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   8940233386                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   8940233386                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       294654                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       294654                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.371768                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.371768                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 81613.917694                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 81613.917694                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3450                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3450                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       106093                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       106093                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   8632834103                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   8632834103                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.360060                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.360060                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 81370.440114                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 81370.440114                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1021.055113                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              7919255                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             220521                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              35.911569                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1021.055113                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997124                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           89                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          928                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           32122093                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          32122093                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2737415                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              15351877                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6610000                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                574068                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17848                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1195945                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   836                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               48783888                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2816                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            3491192                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       39747556                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     3494708                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1240086                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      21775760                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   37316                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  727                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4818                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3443419                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5745                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           25291208                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.938384                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.171693                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 17482732     69.13%     69.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   151328      0.60%     69.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1166750      4.61%     74.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    70274      0.28%     74.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    72269      0.29%     74.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1038843      4.11%     79.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   748677      2.96%     81.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   129616      0.51%     82.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4430719     17.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             25291208                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.137420                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.562967                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3440824                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3440824                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3440824                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3440824                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2595                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2595                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2595                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2595                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    175488999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    175488999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    175488999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    175488999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3443419                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3443419                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3443419                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3443419                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000754                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000754                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000754                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000754                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 67625.818497                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 67625.818497                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 67625.818497                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 67625.818497                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          742                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      57.076923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1769                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1769                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          569                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           569                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          569                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          569                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2026                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2026                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2026                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2026                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    137421500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    137421500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    137421500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    137421500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000588                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000588                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000588                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000588                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67828.973346                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67828.973346                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67828.973346                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67828.973346                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1769                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3440824                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3440824                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2595                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2595                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    175488999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    175488999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3443419                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3443419                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000754                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000754                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 67625.818497                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 67625.818497                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          569                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          569                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2026                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2026                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    137421500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    137421500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000588                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000588                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67828.973346                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67828.973346                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.691263                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3442849                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2025                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1700.172346                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.691263                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.998794                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998794                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           13775701                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          13775701                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17848                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   13307581                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   241059                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               48614190                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 9159                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7746962                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  332298                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   395                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    207328                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    26549                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7868                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11620                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                19488                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 48324330                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                48313846                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  40470502                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  66926678                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.899814                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.604699                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       26254                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  126219                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   42                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  92                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37421                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9257                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   4892                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7620743                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.037827                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            26.096587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7454059     97.81%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 3140      0.04%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 7369      0.10%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1434      0.02%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 3565      0.05%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  429      0.01%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  372      0.00%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  380      0.00%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  312      0.00%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  430      0.01%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                806      0.01%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1382      0.02%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2230      0.03%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               8850      0.12%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             103519      1.36%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1389      0.02%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1611      0.02%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               6883      0.09%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1197      0.02%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2363      0.03%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4501      0.06%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                667      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                439      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                229      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                227      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                714      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                537      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                345      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                775      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                521      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            10068      0.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7620743                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  9                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17848                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3061213                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                14276291                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          37136                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6851513                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1047207                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               48717851                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3534                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 709946                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 201332                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  35453                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            60453217                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   131845389                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 39527471                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 35572007                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              59681903                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   771314                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     376                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  98                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4074330                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         68851126                       # The number of ROB reads (Count)
system.cpu.rob.writes                        97319267                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 38827754                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   47969968                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    54                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    402                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   4494                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      4896                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   402                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  4494                       # number of overall hits (Count)
system.l2.overallHits::total                     4896                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1624                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               215881                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  217505                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1624                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              215881                       # number of overall misses (Count)
system.l2.overallMisses::total                 217505                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       130048000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     17238083500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        17368131500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      130048000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    17238083500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       17368131500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2026                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             220375                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                222401                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2026                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            220375                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               222401                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.801579                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.979607                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.977986                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.801579                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.979607                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.977986                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80078.817734                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79849.933528                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79851.642491                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80078.817734                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79849.933528                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79851.642491                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               104037                       # number of writebacks (Count)
system.l2.writebacks::total                    104037                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1624                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           215881                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              217505                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1624                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          215881                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             217505                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    113818000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  15079273500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    15193091500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    113818000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  15079273500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   15193091500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.801579                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.979607                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.977986                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.801579                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.979607                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.977986                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70084.975369                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69849.933528                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 69851.688467                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70084.975369                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69849.933528                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 69851.688467                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         214089                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          233                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            233                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             145                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           146                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.993151                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          145                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2748500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2748500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.993151                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18955.172414                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18955.172414                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             402                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                402                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1624                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1624                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    130048000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    130048000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2026                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2026                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.801579                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.801579                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80078.817734                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80078.817734                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1624                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1624                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    113818000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    113818000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.801579                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.801579                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70084.975369                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70084.975369                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   638                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           105446                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              105446                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   8465181500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     8465181500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         106084                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            106084                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.993986                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.993986                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80279.778275                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80279.778275                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       105446                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          105446                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   7410721500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   7410721500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.993986                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.993986                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70279.778275                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70279.778275                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3856                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3856                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       110435                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          110435                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   8772902000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   8772902000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       114291                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        114291                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.966262                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.966262                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 79439.507403                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79439.507403                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data       110435                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       110435                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   7668552000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   7668552000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.966262                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.966262                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69439.507403                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69439.507403                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1768                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1768                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1768                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1768                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       106502                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           106502                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       106502                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       106502                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4064.384739                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       443433                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     218186                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.032362                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       7.473951                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        23.397304                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4033.513483                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001825                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.005712                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.984745                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.992281                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  214                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1964                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1918                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3768682                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3768682                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    104036.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1623.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    215867.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000166672500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         6489                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         6489                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              527723                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              97731                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      217504                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     104036                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    217504                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   104036                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                217504                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               104036                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  196926                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   17100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2571                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     859                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   6096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   6327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   6478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   6499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   6503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   6525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   6531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   6559                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   6565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   6544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   6519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   6549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   6556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   6504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   6575                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   6535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         6489                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      33.515180                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     31.646333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     48.414678                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          6446     99.34%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           36      0.55%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            4      0.06%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            2      0.03%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          6489                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         6489                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.028664                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.026961                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.244757                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             6384     98.38%     98.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               44      0.68%     99.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               44      0.68%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               14      0.22%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          6489                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                13920256                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              6658304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1094754273.08080196                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              523640280.42810398                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   12715391500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      39545.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       103872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     13815488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      6656640                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 8168981.651878317818                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1086514825.783128023148                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 523509415.657340645790                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1623                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       215881                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       104036                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     46969500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   6267051500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 311802383750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28939.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29030.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2997062.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       103872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     13816384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       13920256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       103872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       103872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      6658304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      6658304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1623                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       215881                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          217504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       104036                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         104036                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        8168982                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1086585291                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1094754273                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      8168982                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       8168982                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    523640280                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        523640280                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    523640280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       8168982                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1086585291                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1618394554                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               217490                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              104010                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        13130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        13050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        13181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        13229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        13059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        13133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        14074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        13686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        13840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        13979                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        13991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        13586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        14120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        14072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        14168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        13192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         6169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         6143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         6239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         6288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         6199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         6094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         6556                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         6240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         6093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         6582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         7176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         6593                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         7088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         7170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         7059                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         6321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2236083500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1087450000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         6314021000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10281.32                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29031.32                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              196774                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              95450                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.77                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        29274                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   702.869714                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   517.226803                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   380.788331                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3117     10.65%     10.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2943     10.05%     20.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1964      6.71%     27.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1308      4.47%     31.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1407      4.81%     36.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1224      4.18%     40.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1441      4.92%     45.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1514      5.17%     50.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        14356     49.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        29274                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              13919360                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            6656640                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1094.683807                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              523.509416                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.64                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.55                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       103058760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        54769440                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      760709880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     260624160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1003707120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3706794360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1761208800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    7650872520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   601.700528                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4516414250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    424580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7774421750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       105971880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        56325390                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      792168720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     282308040                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1003707120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3786663900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1693950240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    7721095290                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   607.223176                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4339489000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    424580000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7951347000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              112058                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        104036                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            109423                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             105446                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            105446                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         112058                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            145                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       648612                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  648612                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     20578560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 20578560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             217649                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   217649    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               217649                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           855043000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1145152500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         431108                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       213459                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             116316                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       210539                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1769                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           223047                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            106084                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           106084                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2026                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        114291                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           146                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          146                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5820                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       660539                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 666359                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       242816                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     20920128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                21162944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          214089                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   6658368                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            436636                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001976                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.044414                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  435773     99.80%     99.80% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     863      0.20%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              436636                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12715416000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          330177500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3038498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         330635500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        443813                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       221266                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             862                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          862                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
