MODULE main
VAR
  in1: boolean;
  in2: boolean;
  out: boolean;
ASSIGN
  -- UNIT DELAY
  init(out) := TRUE;
  next(out) := !(in1 & in2); 
