{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79891,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 5.92036e-05,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00108854,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000902782,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 5.39642e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000902782,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.5786,
	"finish__clock__skew__setup": 0.272552,
	"finish__clock__skew__hold": 0.272552,
	"finish__timing__drv__max_slew_limit": -0.190525,
	"finish__timing__drv__max_slew": 1,
	"finish__timing__drv__max_cap_limit": -0.243978,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0053765,
	"finish__power__switching__total": 0.00326401,
	"finish__power__leakage__total": 1.67561e-08,
	"finish__power__total": 0.00864053,
	"finish__design__io": 145,
	"finish__design__die__area": 1.02784e+07,
	"finish__design__core__area": 1.001e+07,
	"finish__design__instance__count": 61651,
	"finish__design__instance__area": 5.68597e+06,
	"finish__design__instance__count__stdcell": 61645,
	"finish__design__instance__area__stdcell": 111177,
	"finish__design__instance__count__macros": 6,
	"finish__design__instance__area__macros": 5.57479e+06,
	"finish__design__instance__utilization": 0.568031,
	"finish__design__instance__utilization__stdcell": 0.0250671
}