parent	,	V_8
clk_pwm_tdiv_round_rate	,	F_15
tcfg_to_divisor	,	F_14
shift	,	V_21
"error adding pwm%d tin clock\n"	,	L_4
S3C2410_TCFG1_MUX_MASK	,	V_18
local_irq_save	,	F_6
s3c24xx_pwmclk_tclk	,	F_24
clk_timer_tclk	,	V_24
S3C2410_TCFG1_SHIFT	,	F_12
clk_tin	,	V_33
soc_is_s5p6450	,	F_29
id	,	V_17
s3c24xx_pwmclk_tdiv	,	F_25
ret	,	V_29
ARRAY_SIZE	,	F_36
clk_pwm_tdiv_bits	,	F_17
clk	,	V_1
clk_pwm_tdiv_register	,	F_22
clk_timer_tdiv	,	V_23
"timers"	,	L_1
S3C2410_TCFG_PRESCALER1_MASK	,	V_5
clk_pwm_tdiv_set_rate	,	F_20
bits	,	V_20
S3C64XX_TCFG1_MUX_TCLK	,	V_27
clk_pwm_tin_register	,	F_30
clk_set_parent	,	F_31
clk_get_rate	,	F_3
s3c_pwmclk_init	,	F_32
clk_pwm_tdiv_get_rate	,	F_11
__func__	,	V_32
S3C2410_TCFG0	,	V_3
S3C2410_TCFG1	,	V_16
s3c24xx_register_clock	,	F_23
s3c_register_clocks	,	F_37
soc_is_s3c24xx	,	F_27
pwm	,	V_28
flags	,	V_13
printk	,	F_35
pwm_cfg_src_is_tclk	,	F_13
clk_timers	,	V_30
"error adding pwm%d tdiv clock\n"	,	L_3
to_tdiv	,	F_9
S3C2410_TCFG_PRESCALER1_SHIFT	,	V_6
pwm_tdiv_div_bits	,	F_18
tcfg1	,	V_15
tcfg0	,	V_2
divisor	,	V_11
divclk	,	V_19
local_irq_restore	,	F_8
parent_rate	,	V_10
rate	,	V_9
__raw_writel	,	F_7
pwm_tdiv_clk	,	V_14
clk_round_rate	,	F_21
__raw_readl	,	F_2
clk_get	,	F_33
clk_pwm_tin_set_parent	,	F_26
pwm_tdiv_has_div1	,	F_16
clk_timer_scaler	,	V_4
clk_pwm_tdiv_update	,	F_19
S3C2410_TCFG_PRESCALER0_MASK	,	V_7
EINVAL	,	V_22
"%s: no parent clock\n"	,	L_2
container_of	,	F_10
mux_tclk	,	V_25
round	,	V_12
S3C2410_TCFG1_MUX_TCLK	,	V_26
KERN_ERR	,	V_31
__init	,	T_1
clk_pwm_scaler_round_rate	,	F_4
clk_pwm_scaler_set_rate	,	F_5
soc_is_s5p6440	,	F_28
clk_pwm_scaler_get_rate	,	F_1
IS_ERR	,	F_34
