# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ring Counter.srcs/sources_1/new/Ring_Counter.vhd" \
"../../../../Ring Counter.srcs/sim_1/new/Ring_Counter_tb.vhd" \

# Do not sort compile order
nosort
