;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_Bypass__0__MASK EQU 0x10
ADC_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_Bypass__0__PORT EQU 0
ADC_Bypass__0__SHIFT EQU 4
ADC_Bypass__AG EQU CYREG_PRT0_AG
ADC_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_Bypass__DR EQU CYREG_PRT0_DR
ADC_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Bypass__MASK EQU 0x10
ADC_Bypass__PORT EQU 0
ADC_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Bypass__PS EQU CYREG_PRT0_PS
ADC_Bypass__SHIFT EQU 4
ADC_Bypass__SLW EQU CYREG_PRT0_SLW
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x04
ADC_IRQ__INTC_NUMBER EQU 2
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* PGA */
PGA_SC__BST EQU CYREG_SC2_BST
PGA_SC__CLK EQU CYREG_SC2_CLK
PGA_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_SC__CMPINV_MASK EQU 0x04
PGA_SC__CPTR EQU CYREG_SC_CPTR
PGA_SC__CPTR_MASK EQU 0x04
PGA_SC__CR0 EQU CYREG_SC2_CR0
PGA_SC__CR1 EQU CYREG_SC2_CR1
PGA_SC__CR2 EQU CYREG_SC2_CR2
PGA_SC__MSK EQU CYREG_SC_MSK
PGA_SC__MSK_MASK EQU 0x04
PGA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_SC__PM_ACT_MSK EQU 0x04
PGA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_SC__PM_STBY_MSK EQU 0x04
PGA_SC__SR EQU CYREG_SC_SR
PGA_SC__SR_MASK EQU 0x04
PGA_SC__SW0 EQU CYREG_SC2_SW0
PGA_SC__SW10 EQU CYREG_SC2_SW10
PGA_SC__SW2 EQU CYREG_SC2_SW2
PGA_SC__SW3 EQU CYREG_SC2_SW3
PGA_SC__SW4 EQU CYREG_SC2_SW4
PGA_SC__SW6 EQU CYREG_SC2_SW6
PGA_SC__SW7 EQU CYREG_SC2_SW7
PGA_SC__SW8 EQU CYREG_SC2_SW8
PGA_SC__WRK1 EQU CYREG_SC_WRK1
PGA_SC__WRK1_MASK EQU 0x04

/* Vo1 */
Vo1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Vo1__0__MASK EQU 0x40
Vo1__0__PC EQU CYREG_PRT0_PC6
Vo1__0__PORT EQU 0
Vo1__0__SHIFT EQU 6
Vo1__AG EQU CYREG_PRT0_AG
Vo1__AMUX EQU CYREG_PRT0_AMUX
Vo1__BIE EQU CYREG_PRT0_BIE
Vo1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Vo1__BYP EQU CYREG_PRT0_BYP
Vo1__CTL EQU CYREG_PRT0_CTL
Vo1__DM0 EQU CYREG_PRT0_DM0
Vo1__DM1 EQU CYREG_PRT0_DM1
Vo1__DM2 EQU CYREG_PRT0_DM2
Vo1__DR EQU CYREG_PRT0_DR
Vo1__INP_DIS EQU CYREG_PRT0_INP_DIS
Vo1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Vo1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Vo1__LCD_EN EQU CYREG_PRT0_LCD_EN
Vo1__MASK EQU 0x40
Vo1__PORT EQU 0
Vo1__PRT EQU CYREG_PRT0_PRT
Vo1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Vo1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Vo1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Vo1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Vo1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Vo1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Vo1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Vo1__PS EQU CYREG_PRT0_PS
Vo1__SHIFT EQU 6
Vo1__SLW EQU CYREG_PRT0_SLW

/* Vo2 */
Vo2__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
Vo2__0__MASK EQU 0x20
Vo2__0__PC EQU CYREG_PRT6_PC5
Vo2__0__PORT EQU 6
Vo2__0__SHIFT EQU 5
Vo2__AG EQU CYREG_PRT6_AG
Vo2__AMUX EQU CYREG_PRT6_AMUX
Vo2__BIE EQU CYREG_PRT6_BIE
Vo2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Vo2__BYP EQU CYREG_PRT6_BYP
Vo2__CTL EQU CYREG_PRT6_CTL
Vo2__DM0 EQU CYREG_PRT6_DM0
Vo2__DM1 EQU CYREG_PRT6_DM1
Vo2__DM2 EQU CYREG_PRT6_DM2
Vo2__DR EQU CYREG_PRT6_DR
Vo2__INP_DIS EQU CYREG_PRT6_INP_DIS
Vo2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Vo2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Vo2__LCD_EN EQU CYREG_PRT6_LCD_EN
Vo2__MASK EQU 0x20
Vo2__PORT EQU 6
Vo2__PRT EQU CYREG_PRT6_PRT
Vo2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Vo2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Vo2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Vo2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Vo2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Vo2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Vo2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Vo2__PS EQU CYREG_PRT6_PS
Vo2__SHIFT EQU 5
Vo2__SLW EQU CYREG_PRT6_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT1_PC6
Rx_1__0__PORT EQU 1
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT1_AG
Rx_1__AMUX EQU CYREG_PRT1_AMUX
Rx_1__BIE EQU CYREG_PRT1_BIE
Rx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_1__BYP EQU CYREG_PRT1_BYP
Rx_1__CTL EQU CYREG_PRT1_CTL
Rx_1__DM0 EQU CYREG_PRT1_DM0
Rx_1__DM1 EQU CYREG_PRT1_DM1
Rx_1__DM2 EQU CYREG_PRT1_DM2
Rx_1__DR EQU CYREG_PRT1_DR
Rx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 1
Rx_1__PRT EQU CYREG_PRT1_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_1__PS EQU CYREG_PRT1_PS
Rx_1__SHIFT EQU 6
Rx_1__SLW EQU CYREG_PRT1_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT1_PC7
Tx_1__0__PORT EQU 1
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT1_AG
Tx_1__AMUX EQU CYREG_PRT1_AMUX
Tx_1__BIE EQU CYREG_PRT1_BIE
Tx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_1__BYP EQU CYREG_PRT1_BYP
Tx_1__CTL EQU CYREG_PRT1_CTL
Tx_1__DM0 EQU CYREG_PRT1_DM0
Tx_1__DM1 EQU CYREG_PRT1_DM1
Tx_1__DM2 EQU CYREG_PRT1_DM2
Tx_1__DR EQU CYREG_PRT1_DR
Tx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 1
Tx_1__PRT EQU CYREG_PRT1_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_1__PS EQU CYREG_PRT1_PS
Tx_1__SHIFT EQU 7
Tx_1__SLW EQU CYREG_PRT1_SLW

/* VDAC8 */
VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_viDAC8__D EQU CYREG_DAC2_D
VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x80
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DAC_WC1 */
DAC_WC1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DAC_WC1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DAC_WC1__INTC_MASK EQU 0x01
DAC_WC1__INTC_NUMBER EQU 0
DAC_WC1__INTC_PRIOR_NUM EQU 7
DAC_WC1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
DAC_WC1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DAC_WC1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DAC_WC2 */
DAC_WC2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DAC_WC2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DAC_WC2__INTC_MASK EQU 0x02
DAC_WC2__INTC_NUMBER EQU 1
DAC_WC2__INTC_PRIOR_NUM EQU 7
DAC_WC2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
DAC_WC2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DAC_WC2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LCD_Seg */
LCD_Seg_bLCDDSD_CtrlReg__0__MASK EQU 0x01
LCD_Seg_bLCDDSD_CtrlReg__0__POS EQU 0
LCD_Seg_bLCDDSD_CtrlReg__1__MASK EQU 0x02
LCD_Seg_bLCDDSD_CtrlReg__1__POS EQU 1
LCD_Seg_bLCDDSD_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LCD_Seg_bLCDDSD_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
LCD_Seg_bLCDDSD_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
LCD_Seg_bLCDDSD_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
LCD_Seg_bLCDDSD_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
LCD_Seg_bLCDDSD_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
LCD_Seg_bLCDDSD_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
LCD_Seg_bLCDDSD_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
LCD_Seg_bLCDDSD_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
LCD_Seg_bLCDDSD_CtrlReg__2__MASK EQU 0x04
LCD_Seg_bLCDDSD_CtrlReg__2__POS EQU 2
LCD_Seg_bLCDDSD_CtrlReg__3__MASK EQU 0x08
LCD_Seg_bLCDDSD_CtrlReg__3__POS EQU 3
LCD_Seg_bLCDDSD_CtrlReg__7__MASK EQU 0x80
LCD_Seg_bLCDDSD_CtrlReg__7__POS EQU 7
LCD_Seg_bLCDDSD_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LCD_Seg_bLCDDSD_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
LCD_Seg_bLCDDSD_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
LCD_Seg_bLCDDSD_CtrlReg__COUNT_REG EQU CYREG_B0_UDB13_CTL
LCD_Seg_bLCDDSD_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
LCD_Seg_bLCDDSD_CtrlReg__MASK EQU 0x8F
LCD_Seg_bLCDDSD_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
LCD_Seg_bLCDDSD_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
LCD_Seg_bLCDDSD_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
LCD_Seg_bLCDDSD_NoSleep_bSegLCDdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
LCD_Seg_Com__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
LCD_Seg_Com__0__MASK EQU 0x10
LCD_Seg_Com__0__PC EQU CYREG_PRT4_PC4
LCD_Seg_Com__0__PORT EQU 4
LCD_Seg_Com__0__SHIFT EQU 4
LCD_Seg_Com__1__INTTYPE EQU CYREG_PICU4_INTTYPE5
LCD_Seg_Com__1__MASK EQU 0x20
LCD_Seg_Com__1__PC EQU CYREG_PRT4_PC5
LCD_Seg_Com__1__PORT EQU 4
LCD_Seg_Com__1__SHIFT EQU 5
LCD_Seg_Com__2__INTTYPE EQU CYREG_PICU4_INTTYPE6
LCD_Seg_Com__2__MASK EQU 0x40
LCD_Seg_Com__2__PC EQU CYREG_PRT4_PC6
LCD_Seg_Com__2__PORT EQU 4
LCD_Seg_Com__2__SHIFT EQU 6
LCD_Seg_Com__3__INTTYPE EQU CYREG_PICU4_INTTYPE7
LCD_Seg_Com__3__MASK EQU 0x80
LCD_Seg_Com__3__PC EQU CYREG_PRT4_PC7
LCD_Seg_Com__3__PORT EQU 4
LCD_Seg_Com__3__SHIFT EQU 7
LCD_Seg_Com__AG EQU CYREG_PRT4_AG
LCD_Seg_Com__AMUX EQU CYREG_PRT4_AMUX
LCD_Seg_Com__BIE EQU CYREG_PRT4_BIE
LCD_Seg_Com__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LCD_Seg_Com__BYP EQU CYREG_PRT4_BYP
LCD_Seg_Com__CTL EQU CYREG_PRT4_CTL
LCD_Seg_Com__DM0 EQU CYREG_PRT4_DM0
LCD_Seg_Com__DM1 EQU CYREG_PRT4_DM1
LCD_Seg_Com__DM2 EQU CYREG_PRT4_DM2
LCD_Seg_Com__DR EQU CYREG_PRT4_DR
LCD_Seg_Com__INP_DIS EQU CYREG_PRT4_INP_DIS
LCD_Seg_Com__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
LCD_Seg_Com__LCD_COM_MASK__0 EQU 0x00
LCD_Seg_Com__LCD_COM_MASK__1 EQU 0x00
LCD_Seg_Com__LCD_COM_MASK__12 EQU 0x00
LCD_Seg_Com__LCD_COM_MASK__15 EQU 0x00
LCD_Seg_Com__LCD_COM_MASK__2 EQU 0x00
LCD_Seg_Com__LCD_COM_MASK__3 EQU 0x00
LCD_Seg_Com__LCD_COM_MASK__4 EQU 0xF0
LCD_Seg_Com__LCD_COM_MASK__5 EQU 0x00
LCD_Seg_Com__LCD_COM_MASK__6 EQU 0x00
LCD_Seg_Com__LCD_COM_PIN__0 EQU 4
LCD_Seg_Com__LCD_COM_PIN__1 EQU 5
LCD_Seg_Com__LCD_COM_PIN__2 EQU 6
LCD_Seg_Com__LCD_COM_PIN__3 EQU 7
LCD_Seg_Com__LCD_COM_PORT__0 EQU 4
LCD_Seg_Com__LCD_COM_PORT__1 EQU 4
LCD_Seg_Com__LCD_COM_PORT__2 EQU 4
LCD_Seg_Com__LCD_COM_PORT__3 EQU 4
LCD_Seg_Com__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LCD_Seg_Com__LCD_EN EQU CYREG_PRT4_LCD_EN
LCD_Seg_Com__LCD_SEG_MASK__0 EQU 0x00
LCD_Seg_Com__LCD_SEG_MASK__1 EQU 0x00
LCD_Seg_Com__LCD_SEG_MASK__12 EQU 0x00
LCD_Seg_Com__LCD_SEG_MASK__15 EQU 0x00
LCD_Seg_Com__LCD_SEG_MASK__2 EQU 0x00
LCD_Seg_Com__LCD_SEG_MASK__3 EQU 0x00
LCD_Seg_Com__LCD_SEG_MASK__4 EQU 0x00
LCD_Seg_Com__LCD_SEG_MASK__5 EQU 0x00
LCD_Seg_Com__LCD_SEG_MASK__6 EQU 0x00
LCD_Seg_Com__MASK EQU 0xF0
LCD_Seg_Com__PORT EQU 4
LCD_Seg_Com__PRT EQU CYREG_PRT4_PRT
LCD_Seg_Com__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LCD_Seg_Com__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LCD_Seg_Com__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LCD_Seg_Com__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LCD_Seg_Com__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LCD_Seg_Com__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LCD_Seg_Com__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LCD_Seg_Com__PS EQU CYREG_PRT4_PS
LCD_Seg_Com__SHIFT EQU 4
LCD_Seg_Com__SLW EQU CYREG_PRT4_SLW
LCD_Seg_Frame_Dma__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LCD_Seg_Frame_Dma__DRQ_NUMBER EQU 3
LCD_Seg_Frame_Dma__NUMBEROF_TDS EQU 0
LCD_Seg_Frame_Dma__PRIORITY EQU 2
LCD_Seg_Frame_Dma__TERMIN_EN EQU 0
LCD_Seg_Frame_Dma__TERMIN_SEL EQU 0
LCD_Seg_Frame_Dma__TERMOUT0_EN EQU 0
LCD_Seg_Frame_Dma__TERMOUT0_SEL EQU 0
LCD_Seg_Frame_Dma__TERMOUT1_EN EQU 0
LCD_Seg_Frame_Dma__TERMOUT1_SEL EQU 0
LCD_Seg_Int_Clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
LCD_Seg_Int_Clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
LCD_Seg_Int_Clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
LCD_Seg_Int_Clock__CFG2_SRC_SEL_MASK EQU 0x07
LCD_Seg_Int_Clock__INDEX EQU 0x02
LCD_Seg_Int_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD_Seg_Int_Clock__PM_ACT_MSK EQU 0x04
LCD_Seg_Int_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD_Seg_Int_Clock__PM_STBY_MSK EQU 0x04
LCD_Seg_LCD__CFG EQU CYREG_LCDTMR_CFG
LCD_Seg_LCD__CR EQU CYREG_LCDDRV_CR
LCD_Seg_LCD__CR0 EQU CYREG_LCDDAC_CR0
LCD_Seg_LCD__CR1 EQU CYREG_LCDDAC_CR1
LCD_Seg_LCD__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
LCD_Seg_LCD__PM_ACT_MSK EQU 0x10
LCD_Seg_LCD__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
LCD_Seg_LCD__PM_STBY_MSK EQU 0x10
LCD_Seg_LCD__SW0 EQU CYREG_LCDDAC_SW0
LCD_Seg_LCD__SW1 EQU CYREG_LCDDAC_SW1
LCD_Seg_LCD__SW2 EQU CYREG_LCDDAC_SW2
LCD_Seg_LCD__SW3 EQU CYREG_LCDDAC_SW3
LCD_Seg_LCD__SW4 EQU CYREG_LCDDAC_SW4
LCD_Seg_Lcd_Dma__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LCD_Seg_Lcd_Dma__DRQ_NUMBER EQU 0
LCD_Seg_Lcd_Dma__NUMBEROF_TDS EQU 0
LCD_Seg_Lcd_Dma__PRIORITY EQU 2
LCD_Seg_Lcd_Dma__TERMIN_EN EQU 0
LCD_Seg_Lcd_Dma__TERMIN_SEL EQU 0
LCD_Seg_Lcd_Dma__TERMOUT0_EN EQU 1
LCD_Seg_Lcd_Dma__TERMOUT0_SEL EQU 0
LCD_Seg_Lcd_Dma__TERMOUT1_EN EQU 0
LCD_Seg_Lcd_Dma__TERMOUT1_SEL EQU 0
LCD_Seg_Seg__0__AG EQU CYREG_PRT3_AG
LCD_Seg_Seg__0__AMUX EQU CYREG_PRT3_AMUX
LCD_Seg_Seg__0__BIE EQU CYREG_PRT3_BIE
LCD_Seg_Seg__0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_Seg_Seg__0__BYP EQU CYREG_PRT3_BYP
LCD_Seg_Seg__0__CTL EQU CYREG_PRT3_CTL
LCD_Seg_Seg__0__DM0 EQU CYREG_PRT3_DM0
LCD_Seg_Seg__0__DM1 EQU CYREG_PRT3_DM1
LCD_Seg_Seg__0__DM2 EQU CYREG_PRT3_DM2
LCD_Seg_Seg__0__DR EQU CYREG_PRT3_DR
LCD_Seg_Seg__0__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_Seg_Seg__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
LCD_Seg_Seg__0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_Seg_Seg__0__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_Seg_Seg__0__MASK EQU 0x80
LCD_Seg_Seg__0__PC EQU CYREG_PRT3_PC7
LCD_Seg_Seg__0__PORT EQU 3
LCD_Seg_Seg__0__PRT EQU CYREG_PRT3_PRT
LCD_Seg_Seg__0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_Seg_Seg__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_Seg_Seg__0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_Seg_Seg__0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_Seg_Seg__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_Seg_Seg__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_Seg_Seg__0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_Seg_Seg__0__PS EQU CYREG_PRT3_PS
LCD_Seg_Seg__0__SHIFT EQU 7
LCD_Seg_Seg__0__SLW EQU CYREG_PRT3_SLW
LCD_Seg_Seg__1__AG EQU CYREG_PRT3_AG
LCD_Seg_Seg__1__AMUX EQU CYREG_PRT3_AMUX
LCD_Seg_Seg__1__BIE EQU CYREG_PRT3_BIE
LCD_Seg_Seg__1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_Seg_Seg__1__BYP EQU CYREG_PRT3_BYP
LCD_Seg_Seg__1__CTL EQU CYREG_PRT3_CTL
LCD_Seg_Seg__1__DM0 EQU CYREG_PRT3_DM0
LCD_Seg_Seg__1__DM1 EQU CYREG_PRT3_DM1
LCD_Seg_Seg__1__DM2 EQU CYREG_PRT3_DM2
LCD_Seg_Seg__1__DR EQU CYREG_PRT3_DR
LCD_Seg_Seg__1__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_Seg_Seg__1__INTTYPE EQU CYREG_PICU3_INTTYPE6
LCD_Seg_Seg__1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_Seg_Seg__1__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_Seg_Seg__1__MASK EQU 0x40
LCD_Seg_Seg__1__PC EQU CYREG_PRT3_PC6
LCD_Seg_Seg__1__PORT EQU 3
LCD_Seg_Seg__1__PRT EQU CYREG_PRT3_PRT
LCD_Seg_Seg__1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_Seg_Seg__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_Seg_Seg__1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_Seg_Seg__1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_Seg_Seg__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_Seg_Seg__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_Seg_Seg__1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_Seg_Seg__1__PS EQU CYREG_PRT3_PS
LCD_Seg_Seg__1__SHIFT EQU 6
LCD_Seg_Seg__1__SLW EQU CYREG_PRT3_SLW
LCD_Seg_Seg__2__AG EQU CYREG_PRT3_AG
LCD_Seg_Seg__2__AMUX EQU CYREG_PRT3_AMUX
LCD_Seg_Seg__2__BIE EQU CYREG_PRT3_BIE
LCD_Seg_Seg__2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_Seg_Seg__2__BYP EQU CYREG_PRT3_BYP
LCD_Seg_Seg__2__CTL EQU CYREG_PRT3_CTL
LCD_Seg_Seg__2__DM0 EQU CYREG_PRT3_DM0
LCD_Seg_Seg__2__DM1 EQU CYREG_PRT3_DM1
LCD_Seg_Seg__2__DM2 EQU CYREG_PRT3_DM2
LCD_Seg_Seg__2__DR EQU CYREG_PRT3_DR
LCD_Seg_Seg__2__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_Seg_Seg__2__INTTYPE EQU CYREG_PICU3_INTTYPE5
LCD_Seg_Seg__2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_Seg_Seg__2__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_Seg_Seg__2__MASK EQU 0x20
LCD_Seg_Seg__2__PC EQU CYREG_PRT3_PC5
LCD_Seg_Seg__2__PORT EQU 3
LCD_Seg_Seg__2__PRT EQU CYREG_PRT3_PRT
LCD_Seg_Seg__2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_Seg_Seg__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_Seg_Seg__2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_Seg_Seg__2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_Seg_Seg__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_Seg_Seg__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_Seg_Seg__2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_Seg_Seg__2__PS EQU CYREG_PRT3_PS
LCD_Seg_Seg__2__SHIFT EQU 5
LCD_Seg_Seg__2__SLW EQU CYREG_PRT3_SLW
LCD_Seg_Seg__3__AG EQU CYREG_PRT3_AG
LCD_Seg_Seg__3__AMUX EQU CYREG_PRT3_AMUX
LCD_Seg_Seg__3__BIE EQU CYREG_PRT3_BIE
LCD_Seg_Seg__3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_Seg_Seg__3__BYP EQU CYREG_PRT3_BYP
LCD_Seg_Seg__3__CTL EQU CYREG_PRT3_CTL
LCD_Seg_Seg__3__DM0 EQU CYREG_PRT3_DM0
LCD_Seg_Seg__3__DM1 EQU CYREG_PRT3_DM1
LCD_Seg_Seg__3__DM2 EQU CYREG_PRT3_DM2
LCD_Seg_Seg__3__DR EQU CYREG_PRT3_DR
LCD_Seg_Seg__3__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_Seg_Seg__3__INTTYPE EQU CYREG_PICU3_INTTYPE4
LCD_Seg_Seg__3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_Seg_Seg__3__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_Seg_Seg__3__MASK EQU 0x10
LCD_Seg_Seg__3__PC EQU CYREG_PRT3_PC4
LCD_Seg_Seg__3__PORT EQU 3
LCD_Seg_Seg__3__PRT EQU CYREG_PRT3_PRT
LCD_Seg_Seg__3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_Seg_Seg__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_Seg_Seg__3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_Seg_Seg__3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_Seg_Seg__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_Seg_Seg__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_Seg_Seg__3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_Seg_Seg__3__PS EQU CYREG_PRT3_PS
LCD_Seg_Seg__3__SHIFT EQU 4
LCD_Seg_Seg__3__SLW EQU CYREG_PRT3_SLW
LCD_Seg_Seg__4__AG EQU CYREG_PRT3_AG
LCD_Seg_Seg__4__AMUX EQU CYREG_PRT3_AMUX
LCD_Seg_Seg__4__BIE EQU CYREG_PRT3_BIE
LCD_Seg_Seg__4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_Seg_Seg__4__BYP EQU CYREG_PRT3_BYP
LCD_Seg_Seg__4__CTL EQU CYREG_PRT3_CTL
LCD_Seg_Seg__4__DM0 EQU CYREG_PRT3_DM0
LCD_Seg_Seg__4__DM1 EQU CYREG_PRT3_DM1
LCD_Seg_Seg__4__DM2 EQU CYREG_PRT3_DM2
LCD_Seg_Seg__4__DR EQU CYREG_PRT3_DR
LCD_Seg_Seg__4__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_Seg_Seg__4__INTTYPE EQU CYREG_PICU3_INTTYPE3
LCD_Seg_Seg__4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_Seg_Seg__4__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_Seg_Seg__4__MASK EQU 0x08
LCD_Seg_Seg__4__PC EQU CYREG_PRT3_PC3
LCD_Seg_Seg__4__PORT EQU 3
LCD_Seg_Seg__4__PRT EQU CYREG_PRT3_PRT
LCD_Seg_Seg__4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_Seg_Seg__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_Seg_Seg__4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_Seg_Seg__4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_Seg_Seg__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_Seg_Seg__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_Seg_Seg__4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_Seg_Seg__4__PS EQU CYREG_PRT3_PS
LCD_Seg_Seg__4__SHIFT EQU 3
LCD_Seg_Seg__4__SLW EQU CYREG_PRT3_SLW
LCD_Seg_Seg__5__AG EQU CYREG_PRT3_AG
LCD_Seg_Seg__5__AMUX EQU CYREG_PRT3_AMUX
LCD_Seg_Seg__5__BIE EQU CYREG_PRT3_BIE
LCD_Seg_Seg__5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_Seg_Seg__5__BYP EQU CYREG_PRT3_BYP
LCD_Seg_Seg__5__CTL EQU CYREG_PRT3_CTL
LCD_Seg_Seg__5__DM0 EQU CYREG_PRT3_DM0
LCD_Seg_Seg__5__DM1 EQU CYREG_PRT3_DM1
LCD_Seg_Seg__5__DM2 EQU CYREG_PRT3_DM2
LCD_Seg_Seg__5__DR EQU CYREG_PRT3_DR
LCD_Seg_Seg__5__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_Seg_Seg__5__INTTYPE EQU CYREG_PICU3_INTTYPE2
LCD_Seg_Seg__5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_Seg_Seg__5__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_Seg_Seg__5__MASK EQU 0x04
LCD_Seg_Seg__5__PC EQU CYREG_PRT3_PC2
LCD_Seg_Seg__5__PORT EQU 3
LCD_Seg_Seg__5__PRT EQU CYREG_PRT3_PRT
LCD_Seg_Seg__5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_Seg_Seg__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_Seg_Seg__5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_Seg_Seg__5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_Seg_Seg__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_Seg_Seg__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_Seg_Seg__5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_Seg_Seg__5__PS EQU CYREG_PRT3_PS
LCD_Seg_Seg__5__SHIFT EQU 2
LCD_Seg_Seg__5__SLW EQU CYREG_PRT3_SLW
LCD_Seg_Seg__6__AG EQU CYREG_PRT3_AG
LCD_Seg_Seg__6__AMUX EQU CYREG_PRT3_AMUX
LCD_Seg_Seg__6__BIE EQU CYREG_PRT3_BIE
LCD_Seg_Seg__6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_Seg_Seg__6__BYP EQU CYREG_PRT3_BYP
LCD_Seg_Seg__6__CTL EQU CYREG_PRT3_CTL
LCD_Seg_Seg__6__DM0 EQU CYREG_PRT3_DM0
LCD_Seg_Seg__6__DM1 EQU CYREG_PRT3_DM1
LCD_Seg_Seg__6__DM2 EQU CYREG_PRT3_DM2
LCD_Seg_Seg__6__DR EQU CYREG_PRT3_DR
LCD_Seg_Seg__6__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_Seg_Seg__6__INTTYPE EQU CYREG_PICU3_INTTYPE1
LCD_Seg_Seg__6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_Seg_Seg__6__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_Seg_Seg__6__MASK EQU 0x02
LCD_Seg_Seg__6__PC EQU CYREG_PRT3_PC1
LCD_Seg_Seg__6__PORT EQU 3
LCD_Seg_Seg__6__PRT EQU CYREG_PRT3_PRT
LCD_Seg_Seg__6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_Seg_Seg__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_Seg_Seg__6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_Seg_Seg__6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_Seg_Seg__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_Seg_Seg__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_Seg_Seg__6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_Seg_Seg__6__PS EQU CYREG_PRT3_PS
LCD_Seg_Seg__6__SHIFT EQU 1
LCD_Seg_Seg__6__SLW EQU CYREG_PRT3_SLW
LCD_Seg_Seg__7__AG EQU CYREG_PRT3_AG
LCD_Seg_Seg__7__AMUX EQU CYREG_PRT3_AMUX
LCD_Seg_Seg__7__BIE EQU CYREG_PRT3_BIE
LCD_Seg_Seg__7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_Seg_Seg__7__BYP EQU CYREG_PRT3_BYP
LCD_Seg_Seg__7__CTL EQU CYREG_PRT3_CTL
LCD_Seg_Seg__7__DM0 EQU CYREG_PRT3_DM0
LCD_Seg_Seg__7__DM1 EQU CYREG_PRT3_DM1
LCD_Seg_Seg__7__DM2 EQU CYREG_PRT3_DM2
LCD_Seg_Seg__7__DR EQU CYREG_PRT3_DR
LCD_Seg_Seg__7__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_Seg_Seg__7__INTTYPE EQU CYREG_PICU3_INTTYPE0
LCD_Seg_Seg__7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_Seg_Seg__7__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_Seg_Seg__7__MASK EQU 0x01
LCD_Seg_Seg__7__PC EQU CYREG_PRT3_PC0
LCD_Seg_Seg__7__PORT EQU 3
LCD_Seg_Seg__7__PRT EQU CYREG_PRT3_PRT
LCD_Seg_Seg__7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_Seg_Seg__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_Seg_Seg__7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_Seg_Seg__7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_Seg_Seg__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_Seg_Seg__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_Seg_Seg__7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_Seg_Seg__7__PS EQU CYREG_PRT3_PS
LCD_Seg_Seg__7__SHIFT EQU 0
LCD_Seg_Seg__7__SLW EQU CYREG_PRT3_SLW
LCD_Seg_Seg__8__AG EQU CYREG_PRT0_AG
LCD_Seg_Seg__8__AMUX EQU CYREG_PRT0_AMUX
LCD_Seg_Seg__8__BIE EQU CYREG_PRT0_BIE
LCD_Seg_Seg__8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LCD_Seg_Seg__8__BYP EQU CYREG_PRT0_BYP
LCD_Seg_Seg__8__CTL EQU CYREG_PRT0_CTL
LCD_Seg_Seg__8__DM0 EQU CYREG_PRT0_DM0
LCD_Seg_Seg__8__DM1 EQU CYREG_PRT0_DM1
LCD_Seg_Seg__8__DM2 EQU CYREG_PRT0_DM2
LCD_Seg_Seg__8__DR EQU CYREG_PRT0_DR
LCD_Seg_Seg__8__INP_DIS EQU CYREG_PRT0_INP_DIS
LCD_Seg_Seg__8__INTTYPE EQU CYREG_PICU0_INTTYPE7
LCD_Seg_Seg__8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LCD_Seg_Seg__8__LCD_EN EQU CYREG_PRT0_LCD_EN
LCD_Seg_Seg__8__MASK EQU 0x80
LCD_Seg_Seg__8__PC EQU CYREG_PRT0_PC7
LCD_Seg_Seg__8__PORT EQU 0
LCD_Seg_Seg__8__PRT EQU CYREG_PRT0_PRT
LCD_Seg_Seg__8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LCD_Seg_Seg__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LCD_Seg_Seg__8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LCD_Seg_Seg__8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LCD_Seg_Seg__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LCD_Seg_Seg__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LCD_Seg_Seg__8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LCD_Seg_Seg__8__PS EQU CYREG_PRT0_PS
LCD_Seg_Seg__8__SHIFT EQU 7
LCD_Seg_Seg__8__SLW EQU CYREG_PRT0_SLW
LCD_Seg_Seg__9__AG EQU CYREG_PRT0_AG
LCD_Seg_Seg__9__AMUX EQU CYREG_PRT0_AMUX
LCD_Seg_Seg__9__BIE EQU CYREG_PRT0_BIE
LCD_Seg_Seg__9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LCD_Seg_Seg__9__BYP EQU CYREG_PRT0_BYP
LCD_Seg_Seg__9__CTL EQU CYREG_PRT0_CTL
LCD_Seg_Seg__9__DM0 EQU CYREG_PRT0_DM0
LCD_Seg_Seg__9__DM1 EQU CYREG_PRT0_DM1
LCD_Seg_Seg__9__DM2 EQU CYREG_PRT0_DM2
LCD_Seg_Seg__9__DR EQU CYREG_PRT0_DR
LCD_Seg_Seg__9__INP_DIS EQU CYREG_PRT0_INP_DIS
LCD_Seg_Seg__9__INTTYPE EQU CYREG_PICU0_INTTYPE5
LCD_Seg_Seg__9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LCD_Seg_Seg__9__LCD_EN EQU CYREG_PRT0_LCD_EN
LCD_Seg_Seg__9__MASK EQU 0x20
LCD_Seg_Seg__9__PC EQU CYREG_PRT0_PC5
LCD_Seg_Seg__9__PORT EQU 0
LCD_Seg_Seg__9__PRT EQU CYREG_PRT0_PRT
LCD_Seg_Seg__9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LCD_Seg_Seg__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LCD_Seg_Seg__9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LCD_Seg_Seg__9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LCD_Seg_Seg__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LCD_Seg_Seg__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LCD_Seg_Seg__9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LCD_Seg_Seg__9__PS EQU CYREG_PRT0_PS
LCD_Seg_Seg__9__SHIFT EQU 5
LCD_Seg_Seg__9__SLW EQU CYREG_PRT0_SLW
LCD_Seg_Seg__LCD_COM_MASK__0 EQU 0x00
LCD_Seg_Seg__LCD_COM_MASK__1 EQU 0x00
LCD_Seg_Seg__LCD_COM_MASK__12 EQU 0x00
LCD_Seg_Seg__LCD_COM_MASK__15 EQU 0x00
LCD_Seg_Seg__LCD_COM_MASK__2 EQU 0x00
LCD_Seg_Seg__LCD_COM_MASK__3 EQU 0x00
LCD_Seg_Seg__LCD_COM_MASK__4 EQU 0x00
LCD_Seg_Seg__LCD_COM_MASK__5 EQU 0x00
LCD_Seg_Seg__LCD_COM_MASK__6 EQU 0x00
LCD_Seg_Seg__LCD_SEG_MASK__0 EQU 0xA0
LCD_Seg_Seg__LCD_SEG_MASK__1 EQU 0x00
LCD_Seg_Seg__LCD_SEG_MASK__12 EQU 0x00
LCD_Seg_Seg__LCD_SEG_MASK__15 EQU 0x00
LCD_Seg_Seg__LCD_SEG_MASK__2 EQU 0x00
LCD_Seg_Seg__LCD_SEG_MASK__3 EQU 0xFF
LCD_Seg_Seg__LCD_SEG_MASK__4 EQU 0x00
LCD_Seg_Seg__LCD_SEG_MASK__5 EQU 0x00
LCD_Seg_Seg__LCD_SEG_MASK__6 EQU 0x00
LCD_Seg_Seg__LCD_SEG_PIN__0 EQU 7
LCD_Seg_Seg__LCD_SEG_PIN__1 EQU 6
LCD_Seg_Seg__LCD_SEG_PIN__2 EQU 5
LCD_Seg_Seg__LCD_SEG_PIN__3 EQU 4
LCD_Seg_Seg__LCD_SEG_PIN__4 EQU 3
LCD_Seg_Seg__LCD_SEG_PIN__5 EQU 2
LCD_Seg_Seg__LCD_SEG_PIN__6 EQU 1
LCD_Seg_Seg__LCD_SEG_PIN__7 EQU 0
LCD_Seg_Seg__LCD_SEG_PIN__8 EQU 7
LCD_Seg_Seg__LCD_SEG_PIN__9 EQU 5
LCD_Seg_Seg__LCD_SEG_PORT__0 EQU 3
LCD_Seg_Seg__LCD_SEG_PORT__1 EQU 3
LCD_Seg_Seg__LCD_SEG_PORT__2 EQU 3
LCD_Seg_Seg__LCD_SEG_PORT__3 EQU 3
LCD_Seg_Seg__LCD_SEG_PORT__4 EQU 3
LCD_Seg_Seg__LCD_SEG_PORT__5 EQU 3
LCD_Seg_Seg__LCD_SEG_PORT__6 EQU 3
LCD_Seg_Seg__LCD_SEG_PORT__7 EQU 3
LCD_Seg_Seg__LCD_SEG_PORT__8 EQU 0
LCD_Seg_Seg__LCD_SEG_PORT__9 EQU 0
LCD_Seg_TD_DoneInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD_Seg_TD_DoneInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD_Seg_TD_DoneInt__INTC_MASK EQU 0x10
LCD_Seg_TD_DoneInt__INTC_NUMBER EQU 4
LCD_Seg_TD_DoneInt__INTC_PRIOR_NUM EQU 7
LCD_Seg_TD_DoneInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
LCD_Seg_TD_DoneInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD_Seg_TD_DoneInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
LCD_Seg_Wakeup__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD_Seg_Wakeup__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD_Seg_Wakeup__INTC_MASK EQU 0x20
LCD_Seg_Wakeup__INTC_NUMBER EQU 5
LCD_Seg_Wakeup__INTC_PRIOR_NUM EQU 7
LCD_Seg_Wakeup__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
LCD_Seg_Wakeup__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD_Seg_Wakeup__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_SW2 */
Pin_SW2__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
Pin_SW2__0__MASK EQU 0x02
Pin_SW2__0__PC EQU CYREG_PRT6_PC1
Pin_SW2__0__PORT EQU 6
Pin_SW2__0__SHIFT EQU 1
Pin_SW2__AG EQU CYREG_PRT6_AG
Pin_SW2__AMUX EQU CYREG_PRT6_AMUX
Pin_SW2__BIE EQU CYREG_PRT6_BIE
Pin_SW2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_SW2__BYP EQU CYREG_PRT6_BYP
Pin_SW2__CTL EQU CYREG_PRT6_CTL
Pin_SW2__DM0 EQU CYREG_PRT6_DM0
Pin_SW2__DM1 EQU CYREG_PRT6_DM1
Pin_SW2__DM2 EQU CYREG_PRT6_DM2
Pin_SW2__DR EQU CYREG_PRT6_DR
Pin_SW2__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_SW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_SW2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_SW2__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_SW2__MASK EQU 0x02
Pin_SW2__PORT EQU 6
Pin_SW2__PRT EQU CYREG_PRT6_PRT
Pin_SW2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_SW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_SW2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_SW2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_SW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_SW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_SW2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_SW2__PS EQU CYREG_PRT6_PS
Pin_SW2__SHIFT EQU 1
Pin_SW2__SLW EQU CYREG_PRT6_SLW

/* Pin_SW3 */
Pin_SW3__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Pin_SW3__0__MASK EQU 0x20
Pin_SW3__0__PC EQU CYREG_IO_PC_PRT15_PC5
Pin_SW3__0__PORT EQU 15
Pin_SW3__0__SHIFT EQU 5
Pin_SW3__AG EQU CYREG_PRT15_AG
Pin_SW3__AMUX EQU CYREG_PRT15_AMUX
Pin_SW3__BIE EQU CYREG_PRT15_BIE
Pin_SW3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_SW3__BYP EQU CYREG_PRT15_BYP
Pin_SW3__CTL EQU CYREG_PRT15_CTL
Pin_SW3__DM0 EQU CYREG_PRT15_DM0
Pin_SW3__DM1 EQU CYREG_PRT15_DM1
Pin_SW3__DM2 EQU CYREG_PRT15_DM2
Pin_SW3__DR EQU CYREG_PRT15_DR
Pin_SW3__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_SW3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_SW3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_SW3__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_SW3__MASK EQU 0x20
Pin_SW3__PORT EQU 15
Pin_SW3__PRT EQU CYREG_PRT15_PRT
Pin_SW3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_SW3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_SW3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_SW3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_SW3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_SW3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_SW3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_SW3__PS EQU CYREG_PRT15_PS
Pin_SW3__SHIFT EQU 5
Pin_SW3__SLW EQU CYREG_PRT15_SLW

/* CapSense */
CapSense_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_BufCH0__PM_STBY_MSK EQU 0x10
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
CapSense_ClockGen_sC8_PRSdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
CapSense_ClockGen_sC8_PRSdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
CapSense_ClockGen_sC8_PRSdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
CapSense_ClockGen_sC8_PRSdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
CapSense_ClockGen_sC8_PRSdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
CapSense_ClockGen_sC8_PRSdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
CapSense_ClockGen_sC8_PRSdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
CapSense_ClockGen_sC8_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
CapSense_ClockGen_sC8_PRSdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
CapSense_ClockGen_sC8_PRSdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
CapSense_ClockGen_sC8_PRSdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
CapSense_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B1_UDB11_CTL
CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
CapSense_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B1_UDB11_CTL
CapSense_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B1_UDB11_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS EQU 4
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB08_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B0_UDB12_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B0_UDB12_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B0_UDB12_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B0_UDB12_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B0_UDB12_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B0_UDB12_F1
CapSense_CmodCH0__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
CapSense_CmodCH0__0__MASK EQU 0x10
CapSense_CmodCH0__0__PC EQU CYREG_PRT6_PC4
CapSense_CmodCH0__0__PORT EQU 6
CapSense_CmodCH0__0__SHIFT EQU 4
CapSense_CmodCH0__AG EQU CYREG_PRT6_AG
CapSense_CmodCH0__AMUX EQU CYREG_PRT6_AMUX
CapSense_CmodCH0__BIE EQU CYREG_PRT6_BIE
CapSense_CmodCH0__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CapSense_CmodCH0__BYP EQU CYREG_PRT6_BYP
CapSense_CmodCH0__Cmod_CH0__INTTYPE EQU CYREG_PICU6_INTTYPE4
CapSense_CmodCH0__Cmod_CH0__MASK EQU 0x10
CapSense_CmodCH0__Cmod_CH0__PC EQU CYREG_PRT6_PC4
CapSense_CmodCH0__Cmod_CH0__PORT EQU 6
CapSense_CmodCH0__Cmod_CH0__SHIFT EQU 4
CapSense_CmodCH0__CTL EQU CYREG_PRT6_CTL
CapSense_CmodCH0__DM0 EQU CYREG_PRT6_DM0
CapSense_CmodCH0__DM1 EQU CYREG_PRT6_DM1
CapSense_CmodCH0__DM2 EQU CYREG_PRT6_DM2
CapSense_CmodCH0__DR EQU CYREG_PRT6_DR
CapSense_CmodCH0__INP_DIS EQU CYREG_PRT6_INP_DIS
CapSense_CmodCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
CapSense_CmodCH0__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CapSense_CmodCH0__LCD_EN EQU CYREG_PRT6_LCD_EN
CapSense_CmodCH0__MASK EQU 0x10
CapSense_CmodCH0__PORT EQU 6
CapSense_CmodCH0__PRT EQU CYREG_PRT6_PRT
CapSense_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CapSense_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CapSense_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CapSense_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CapSense_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CapSense_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CapSense_CmodCH0__PS EQU CYREG_PRT6_PS
CapSense_CmodCH0__SHIFT EQU 4
CapSense_CmodCH0__SLW EQU CYREG_PRT6_SLW
CapSense_CompCH0_ctComp__CLK EQU CYREG_CMP3_CLK
CapSense_CompCH0_ctComp__CMP_MASK EQU 0x08
CapSense_CompCH0_ctComp__CMP_NUMBER EQU 3
CapSense_CompCH0_ctComp__CR EQU CYREG_CMP3_CR
CapSense_CompCH0_ctComp__LUT__CR EQU CYREG_LUT3_CR
CapSense_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CompCH0_ctComp__LUT__MSK_MASK EQU 0x08
CapSense_CompCH0_ctComp__LUT__MSK_SHIFT EQU 3
CapSense_CompCH0_ctComp__LUT__MX EQU CYREG_LUT3_MX
CapSense_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CompCH0_ctComp__LUT__SR_MASK EQU 0x08
CapSense_CompCH0_ctComp__LUT__SR_SHIFT EQU 3
CapSense_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CompCH0_ctComp__PM_ACT_MSK EQU 0x08
CapSense_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CompCH0_ctComp__PM_STBY_MSK EQU 0x08
CapSense_CompCH0_ctComp__SW0 EQU CYREG_CMP3_SW0
CapSense_CompCH0_ctComp__SW2 EQU CYREG_CMP3_SW2
CapSense_CompCH0_ctComp__SW3 EQU CYREG_CMP3_SW3
CapSense_CompCH0_ctComp__SW4 EQU CYREG_CMP3_SW4
CapSense_CompCH0_ctComp__SW6 EQU CYREG_CMP3_SW6
CapSense_CompCH0_ctComp__TR0 EQU CYREG_CMP3_TR0
CapSense_CompCH0_ctComp__TR1 EQU CYREG_CMP3_TR1
CapSense_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
CapSense_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
CapSense_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
CapSense_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
CapSense_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CompCH0_ctComp__WRK_MASK EQU 0x08
CapSense_CompCH0_ctComp__WRK_SHIFT EQU 3
CapSense_IdacCH0_viDAC8__CR0 EQU CYREG_DAC1_CR0
CapSense_IdacCH0_viDAC8__CR1 EQU CYREG_DAC1_CR1
CapSense_IdacCH0_viDAC8__D EQU CYREG_DAC1_D
CapSense_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x02
CapSense_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x02
CapSense_IdacCH0_viDAC8__STROBE EQU CYREG_DAC1_STROBE
CapSense_IdacCH0_viDAC8__SW0 EQU CYREG_DAC1_SW0
CapSense_IdacCH0_viDAC8__SW2 EQU CYREG_DAC1_SW2
CapSense_IdacCH0_viDAC8__SW3 EQU CYREG_DAC1_SW3
CapSense_IdacCH0_viDAC8__SW4 EQU CYREG_DAC1_SW4
CapSense_IdacCH0_viDAC8__TR EQU CYREG_DAC1_TR
CapSense_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
CapSense_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
CapSense_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
CapSense_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
CapSense_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
CapSense_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
CapSense_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
CapSense_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
CapSense_IdacCH0_viDAC8__TST EQU CYREG_DAC1_TST
CapSense_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CapSense_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CapSense_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CapSense_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_IntClock__INDEX EQU 0x00
CapSense_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_IntClock__PM_ACT_MSK EQU 0x01
CapSense_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_IntClock__PM_STBY_MSK EQU 0x01
CapSense_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_IsrCH0__INTC_MASK EQU 0x08
CapSense_IsrCH0__INTC_NUMBER EQU 3
CapSense_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
CapSense_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
CapSense_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB11_A0
CapSense_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB11_A1
CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
CapSense_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB11_D0
CapSense_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB11_D1
CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
CapSense_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB11_F0
CapSense_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB11_F1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
CapSense_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B1_UDB08_A0
CapSense_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B1_UDB08_A1
CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
CapSense_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B1_UDB08_D0
CapSense_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B1_UDB08_D1
CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
CapSense_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B1_UDB08_F0
CapSense_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B1_UDB08_F1
CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
CapSense_PortCH0__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
CapSense_PortCH0__0__MASK EQU 0x01
CapSense_PortCH0__0__PC EQU CYREG_PRT5_PC0
CapSense_PortCH0__0__PORT EQU 5
CapSense_PortCH0__0__SHIFT EQU 0
CapSense_PortCH0__1__INTTYPE EQU CYREG_PICU5_INTTYPE1
CapSense_PortCH0__1__MASK EQU 0x02
CapSense_PortCH0__1__PC EQU CYREG_PRT5_PC1
CapSense_PortCH0__1__PORT EQU 5
CapSense_PortCH0__1__SHIFT EQU 1
CapSense_PortCH0__2__INTTYPE EQU CYREG_PICU5_INTTYPE2
CapSense_PortCH0__2__MASK EQU 0x04
CapSense_PortCH0__2__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__2__PORT EQU 5
CapSense_PortCH0__2__SHIFT EQU 2
CapSense_PortCH0__3__INTTYPE EQU CYREG_PICU5_INTTYPE3
CapSense_PortCH0__3__MASK EQU 0x08
CapSense_PortCH0__3__PC EQU CYREG_PRT5_PC3
CapSense_PortCH0__3__PORT EQU 5
CapSense_PortCH0__3__SHIFT EQU 3
CapSense_PortCH0__4__INTTYPE EQU CYREG_PICU5_INTTYPE4
CapSense_PortCH0__4__MASK EQU 0x10
CapSense_PortCH0__4__PC EQU CYREG_PRT5_PC4
CapSense_PortCH0__4__PORT EQU 5
CapSense_PortCH0__4__SHIFT EQU 4
CapSense_PortCH0__AG EQU CYREG_PRT5_AG
CapSense_PortCH0__AMUX EQU CYREG_PRT5_AMUX
CapSense_PortCH0__BIE EQU CYREG_PRT5_BIE
CapSense_PortCH0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CapSense_PortCH0__BYP EQU CYREG_PRT5_BYP
CapSense_PortCH0__CTL EQU CYREG_PRT5_CTL
CapSense_PortCH0__DM0 EQU CYREG_PRT5_DM0
CapSense_PortCH0__DM1 EQU CYREG_PRT5_DM1
CapSense_PortCH0__DM2 EQU CYREG_PRT5_DM2
CapSense_PortCH0__DR EQU CYREG_PRT5_DR
CapSense_PortCH0__INP_DIS EQU CYREG_PRT5_INP_DIS
CapSense_PortCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
CapSense_PortCH0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CapSense_PortCH0__LCD_EN EQU CYREG_PRT5_LCD_EN
CapSense_PortCH0__LinearSlider0_e0__LS__INTTYPE EQU CYREG_PICU5_INTTYPE0
CapSense_PortCH0__LinearSlider0_e0__LS__MASK EQU 0x01
CapSense_PortCH0__LinearSlider0_e0__LS__PC EQU CYREG_PRT5_PC0
CapSense_PortCH0__LinearSlider0_e0__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT EQU 0
CapSense_PortCH0__LinearSlider0_e1__LS__INTTYPE EQU CYREG_PICU5_INTTYPE1
CapSense_PortCH0__LinearSlider0_e1__LS__MASK EQU 0x02
CapSense_PortCH0__LinearSlider0_e1__LS__PC EQU CYREG_PRT5_PC1
CapSense_PortCH0__LinearSlider0_e1__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT EQU 1
CapSense_PortCH0__LinearSlider0_e2__LS__INTTYPE EQU CYREG_PICU5_INTTYPE2
CapSense_PortCH0__LinearSlider0_e2__LS__MASK EQU 0x04
CapSense_PortCH0__LinearSlider0_e2__LS__PC EQU CYREG_PRT5_PC2
CapSense_PortCH0__LinearSlider0_e2__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT EQU 2
CapSense_PortCH0__LinearSlider0_e3__LS__INTTYPE EQU CYREG_PICU5_INTTYPE3
CapSense_PortCH0__LinearSlider0_e3__LS__MASK EQU 0x08
CapSense_PortCH0__LinearSlider0_e3__LS__PC EQU CYREG_PRT5_PC3
CapSense_PortCH0__LinearSlider0_e3__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT EQU 3
CapSense_PortCH0__LinearSlider0_e4__LS__INTTYPE EQU CYREG_PICU5_INTTYPE4
CapSense_PortCH0__LinearSlider0_e4__LS__MASK EQU 0x10
CapSense_PortCH0__LinearSlider0_e4__LS__PC EQU CYREG_PRT5_PC4
CapSense_PortCH0__LinearSlider0_e4__LS__PORT EQU 5
CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT EQU 4
CapSense_PortCH0__PORT EQU 5
CapSense_PortCH0__PRT EQU CYREG_PRT5_PRT
CapSense_PortCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CapSense_PortCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CapSense_PortCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CapSense_PortCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CapSense_PortCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CapSense_PortCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CapSense_PortCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CapSense_PortCH0__PS EQU CYREG_PRT5_PS
CapSense_PortCH0__SLW EQU CYREG_PRT5_SLW

/* LCD_Char */
LCD_Char_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_LCDPort__0__MASK EQU 0x01
LCD_Char_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_LCDPort__0__PORT EQU 2
LCD_Char_LCDPort__0__SHIFT EQU 0
LCD_Char_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_LCDPort__1__MASK EQU 0x02
LCD_Char_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_LCDPort__1__PORT EQU 2
LCD_Char_LCDPort__1__SHIFT EQU 1
LCD_Char_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_LCDPort__2__MASK EQU 0x04
LCD_Char_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__2__PORT EQU 2
LCD_Char_LCDPort__2__SHIFT EQU 2
LCD_Char_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_LCDPort__3__MASK EQU 0x08
LCD_Char_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_LCDPort__3__PORT EQU 2
LCD_Char_LCDPort__3__SHIFT EQU 3
LCD_Char_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_LCDPort__4__MASK EQU 0x10
LCD_Char_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_LCDPort__4__PORT EQU 2
LCD_Char_LCDPort__4__SHIFT EQU 4
LCD_Char_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_LCDPort__5__MASK EQU 0x20
LCD_Char_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_LCDPort__5__PORT EQU 2
LCD_Char_LCDPort__5__SHIFT EQU 5
LCD_Char_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_LCDPort__6__MASK EQU 0x40
LCD_Char_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_LCDPort__6__PORT EQU 2
LCD_Char_LCDPort__6__SHIFT EQU 6
LCD_Char_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_LCDPort__MASK EQU 0x7F
LCD_Char_LCDPort__PORT EQU 2
LCD_Char_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__SHIFT EQU 0
LCD_Char_LCDPort__SLW EQU CYREG_PRT2_SLW

/* WaveDAC8 */
WaveDAC8_DacClk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
WaveDAC8_DacClk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
WaveDAC8_DacClk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
WaveDAC8_DacClk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC8_DacClk__INDEX EQU 0x03
WaveDAC8_DacClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC8_DacClk__PM_ACT_MSK EQU 0x08
WaveDAC8_DacClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC8_DacClk__PM_STBY_MSK EQU 0x08
WaveDAC8_IDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
WaveDAC8_IDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
WaveDAC8_IDAC8_viDAC8__D EQU CYREG_DAC0_D
WaveDAC8_IDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_IDAC8_viDAC8__PM_ACT_MSK EQU 0x01
WaveDAC8_IDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_IDAC8_viDAC8__PM_STBY_MSK EQU 0x01
WaveDAC8_IDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
WaveDAC8_IDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
WaveDAC8_IDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
WaveDAC8_IDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
WaveDAC8_IDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
WaveDAC8_IDAC8_viDAC8__TR EQU CYREG_DAC0_TR
WaveDAC8_IDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
WaveDAC8_IDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
WaveDAC8_IDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
WaveDAC8_IDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
WaveDAC8_IDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
WaveDAC8_IDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
WaveDAC8_IDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
WaveDAC8_IDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
WaveDAC8_IDAC8_viDAC8__TST EQU CYREG_DAC0_TST
WaveDAC8_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_Wave1_DMA__DRQ_NUMBER EQU 1
WaveDAC8_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_Wave1_DMA__TERMOUT0_EN EQU 1
WaveDAC8_Wave1_DMA__TERMOUT0_SEL EQU 1
WaveDAC8_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_Wave1_DMA__TERMOUT1_SEL EQU 0
WaveDAC8_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_Wave2_DMA__DRQ_NUMBER EQU 2
WaveDAC8_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_Wave2_DMA__TERMOUT0_EN EQU 1
WaveDAC8_Wave2_DMA__TERMOUT0_SEL EQU 2
WaveDAC8_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_Wave2_DMA__TERMOUT1_SEL EQU 0

/* USBUART_1 */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x100
USBUART_1_ep_1__INTC_NUMBER EQU 8
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x200
USBUART_1_ep_2__INTC_NUMBER EQU 9
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x400
USBUART_1_ep_3__INTC_NUMBER EQU 10
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Clock_500Hz */
Clock_500Hz__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_500Hz__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_500Hz__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_500Hz__CFG2_SRC_SEL_MASK EQU 0x07
Clock_500Hz__INDEX EQU 0x05
Clock_500Hz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_500Hz__PM_ACT_MSK EQU 0x20
Clock_500Hz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_500Hz__PM_STBY_MSK EQU 0x20

/* Control_Reg */
Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
Control_Reg_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

/* MatrixKbLED */
MatrixKbLED_isr_MKbLED__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
MatrixKbLED_isr_MKbLED__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
MatrixKbLED_isr_MKbLED__INTC_MASK EQU 0x40
MatrixKbLED_isr_MKbLED__INTC_NUMBER EQU 6
MatrixKbLED_isr_MKbLED__INTC_PRIOR_NUM EQU 7
MatrixKbLED_isr_MKbLED__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
MatrixKbLED_isr_MKbLED__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
MatrixKbLED_isr_MKbLED__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Timer_Button */
Timer_Button_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Button_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Button_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_Button_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Timer_Button_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Button_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Button_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Button_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Button_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_Button_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Timer_Button_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Button_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Button_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_Button_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_Button_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_Button_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Timer_Button_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Timer_Button_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Timer_Button_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
Timer_Button_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
Timer_Button_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Timer_Button_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
Timer_Button_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
Timer_Button_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Timer_Button_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Timer_Button_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
Timer_Button_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
Timer_Button_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Timer_Button_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

/* Clk_Tmr_Button */
Clk_Tmr_Button__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clk_Tmr_Button__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clk_Tmr_Button__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clk_Tmr_Button__CFG2_SRC_SEL_MASK EQU 0x07
Clk_Tmr_Button__INDEX EQU 0x04
Clk_Tmr_Button__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_Tmr_Button__PM_ACT_MSK EQU 0x10
Clk_Tmr_Button__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_Tmr_Button__PM_STBY_MSK EQU 0x10

/* isr_Tmr_Button */
isr_Tmr_Button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Tmr_Button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Tmr_Button__INTC_MASK EQU 0x800
isr_Tmr_Button__INTC_NUMBER EQU 11
isr_Tmr_Button__INTC_PRIOR_NUM EQU 7
isr_Tmr_Button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_Tmr_Button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Tmr_Button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 36000000
BCLK__BUS_CLK__KHZ EQU 36000
BCLK__BUS_CLK__MHZ EQU 36
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 4096
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000008DF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 16384
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000000F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
