# Read all design files
read_verilog src/main/verilog/arch/IceBreaker/PLL.v gen/src/verilog/J1Ice.v  src/main/verilog/arch/IceBreaker/Board_IceBreaker.v 

synth_ice40 -top IceBreaker -json gen/src/verilog/J1Ice.json -blif gen/src/verilog/J1Ice.blif

