- 20th IEEE International Symposium on High Performance Computer Architecture, HPCA 2014, Orlando, FL, USA, February 15-19, 2014. IEEE Computer Society 2014, ISBN 978-1-4799-3097-5

- [George Kurian](http://dblp2.uni-trier.de/pers/hd/k/Kurian:George), [Srinivas Devadas](http://dblp2.uni-trier.de/pers/hd/d/Devadas:Srinivas), [Omer Khan](http://dblp2.uni-trier.de/pers/hd/k/Khan:Omer):
  **Locality-aware data replication in the Last-Level Cache**. 1-12

- [Zhe Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Zhe), [Daniel A. Jiménez](http://dblp2.uni-trier.de/pers/hd/j/Jim=eacute=nez:Daniel_A=), [Cong Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Cong), [Guangyu Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Guangyu), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan):
  **Adaptive placement and migration policy for an STT-RAM-based hybrid cache**. 13-24

- [Junwhan Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Junwhan), [Sungjoo Yoo](http://dblp2.uni-trier.de/pers/hd/y/Yoo:Sungjoo), [Kiyoung Choi](http://dblp2.uni-trier.de/pers/hd/c/Choi:Kiyoung):
  **DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture**. 25-36

- [Cedric Nugteren](http://dblp2.uni-trier.de/pers/hd/n/Nugteren:Cedric), [Gert-Jan van den Braak](http://dblp2.uni-trier.de/pers/hd/b/Braak:Gert=Jan_van_den), [Henk Corporaal](http://dblp2.uni-trier.de/pers/hd/c/Corporaal:Henk), [Henri E. Bal](http://dblp2.uni-trier.de/pers/hd/b/Bal:Henri_E=):
  **A detailed GPU cache model based on reuse distance theory**. 37-48

- [David J. Palframan](http://dblp2.uni-trier.de/pers/hd/p/Palframan:David_J=), [Nam Sung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Nam_Sung), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  Precision-aware soft error protection for GPUs. 49-59

- [Raghuraman Balasubramanian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramanian:Raghuraman), [Karthikeyan Sankaralingam](http://dblp2.uni-trier.de/pers/hd/s/Sankaralingam:Karthikeyan):
  Understanding the impact of gate-level physical reliability effects on whole program execution. 60-71

- [Ulya R. Karpuzcu](http://dblp2.uni-trier.de/pers/hd/k/Karpuzcu:Ulya_R=), [Ismail Akturk](http://dblp2.uni-trier.de/pers/hd/a/Akturk:Ismail), [Nam Sung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Nam_Sung):
  Accordion: Toward soft Near-Threshold Voltage Computing. 72-83

- [Aditya Agrawal](http://dblp2.uni-trier.de/pers/hd/a/Agrawal:Aditya), [Amin Ansari](http://dblp2.uni-trier.de/pers/hd/a/Ansari:Amin), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  **Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules**. 84-95

- [Ruirui C. Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Ruirui_C=), [Erik Halberg](http://dblp2.uni-trier.de/pers/hd/h/Halberg:Erik), [Andrew Ferraiuolo](http://dblp2.uni-trier.de/pers/hd/f/Ferraiuolo:Andrew), [G. Edward Suh](http://dblp2.uni-trier.de/pers/hd/s/Suh:G=_Edward):
  Low-overhead and high coverage run-time race detection through selective meta-data management. 96-107

- [Sotiria Fytraki](http://dblp2.uni-trier.de/pers/hd/f/Fytraki:Sotiria), [Evangelos Vlachos](http://dblp2.uni-trier.de/pers/hd/v/Vlachos:Evangelos), [Yusuf Onur Koçberber](http://dblp2.uni-trier.de/pers/hd/k/Ko=ccedil=berber:Yusuf_Onur), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak), [Boris Grot](http://dblp2.uni-trier.de/pers/hd/g/Grot:Boris):
  FADE: A programmable filtering accelerator for instruction-grain monitoring. 108-119

- [Shanxiang Qi](http://dblp2.uni-trier.de/pers/hd/q/Qi:Shanxiang), [Abdullah Muzahid](http://dblp2.uni-trier.de/pers/hd/m/Muzahid:Abdullah), [Wonsun Ahn](http://dblp2.uni-trier.de/pers/hd/a/Ahn:Wonsun), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  Dynamically detecting and tolerating IF-Condition Data Races. 120-131

- [Wenli Zheng](http://dblp2.uni-trier.de/pers/hd/z/Zheng:Wenli), [Kai Ma](http://dblp2.uni-trier.de/pers/hd/m/Ma:Kai), [Xiaorui Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Xiaorui):
  Exploiting thermal energy storage to reduce data center capital and operating expenses. 132-141

- [Daniel Wong](http://dblp2.uni-trier.de/pers/hd/w/Wong_0001:Daniel), [Murali Annavaram](http://dblp2.uni-trier.de/pers/hd/a/Annavaram:Murali):
  Implications of high energy proportional servers on cluster-wide energy proportionality. 142-153

- [Marisabel Guevara](http://dblp2.uni-trier.de/pers/hd/g/Guevara:Marisabel), [Benjamin Lubin](http://dblp2.uni-trier.de/pers/hd/l/Lubin:Benjamin), [Benjamin C. Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Benjamin_C=):
  Strategies for anticipating risk in heterogeneous system design. 154-164

- [Marco Elver](http://dblp2.uni-trier.de/pers/hd/e/Elver:Marco), [Vijay Nagarajan](http://dblp2.uni-trier.de/pers/hd/n/Nagarajan:Vijay):
  **TSO-CC: Consistency directed cache coherence for TSO**. 165-176

- [Socrates Demetriades](http://dblp2.uni-trier.de/pers/hd/d/Demetriades:Socrates), [Sangyeun Cho](http://dblp2.uni-trier.de/pers/hd/c/Cho:Sangyeun):
  **Stash directory: A scalable directory for many-core coherence**. 177-188

- [Blake A. Hechtman](http://dblp2.uni-trier.de/pers/hd/h/Hechtman:Blake_A=), [Shuai Che](http://dblp2.uni-trier.de/pers/hd/c/Che:Shuai), [Derek R. Hower](http://dblp2.uni-trier.de/pers/hd/h/Hower:Derek_R=), [Yingying Tian](http://dblp2.uni-trier.de/pers/hd/t/Tian:Yingying), [Bradford M. Beckmann](http://dblp2.uni-trier.de/pers/hd/b/Beckmann:Bradford_M=), [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=), [Steven K. Reinhardt](http://dblp2.uni-trier.de/pers/hd/r/Reinhardt:Steven_K=), [David A. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:David_A=):
  QuickRelease: A throughput-oriented approach to release consistency on GPUs. 189-200

- [Jesse Elwell](http://dblp2.uni-trier.de/pers/hd/e/Elwell:Jesse), [Ryan Riley](http://dblp2.uni-trier.de/pers/hd/r/Riley:Ryan), [Nael B. Abu-Ghazaleh](http://dblp2.uni-trier.de/pers/hd/a/Abu=Ghazaleh:Nael_B=), [Dmitry Ponomarev](http://dblp2.uni-trier.de/pers/hd/p/Ponomarev:Dmitry):
  A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks. 201-212

- [Christopher W. Fletcher](http://dblp2.uni-trier.de/pers/hd/f/Fletcher:Christopher_W=), [Ling Ren](http://dblp2.uni-trier.de/pers/hd/r/Ren:Ling), [Xiangyao Yu](http://dblp2.uni-trier.de/pers/hd/y/Yu:Xiangyao), [Marten van Dijk](http://dblp2.uni-trier.de/pers/hd/d/Dijk:Marten_van), [Omer Khan](http://dblp2.uni-trier.de/pers/hd/k/Khan:Omer), [Srinivas Devadas](http://dblp2.uni-trier.de/pers/hd/d/Devadas:Srinivas):
  Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs. 213-224

- [Yao Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Yao), [Andrew Ferraiuolo](http://dblp2.uni-trier.de/pers/hd/f/Ferraiuolo:Andrew), [G. Edward Suh](http://dblp2.uni-trier.de/pers/hd/s/Suh:G=_Edward):
  Timing channel protection for a shared memory controller. 225-236

- [Amro Awad](http://dblp2.uni-trier.de/pers/hd/a/Awad:Amro), [Yan Solihin](http://dblp2.uni-trier.de/pers/hd/s/Solihin:Yan):
  **STM: Cloning the spatial and temporal memory access behavior**. 237-247

- [Ahmed ElTantawy](http://dblp2.uni-trier.de/pers/hd/e/ElTantawy:Ahmed), [Jessica Wenjie Ma](http://dblp2.uni-trier.de/pers/hd/m/Ma:Jessica_Wenjie), [Mike O'Connor](http://dblp2.uni-trier.de/pers/hd/o/O=Connor:Mike), [Tor M. Aamodt](http://dblp2.uni-trier.de/pers/hd/a/Aamodt:Tor_M=):
  A scalable multi-path microarchitecture for efficient GPU control flow. 248-259

- [Minseok Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Minseok), [Seokwoo Song](http://dblp2.uni-trier.de/pers/hd/s/Song:Seokwoo), [Joosik Moon](http://dblp2.uni-trier.de/pers/hd/m/Moon:Joosik), [John Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:John), [Woong Seo](http://dblp2.uni-trier.de/pers/hd/s/Seo:Woong), [Yeon-Gon Cho](http://dblp2.uni-trier.de/pers/hd/c/Cho:Yeon=Gon), [Soojung Ryu](http://dblp2.uni-trier.de/pers/hd/r/Ryu:Soojung):
  Improving GPGPU resource utilization through alternative thread block scheduling. 260-271

- [Wenhao Jia](http://dblp2.uni-trier.de/pers/hd/j/Jia:Wenhao), [Kelly A. Shaw](http://dblp2.uni-trier.de/pers/hd/s/Shaw:Kelly_A=), [Margaret Martonosi](http://dblp2.uni-trier.de/pers/hd/m/Martonosi:Margaret):
  MRPB: Memory request prioritization for massively parallel processors. 272-283

- [Ping Xiang](http://dblp2.uni-trier.de/pers/hd/x/Xiang:Ping), [Yi Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Yi), [Huiyang Zhou](http://dblp2.uni-trier.de/pers/hd/z/Zhou:Huiyang):
  Warp-level divergence in GPUs: Characterization, impact, and mitigation. 284-295

- [Lizhong Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Lizhong), [Lihang Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Lihang), [Ruisheng Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Ruisheng), [Timothy Mark Pinkston](http://dblp2.uni-trier.de/pers/hd/p/Pinkston:Timothy_Mark):
  MP3: Minimizing performance penalty for power-gating of Clos network-on-chip. 296-307

- [Jae-Yeon Won](http://dblp2.uni-trier.de/pers/hd/w/Won:Jae=Yeon), [Xi Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Xi), [Paul Gratz](http://dblp2.uni-trier.de/pers/hd/g/Gratz:Paul), [Jiang Hu](http://dblp2.uni-trier.de/pers/hd/h/Hu:Jiang), [Vassos Soteriou](http://dblp2.uni-trier.de/pers/hd/s/Soteriou:Vassos):
  Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management. 308-319

- [Dominic DiTomaso](http://dblp2.uni-trier.de/pers/hd/d/DiTomaso:Dominic), [Avinash Karanth Kodi](http://dblp2.uni-trier.de/pers/hd/k/Kodi:Avinash_Karanth), [Ahmed Louri](http://dblp2.uni-trier.de/pers/hd/l/Louri:Ahmed):
  QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers. 320-331

- [Hanjoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hanjoon), [Gwangsun Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Gwangsun), [Seungryoul Maeng](http://dblp2.uni-trier.de/pers/hd/m/Maeng:Seungryoul), [Hwasoo Yeo](http://dblp2.uni-trier.de/pers/hd/y/Yeo:Hwasoo), [John Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:John):
  Transportation-network-inspired network-on-chip. 332-343

- [Mingli Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie:Mingli), [Dong Tong](http://dblp2.uni-trier.de/pers/hd/t/Tong:Dong), [Kan Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Kan), [Xu Cheng](http://dblp2.uni-trier.de/pers/hd/c/Cheng:Xu):
  **Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning**. 344-355

- [Kevin Kai-Wei Chang](http://dblp2.uni-trier.de/pers/hd/c/Chang:Kevin_Kai=Wei), [Donghyuk Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Donghyuk), [Zeshan Chishti](http://dblp2.uni-trier.de/pers/hd/c/Chishti:Zeshan), [Alaa R. Alameldeen](http://dblp2.uni-trier.de/pers/hd/a/Alameldeen:Alaa_R=), [Chris Wilkerson](http://dblp2.uni-trier.de/pers/hd/w/Wilkerson:Chris), [Yoongu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Yoongu), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  **Improving DRAM performance by parallelizing refreshes with accesses**. 356-367

- [Tao Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Tao), [Matthew Poremba](http://dblp2.uni-trier.de/pers/hd/p/Poremba:Matthew), [Cong Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Cong), [Guangyu Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Guangyu), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan):
  **CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture**. 368-379

- [Wei Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang_0054:Wei), [Tanima Dey](http://dblp2.uni-trier.de/pers/hd/d/Dey:Tanima), [Jack W. Davidson](http://dblp2.uni-trier.de/pers/hd/d/Davidson:Jack_W=), [Mary Lou Soffa](http://dblp2.uni-trier.de/pers/hd/s/Soffa:Mary_Lou):
  **DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead**. 380-391

- [Meng Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Meng), [Jesse D. Bingham](http://dblp2.uni-trier.de/pers/hd/b/Bingham:Jesse_D=), [John Erickson](http://dblp2.uni-trier.de/pers/hd/e/Erickson:John), [Daniel J. Sorin](http://dblp2.uni-trier.de/pers/hd/s/Sorin:Daniel_J=):
  PVCoherence: Designing flat coherence protocols for scalable verification. 392-403

- [Dibakar Gope](http://dblp2.uni-trier.de/pers/hd/g/Gope:Dibakar), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  Atomic SC for simple in-order processors. 404-415

- [Yutao Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Yutao), [Yubin Xia](http://dblp2.uni-trier.de/pers/hd/x/Xia:Yubin), [Haibing Guan](http://dblp2.uni-trier.de/pers/hd/g/Guan:Haibing), [Binyu Zang](http://dblp2.uni-trier.de/pers/hd/z/Zang:Binyu), [Haibo Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Haibo):
  Concurrent and consistent virtual machine introspection with hardware transactional memory. 416-427

- [Arthur Perais](http://dblp2.uni-trier.de/pers/hd/p/Perais:Arthur), [André Seznec](http://dblp2.uni-trier.de/pers/hd/s/Seznec:Andr=eacute=):
  Practical data value speculation for future high-end processors. 428-439

- [Amin Ansari](http://dblp2.uni-trier.de/pers/hd/a/Ansari:Amin), [Asit K. Mishra](http://dblp2.uni-trier.de/pers/hd/m/Mishra:Asit_K=), [Jianping Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Jianping), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep):
  Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks. 440-451

- [Samira Manabi Khan](http://dblp2.uni-trier.de/pers/hd/k/Khan:Samira_Manabi), [Alaa R. Alameldeen](http://dblp2.uni-trier.de/pers/hd/a/Alameldeen:Alaa_R=), [Chris Wilkerson](http://dblp2.uni-trier.de/pers/hd/w/Wilkerson:Chris), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Daniel A. Jiménez](http://dblp2.uni-trier.de/pers/hd/j/Jim=eacute=nez:Daniel_A=):
  **Improving cache performance using read-write partitioning**. 452-463

- [Wongyu Shin](http://dblp2.uni-trier.de/pers/hd/s/Shin:Wongyu), [Jeongmin Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang:Jeongmin), [Jungwhan Choi](http://dblp2.uni-trier.de/pers/hd/c/Choi:Jungwhan), [Lee-Sup Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Lee=Sup):
  **NUAT: A non-uniform access time memory controller**. 464-475

- [Tomas Karnagel](http://dblp2.uni-trier.de/pers/hd/k/Karnagel:Tomas), [Roman Dementiev](http://dblp2.uni-trier.de/pers/hd/d/Dementiev:Roman), [Ravi Rajwar](http://dblp2.uni-trier.de/pers/hd/r/Rajwar:Ravi), [Konrad Lai](http://dblp2.uni-trier.de/pers/hd/l/Lai:Konrad), [Thomas Legler](http://dblp2.uni-trier.de/pers/hd/l/Legler:Thomas), [Benjamin Schlegel](http://dblp2.uni-trier.de/pers/hd/s/Schlegel:Benjamin), [Wolfgang Lehner](http://dblp2.uni-trier.de/pers/hd/l/Lehner:Wolfgang):
  **Improving in-memory database index performance with Intel® Transactional Synchronization Extensions**. 476-487

- [Lei Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang_0004:Lei), [Jianfeng Zhan](http://dblp2.uni-trier.de/pers/hd/z/Zhan:Jianfeng), [Chunjie Luo](http://dblp2.uni-trier.de/pers/hd/l/Luo:Chunjie), [Yuqing Zhu](http://dblp2.uni-trier.de/pers/hd/z/Zhu:Yuqing), [Qiang Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang_0012:Qiang), [Yongqiang He](http://dblp2.uni-trier.de/pers/hd/h/He:Yongqiang), [Wanling Gao](http://dblp2.uni-trier.de/pers/hd/g/Gao:Wanling), [Zhen Jia](http://dblp2.uni-trier.de/pers/hd/j/Jia:Zhen), [Yingjie Shi](http://dblp2.uni-trier.de/pers/hd/s/Shi:Yingjie), [Shujie Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Shujie), [Chen Zheng](http://dblp2.uni-trier.de/pers/hd/z/Zheng:Chen), [Gang Lu](http://dblp2.uni-trier.de/pers/hd/l/Lu:Gang), [Kent Zhan](http://dblp2.uni-trier.de/pers/hd/z/Zhan:Kent), [Xiaona Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Xiaona), [Bizhu Qiu](http://dblp2.uni-trier.de/pers/hd/q/Qiu:Bizhu):
  **BigDataBench: A big data benchmark suite from internet services**. 488-499

- [Philip G. Emma](http://dblp2.uni-trier.de/pers/hd/e/Emma:Philip_G=), [Alper Buyuktosunoglu](http://dblp2.uni-trier.de/pers/hd/b/Buyuktosunoglu:Alper), [Michael B. Healy](http://dblp2.uni-trier.de/pers/hd/h/Healy:Michael_B=), [Krishnan Kailas](http://dblp2.uni-trier.de/pers/hd/k/Kailas:Krishnan), [Valentin Puente](http://dblp2.uni-trier.de/pers/hd/p/Puente:Valentin), [Roy Yu](http://dblp2.uni-trier.de/pers/hd/y/Yu:Roy), [Allan Hartstein](http://dblp2.uni-trier.de/pers/hd/h/Hartstein:Allan), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip), [Jaime H. Moreno](http://dblp2.uni-trier.de/pers/hd/m/Moreno:Jaime_H=):
  3D stacking of high-performance processors. 500-511

- [Sudarsun Kannan](http://dblp2.uni-trier.de/pers/hd/k/Kannan:Sudarsun), [Ada Gavrilovska](http://dblp2.uni-trier.de/pers/hd/g/Gavrilovska:Ada), [Karsten Schwan](http://dblp2.uni-trier.de/pers/hd/s/Schwan:Karsten):
  **Reducing the cost of persistence for nonvolatile heaps in end user devices**. 512-523

- [Myoungsoo Jung](http://dblp2.uni-trier.de/pers/hd/j/Jung:Myoungsoo), [Mahmut T. Kandemir](http://dblp2.uni-trier.de/pers/hd/k/Kandemir:Mahmut_T=):
  **Sprinkler: Maximizing resource utilization in many-chip solid state disks**. 524-535

- [Kai Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Kai), [Kalyana S. Venkataraman](http://dblp2.uni-trier.de/pers/hd/v/Venkataraman:Kalyana_S=), [Xuebin Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Xuebin), [Jiangpeng Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Jiangpeng), [Ning Zheng](http://dblp2.uni-trier.de/pers/hd/z/Zheng:Ning), [Tong Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang_0002:Tong):
  Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs. 536-545

- [Youngsok Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Youngsok), [Jaewon Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jaewon), [Jae-Eon Jo](http://dblp2.uni-trier.de/pers/hd/j/Jo:Jae=Eon), [Jangwoo Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Jangwoo):
  GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management. 546-557

- [Binh Pham](http://dblp2.uni-trier.de/pers/hd/p/Pham:Binh), [Abhishek Bhattacharjee](http://dblp2.uni-trier.de/pers/hd/b/Bhattacharjee:Abhishek), [Yasuko Eckert](http://dblp2.uni-trier.de/pers/hd/e/Eckert:Yasuko), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=):
  **Increasing TLB reach by exploiting clustering in page translations**. 558-567

- [Jason Power](http://dblp2.uni-trier.de/pers/hd/p/Power:Jason), [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=), [David A. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:David_A=):
  **Supporting x86-64 address translation for 100s of GPU lanes**. 568-578

- [Opeoluwa Matthews](http://dblp2.uni-trier.de/pers/hd/m/Matthews:Opeoluwa), [Meng Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Meng), [Daniel J. Sorin](http://dblp2.uni-trier.de/pers/hd/s/Sorin:Daniel_J=):
  Scalably verifiable dynamic power management. 579-590

- [Mitchell Hayenga](http://dblp2.uni-trier.de/pers/hd/h/Hayenga:Mitchell), [Vignyan Reddy Kothinti Naresh](http://dblp2.uni-trier.de/pers/hd/n/Naresh:Vignyan_Reddy_Kothinti), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=):
  Revolver: Processor architecture for power efficient loop execution. 591-602

- [David Lo](http://dblp2.uni-trier.de/pers/hd/l/Lo:David), [Christos Kozyrakis](http://dblp2.uni-trier.de/pers/hd/k/Kozyrakis:Christos):
  Dynamic management of TurboMode in modern multi-core chips. 603-613

- [Nagesh B. Lakshminarayana](http://dblp2.uni-trier.de/pers/hd/l/Lakshminarayana:Nagesh_B=), [Hyesoon Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hyesoon):
  Spare register aware prefetching for graph algorithms on GPUs. 614-625

- [Seth H. Pugsley](http://dblp2.uni-trier.de/pers/hd/p/Pugsley:Seth_H=), [Zeshan Chishti](http://dblp2.uni-trier.de/pers/hd/c/Chishti:Zeshan), [Chris Wilkerson](http://dblp2.uni-trier.de/pers/hd/w/Wilkerson:Chris), [Peng-fei Chuang](http://dblp2.uni-trier.de/pers/hd/c/Chuang:Peng=fei), [Robert L. Scott](http://dblp2.uni-trier.de/pers/hd/s/Scott:Robert_L=), [Aamer Jaleel](http://dblp2.uni-trier.de/pers/hd/j/Jaleel:Aamer), [Shih-Lien Lu](http://dblp2.uni-trier.de/pers/hd/l/Lu:Shih=Lien), [Kingsum Chow](http://dblp2.uni-trier.de/pers/hd/c/Chow:Kingsum), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev):
  **Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers**. 626-637

- [Ali Shafiee](http://dblp2.uni-trier.de/pers/hd/s/Shafiee:Ali), [Meysam Taassori](http://dblp2.uni-trier.de/pers/hd/t/Taassori:Meysam), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [Al Davis](http://dblp2.uni-trier.de/pers/hd/d/Davis:Al):
  **MemZip: Exploring unconventional benefits from memory compression**. 638-649

- [Hung-Wei Tseng](http://dblp2.uni-trier.de/pers/hd/t/Tseng:Hung=Wei), [Dean M. Tullsen](http://dblp2.uni-trier.de/pers/hd/t/Tullsen:Dean_M=):
  CDTT: Compiler-generated data-triggered threads. 650-661

- [Raj Parihar](http://dblp2.uni-trier.de/pers/hd/p/Parihar:Raj), [Michael C. Huang](http://dblp2.uni-trier.de/pers/hd/h/Huang:Michael_C=):
  Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach. 662-677

- [Wim Heirman](http://dblp2.uni-trier.de/pers/hd/h/Heirman:Wim), [Trevor E. Carlson](http://dblp2.uni-trier.de/pers/hd/c/Carlson:Trevor_E=), [Kenzo Van Craeynest](http://dblp2.uni-trier.de/pers/hd/c/Craeynest:Kenzo_Van), [Ibrahim Hur](http://dblp2.uni-trier.de/pers/hd/h/Hur:Ibrahim), [Aamer Jaleel](http://dblp2.uni-trier.de/pers/hd/j/Jaleel:Aamer), [Lieven Eeckhout](http://dblp2.uni-trier.de/pers/hd/e/Eeckhout:Lieven):
  **Undersubscribed threading on clustered cache architectures**. 678-689