m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time37/sim
vadders3_procedural
Z0 !s110 1693817335
!i10b 1
!s100 Y_?IH]S2VLm61d2g;fWCm3
!s11b gWn6_zBKkhTE5RjHc09e<1
I2?Wo0MQ`L8A`F9KhMBEBM1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time38/sim
Z3 w1693817251
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time38/adders3_procedural.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time38/adders3_procedural.v
L0 2
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693817335.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time38/adders3_procedural.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time38/adders3_procedural.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_adders3_proc
R0
!i10b 1
!s100 XzdGFC8EF1:2UIGY:06TQ0
!s11b akY5g><`mm?ZR86nblaBE2
I2O:OiT9U8SoId1XW=R9O_1
R1
R2
R3
R4
R5
L0 38
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time38/adders3_procedural.v|
R8
!i113 1
R9
R10
