// Seed: 1720245687
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  module_0(
      id_4, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4,
    output wire id_5,
    input tri0 id_6
    , id_13,
    output wire id_7,
    input wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    input uwire id_11
);
  wire id_14;
  module_0(
      id_13, id_13, id_13, id_13
  );
endmodule
