
*** Running vivado
    with args -log bd_7cf0_bs_switch_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_7cf0_bs_switch_1_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_7cf0_bs_switch_1_0.tcl -notrace
INFO: Dispatch client connection id - 46050
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3055.883 ; gain = 2.023 ; free physical = 17134 ; free virtual = 181412
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top bd_7cf0_bs_switch_1_0 -part xcu280-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3572
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3812.133 ; gain = 338.672 ; free physical = 6181 ; free virtual = 170471
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_7cf0_bs_switch_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/synth/bd_7cf0_bs_switch_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7cf0_bs_switch_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/synth/bd_7cf0_bs_switch_1_0.v:53]
WARNING: [Synth 8-7129] Port drck_1 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_1 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_1 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_1 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_1 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_1 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_1 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_1 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_1 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_1 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_1 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_2 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_2 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_2 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_2 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_2 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_2 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_2 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_2 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_2 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_2 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_2 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_3 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_3 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_3 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_3 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_3 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_3 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_3 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_3 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_3 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_3 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_3 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_4 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_4 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_4 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_4 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_4 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_4 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_4 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_4 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_4 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_4 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_4 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_5 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_5 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_5 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_5 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_5 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_5 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_5 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_5 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_5 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_5 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_5 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_6 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_6 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_6 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_6 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_6 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_6 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_6 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_6 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_6 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_6 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_6 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_7 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_7 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_7 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_7 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_7 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_7 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_7 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_7 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_7 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_7 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_7 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_8 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_8 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_8 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_8 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_8 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_8 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_8 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_8 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_8 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_8 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_8 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_9 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_9 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_9 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port capture_9 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port shift_9 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port update_9 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdi_9 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port runtest_9 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tck_9 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port tms_9 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_en_9 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
WARNING: [Synth 8-7129] Port drck_10 in module bs_switch_v1_0_0_bs_switch is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3880.043 ; gain = 406.582 ; free physical = 8370 ; free virtual = 172667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3897.852 ; gain = 424.391 ; free physical = 8368 ; free virtual = 172664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3897.852 ; gain = 424.391 ; free physical = 8368 ; free virtual = 172664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3897.852 ; gain = 0.000 ; free physical = 8356 ; free virtual = 172652
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/bd_7cf0_bs_switch_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/bd_7cf0_bs_switch_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'inst'
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_2/constraints/bs_switch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_7cf0_bs_switch_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_7cf0_bs_switch_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4013.414 ; gain = 0.000 ; free physical = 8014 ; free virtual = 172311
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4013.418 ; gain = 0.004 ; free physical = 8014 ; free virtual = 172310
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4013.418 ; gain = 539.957 ; free physical = 8142 ; free virtual = 172455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4013.418 ; gain = 539.957 ; free physical = 8139 ; free virtual = 172452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4013.418 ; gain = 539.957 ; free physical = 8134 ; free virtual = 172448
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'id_state_reg' in module 'bs_switch_v1_0_0_core'
INFO: [Synth 8-6159] Found Keep on FSM register 'id_state_reg' in module 'bs_switch_v1_0_0_core', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4013.418 ; gain = 539.957 ; free physical = 8148 ; free virtual = 172462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 4013.418 ; gain = 539.957 ; free physical = 8018 ; free virtual = 172331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 4281.801 ; gain = 808.340 ; free physical = 7944 ; free virtual = 172262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 4281.801 ; gain = 808.340 ; free physical = 7940 ; free virtual = 172259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 4301.824 ; gain = 828.363 ; free physical = 7919 ; free virtual = 172237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 4307.766 ; gain = 834.305 ; free physical = 10755 ; free virtual = 175074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 4307.766 ; gain = 834.305 ; free physical = 10755 ; free virtual = 175074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 4307.766 ; gain = 834.305 ; free physical = 10756 ; free virtual = 175075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 4307.766 ; gain = 834.305 ; free physical = 10756 ; free virtual = 175075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 4307.766 ; gain = 834.305 ; free physical = 10755 ; free virtual = 175074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 4307.766 ; gain = 834.305 ; free physical = 10755 ; free virtual = 175074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     1|
|2     |LUT1   |     1|
|3     |LUT2   |    34|
|4     |LUT3   |    12|
|5     |LUT4   |    36|
|6     |LUT5   |    43|
|7     |LUT6   |    21|
|8     |FDRE   |   120|
|9     |FDSE   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 4307.766 ; gain = 834.305 ; free physical = 10756 ; free virtual = 175075
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 193 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 4307.766 ; gain = 718.738 ; free physical = 10787 ; free virtual = 175106
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 4307.770 ; gain = 834.305 ; free physical = 10788 ; free virtual = 175107
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4321.703 ; gain = 0.000 ; free physical = 10862 ; free virtual = 175181
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4378.992 ; gain = 0.000 ; free physical = 10774 ; free virtual = 175093
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8e91b0f0
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 4378.992 ; gain = 1323.109 ; free physical = 11076 ; free virtual = 175395
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_7cf0_bs_switch_1_0, cache-ID = 7e5f842e458fa6ec
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_7cf0_bs_switch_1_0_synth_1/bd_7cf0_bs_switch_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_7cf0_bs_switch_1_0_utilization_synth.rpt -pb bd_7cf0_bs_switch_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 17:54:31 2023...
