
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB_pin = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK_pin = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB_pin = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT adc_driver_blinky_pin = adc_driver_blinky, DIR = O
 PORT mcu_driver_init_done_pin = mcu_driver_init_done, DIR = I
 PORT mcu_driver_mcu_reset_out_pin = mcu_driver_mcu_reset_out, DIR = O
 PORT mcu_driver_tr_sw_pin = mcu_driver_tr_sw, DIR = O
 PORT mcu_driver_pa_en_pin = mcu_driver_pa_en, DIR = O
 PORT mcu_driver_tx_en_pin = mcu_driver_tx_en, DIR = O
 PORT mcu_driver_rx_en_pin = mcu_driver_rx_en, DIR = O
 PORT mcu_driver_blinky_pin = mcu_driver_blinky, DIR = O
 PORT adc_driver_rxd_pin = adc_driver_pcore_fixpt_pcore_0_rxd, DIR = I, VEC = [11:0]
 PORT adc_driver_rx_iq_sel_pin = adc_driver_pcore_fixpt_pcore_0_rx_iq_sel, DIR = I
 PORT dc_offset_blinky_pin = dc_offset_blinky, DIR = O
 PORT tx_clock_generator_CLKIN_pin = tx_clock_generator_CLKIN, DIR = I, SIGIS = CLK, CLK_FREQ = 40000000
 PORT tx_clock_generator_tx_clk_pin = tx_clock_generator_CLKOUT1, DIR = O, SIGIS = CLK, CLK_FREQ = 40000000
 PORT tx_clock_generator_rx_clk_pin = tx_clock_generator_CLKOUT2, DIR = O, SIGIS = CLK, CLK_FREQ = 40000000
 PORT tx_clock_generator_LOCKED_pin = tx_clock_generator_LOCKED, DIR = O
 PORT rx_clock_generator_CLKIN_pin = rx_clock_generator_CLKIN, DIR = I, SIGIS = CLK, CLK_FREQ = 40000000
 PORT rx_clock_generator_LOCKED_pin = rx_clock_generator_LOCKED, DIR = O
 PORT qpsk_rx_blinky_pin = qpsk_rx_blinky, DIR = O
 PORT mcu_uart_RX_pin = mcu_uart_RX, DIR = I
 PORT mcu_uart_TX_pin = mcu_uart_TX, DIR = O


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_EMIO_GPIO = 0
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_USE_M_AXI_GP0 = 1
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_1
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N
END

BEGIN adc_driver_pcore
 PARAMETER INSTANCE = adc_driver
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_BASEADDR = 0x65800000
 PARAMETER C_S_AXI_HIGHADDR = 0x6580ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT AXI_Lite_ACLK = processing_system7_0_FCLK_CLK0
 PORT IPCORE_RESETN = processing_system7_0_FCLK_RESET0_N
 PORT rxd = adc_driver_pcore_fixpt_pcore_0_rxd
 PORT rx_iq_sel = adc_driver_pcore_fixpt_pcore_0_rx_iq_sel
 PORT blinky = adc_driver_blinky
 PORT IPCORE_CLK = rx_clock_generator_CLKOUT0
 PORT rx_i = adc_driver_rx_i
 PORT rx_q = adc_driver_rx_q
END

BEGIN mcu_driver_pcore
 PARAMETER INSTANCE = mcu_driver
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_BASEADDR = 0x65400000
 PARAMETER C_S_AXI_HIGHADDR = 0x6540ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT AXI_Lite_ACLK = processing_system7_0_FCLK_CLK0
 PORT IPCORE_CLK = tx_clock_generator_CLKOUT0
 PORT IPCORE_RESETN = processing_system7_0_FCLK_RESET0_N
 PORT init_done = mcu_driver_init_done
 PORT mcu_reset_out = mcu_driver_mcu_reset_out
 PORT tr_sw = mcu_driver_tr_sw
 PORT pa_en = mcu_driver_pa_en
 PORT tx_en = mcu_driver_tx_en
 PORT rx_en = mcu_driver_rx_en
 PORT blinky = mcu_driver_blinky
END

BEGIN dc_offset_pcore
 PARAMETER INSTANCE = dc_offset
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_BASEADDR = 0x76200000
 PARAMETER C_S_AXI_HIGHADDR = 0x7620ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT AXI_Lite_ACLK = processing_system7_0_FCLK_CLK0
 PORT IPCORE_CLK = rx_clock_generator_CLKOUT1
 PORT IPCORE_RESETN = processing_system7_0_FCLK_RESET0_N
 PORT i_in = adc_driver_rx_i
 PORT q_in = adc_driver_rx_q
 PORT blinky = dc_offset_blinky
 PORT i_out = dc_offset_i_out
 PORT q_out = dc_offset_q_out
END

BEGIN clock_generator
 PARAMETER INSTANCE = tx_clock_generator
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 40000000
 PARAMETER C_CLKFBIN_FREQ = 40000000
 PARAMETER C_CLKFBOUT_FREQ = 40000000
 PARAMETER C_CLKFBOUT_GROUP = PLLE0
 PARAMETER C_CLKOUT0_FREQ = 20000000
 PARAMETER C_CLKOUT0_GROUP = PLLE0
 PARAMETER C_CLKOUT1_FREQ = 40000000
 PARAMETER C_CLKOUT1_GROUP = PLLE0
 PARAMETER C_CLKOUT2_FREQ = 40000000
 PARAMETER C_CLKOUT2_GROUP = PLLE0
 PORT CLKIN = tx_clock_generator_CLKIN
 PORT CLKOUT0 = tx_clock_generator_CLKOUT0
 PORT CLKOUT1 = tx_clock_generator_CLKOUT1
 PORT CLKOUT2 = tx_clock_generator_CLKOUT2
 PORT CLKFBIN = tx_clock_generator_CLKFBIN
 PORT CLKFBOUT = tx_clock_generator_CLKFBIN
 PORT RST = net_gnd
 PORT LOCKED = tx_clock_generator_LOCKED
END

BEGIN clock_generator
 PARAMETER INSTANCE = rx_clock_generator
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 40000000
 PARAMETER C_CLKFBIN_FREQ = 40000000
 PARAMETER C_CLKFBOUT_FREQ = 40000000
 PARAMETER C_CLKFBOUT_GROUP = PLLE0
 PARAMETER C_CLKOUT0_FREQ = 40000000
 PARAMETER C_CLKOUT0_GROUP = PLLE0
 PARAMETER C_CLKOUT1_FREQ = 20000000
 PARAMETER C_CLKOUT1_GROUP = PLLE0
 PORT CLKIN = rx_clock_generator_CLKIN
 PORT CLKOUT0 = rx_clock_generator_CLKOUT0
 PORT CLKOUT1 = rx_clock_generator_CLKOUT1
 PORT CLKFBIN = rx_clock_generator_CLKFBIN
 PORT CLKFBOUT = rx_clock_generator_CLKFBIN
 PORT RST = net_gnd
 PORT LOCKED = rx_clock_generator_LOCKED
END

BEGIN qpsk_rx_pcore
 PARAMETER INSTANCE = qpsk_rx
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_BASEADDR = 0x7e400000
 PARAMETER C_S_AXI_HIGHADDR = 0x7e40ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT AXI_Lite_ACLK = processing_system7_0_FCLK_CLK0
 PORT IPCORE_CLK = rx_clock_generator_CLKOUT1
 PORT IPCORE_RESETN = processing_system7_0_FCLK_RESET0_N
 PORT i_in = dc_offset_i_out
 PORT q_in = dc_offset_q_out
 PORT blinky = qpsk_rx_blinky
 PORT byte = qpsk_rx_byte_to_chipscope_ila_0
 PORT o_out = qpsk_rx_o_out_to_chipscope_ila_0
 PORT s_out = qpsk_rx_s_out_to_chipscope_ila_0
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = mcu_uart
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x42c00000
 PARAMETER C_HIGHADDR = 0x42c0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT RX = mcu_uart_RX
 PORT TX = mcu_uart_TX
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_TRIG0_UNITS = 1
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 18
 PARAMETER C_NUM_DATA_SAMPLES = 8192
 PORT chipscope_ila_control = chipscope_ila_0_icon_control
 PORT TRIG0 = qpsk_rx_byte_to_chipscope_ila_0 & qpsk_rx_o_out_to_chipscope_ila_0 & qpsk_rx_s_out_to_chipscope_ila_0
 PORT CLK = rx_clock_generator_CLKOUT1
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_ila_0_icon_control
END

