cp_hqd_eop_base_addr_lo	,	V_604
AMDGPU_IB_FLAG_CE	,	V_912
"amdgpu: failed to get ib (%d).\n"	,	L_42
"ring test on %d succeeded in %d usecs\n"	,	L_3
AMD_CG_SUPPORT_GFX_MGCG	,	V_804
AMDGPU_UCODE_ID_CP_PFP	,	V_119
golden_settings_fiji_a10	,	V_11
gfx_v8_0_kiq_setting	,	F_152
"Failed to load gfx firmware!\n"	,	L_45
reset_work	,	V_970
ARRAY_2D_TILED_THICK	,	V_329
mec_fw_version	,	V_112
mmSH_MEM_APE1_BASE	,	V_422
"amdgpu/%s_rlc.bin"	,	L_23
gfx_v8_0_set_eop_interrupt_state	,	F_248
cp_hqd_pq_rptr_report_addr_hi	,	V_636
AMDGPU_GEM_DOMAIN_OA	,	V_300
unlikely	,	F_43
AMD_PG_SUPPORT_CP	,	V_798
AMDGPU_UCODE_ID_CP_ME	,	V_125
amdgpu_sriov_vf	,	F_36
gpu_clock_mutex	,	V_725
gfx_v8_0_parse_ind_reg_list	,	F_122
mmCP_ME2_PIPE0_INT_CNTL	,	V_973
ring_obj	,	V_185
scratch	,	V_38
num_rb_pipes	,	V_402
gfx_v8_0_cp_compute_resume	,	F_162
CP_MEM_LS_EN	,	V_856
GB_EDC_MODE	,	V_224
gfx_v8_0_set_priv_inst_fault_state	,	F_247
mmRLC_SRM_INDEX_CNTL_DATA_0	,	V_484
AMD_CG_SUPPORT_GFX_CP_LS	,	V_818
gfx_v8_0_rlc_fini	,	F_41
CP_ME2_PIPE0_INT_CNTL	,	V_976
size	,	V_779
gfx_v8_0_gpu_early_init	,	F_73
AMD_CG_STATE_GATE	,	V_895
"(%d) pin HDP EOP bo failed\n"	,	L_39
iceland_exit_rlc_safe_mode	,	F_206
gfx_v8_0_priv_inst_irq_funcs	,	V_984
AMDGPU_RING_TYPE_KIQ	,	V_672
golden_settings_tonga_a11	,	V_15
golden_settings_iceland_a11	,	V_7
PIPE_ORDER_TS0	,	V_443
gfx_v8_0_scratch_init	,	F_6
amdgpu_ring_init	,	F_57
CP_RB_DOORBELL_RANGE_LOWER	,	V_571
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_155
gfx_v8_0_rlc_start	,	F_134
temp1	,	V_869
RREG32	,	F_16
SE_MAP	,	F_99
num_tile_pipes	,	V_258
PIPE_ORDER_TS2	,	V_445
PIPE_ORDER_TS1	,	V_444
amdgpu_ib_schedule	,	F_21
PIPE_ORDER_TS3	,	V_446
SH_MEM_CONFIG__ADDRESS_MODE__SHIFT	,	V_412
GRBM_STATUS__CB_BUSY_MASK	,	V_691
active_cu_number	,	V_998
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK	,	V_513
amdgpu_gds_reg_offset	,	V_740
address	,	V_746
ce_payload_addr	,	V_1004
CP_RB0_CNTL	,	V_547
f	,	V_57
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_2
"comp_%d.%d.%d"	,	L_51
data1	,	V_870
i	,	V_46
irq	,	V_183
j	,	V_399
AMDGPU_VM_DOMAIN	,	V_940
k	,	V_447
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_926
MC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_267
wptr_gpu_addr	,	V_543
r	,	V_47
indices	,	V_472
CP_HQD_PQ_CONTROL	,	V_625
ADDR_SURF_SAMPLE_SPLIT_2	,	V_322
cp_hqd_pq_base_hi	,	V_623
ADDR_SURF_SAMPLE_SPLIT_1	,	V_327
gds_addr	,	V_1014
AMD_PG_STATE_GATE	,	V_784
ADDR_SURF_SAMPLE_SPLIT_8	,	V_323
mmCP_RB0_WPTR	,	V_556
cp_hqd_eop_base_addr_hi	,	V_605
gfx_v8_0_setup_rb	,	F_109
cp_hqd_pq_rptr	,	V_614
gfx_v8_0_set_compute_eop_interrupt_state	,	F_245
EVENT_TYPE	,	F_70
GRBM_SOFT_RESET	,	V_508
AMD_CG_SUPPORT_GFX_RLC_LS	,	V_814
max_texture_channel_caches	,	V_244
gfx_v8_0_ring_funcs_gfx	,	V_978
cs_section_def	,	V_134
mmGPU_HDP_FLUSH_DONE	,	V_904
CMD_PROPAGATE_DELAY	,	V_491
WAIT_REG_MEM_OPERATION	,	F_221
reg_mem_engine	,	V_897
gfx_v8_0_ring_emit_vm_flush	,	F_232
gfx_v8_0_get_cu_active_bitmap	,	F_257
enter_safe_mode	,	V_852
mmCP_HQD_PERSISTENT_STATE	,	V_642
mmGDS_VMID0_SIZE	,	V_988
ucode_id	,	V_120
AMDGPU_RING_TYPE_GFX	,	V_928
reg	,	V_946
RLC_SERDES_WR_CTRL__POWER_UP_MASK	,	V_830
irq_type	,	V_287
amdgpu_ring_fini	,	F_60
num_reg	,	V_39
mmMC_SHARED_CHMAP	,	V_256
amdgpu_gfx_meta_data	,	V_1012
AMDGPU_DOORBELL_KIQ	,	V_188
AMDGPU_CP_KIQ_IRQ_DRIVER0	,	V_192
AMDGPU_CSA_VADDR	,	V_941
ret	,	V_238
PP_BLOCK_GFX_CG	,	V_888
gfx_v8_0_early_init	,	F_189
CMP_BUSY_INT_ENABLE	,	V_459
eop_obj	,	V_202
register_restore	,	V_110
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	,	V_174
mmMC_ARB_RAMCFG	,	V_257
EN	,	V_649
CPC_BUSY	,	V_706
mmGRBM_GFX_INDEX	,	V_363
int_sel	,	V_920
AMDGPU_DOORBELL_GFX_RING0	,	V_284
tonga_golden_common_all	,	V_16
amdgpu_gfx_scratch_get	,	F_8
gfx_v8_0_rlc_reset	,	F_133
"(%d) create HDP EOP bo failed\n"	,	L_38
RPTR_BLOCK_SIZE	,	V_627
AMDGPU_UCODE_ID_RLC_G	,	V_127
sh_mem_bases	,	V_409
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_450
num_rbs	,	V_405
sc_prim_fifo_size_backend	,	V_249
RLC_PG_DELAY	,	V_488
gfx_v8_0_select_se_sh	,	F_89
"Too many (%d) compute rings!\n"	,	L_50
SE_PAIR_MAP	,	F_102
gfx_v8_0_get_csb_buffer	,	F_38
AMD_CG_SUPPORT_GFX_CGTS_LS	,	V_811
mmSCRATCH_REG0	,	V_41
GUI_ACTIVE	,	V_681
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_697
AMD_PG_SUPPORT_GFX_PG	,	V_793
le32_to_cpu	,	F_33
kmalloc	,	F_34
ind_offset	,	V_464
ARRAY_3D_TILED_THICK	,	V_330
CP_PQ_WPTR_POLL_CNTL	,	V_648
AMDGPU_GEM_DOMAIN_GTT	,	V_198
rconf	,	V_370
MC_ARB_RAMCFG	,	V_269
WREG32_FIELD	,	F_116
GRBM_STATUS2	,	V_703
SQ_IND_INDEX__INDEX__SHIFT	,	V_750
mmCP_RB_WPTR_DELAY	,	V_544
GRBM_STATUS__SC_BUSY_MASK	,	V_685
mmCP_RB_DOORBELL_CONTROL	,	V_566
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_932
DEFAULT_SH_MEM_BASES	,	V_410
AMD_IP_BLOCK_TYPE_GFX	,	V_677
GRBM_STATUS__BCI_BUSY_MASK	,	V_686
cp_hqd_pq_base_lo	,	V_622
stoney_golden_settings_a11	,	V_35
DRM_DEBUG	,	F_29
GMCON_DEBUG	,	V_720
gfx_v8_0_hw_init	,	F_165
AMD_PG_SUPPORT_GFX_PIPELINE	,	V_794
gfx_v8_0_eop_irq	,	F_249
cz_enable_sck_slow_down_on_power_down	,	F_129
POLARIS11_GB_ADDR_CONFIG_GOLDEN	,	V_254
num_gpus	,	V_272
pfp_fw	,	V_63
AMD_PG_SUPPORT_GFX_QUICK_MG	,	V_801
RLC_BUSY	,	V_704
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK	,	V_813
mmCPC_INT_STATUS	,	V_937
modearray	,	V_303
mem_size	,	V_742
number	,	V_1002
gfx_v8_0_cp_compute_load_microcode	,	F_150
tmp	,	V_45
mmCP_CE_UCODE_ADDR	,	V_531
amdgpu_bo_gpu_offset	,	F_155
CP_ME_CNTL	,	V_522
mqd_addr	,	V_589
mmCP_PQ_WPTR_POLL_CNTL	,	V_647
mec2_fw_version	,	V_114
gfx_v8_0_ring_emit_pipeline_sync	,	F_230
GFX8_NUM_GFX_RINGS	,	V_781
clear_state_descriptor_offset	,	V_98
POWER_DOWN_DELAY	,	V_490
RLC_SERDES_WR_CTRL__POWER_DOWN_MASK	,	V_829
rb_bitmap_width_per_sh	,	V_401
handle	,	V_276
AMD_CG_SUPPORT_GFX_MGLS	,	V_815
gfx_v8_0_set_clockgating_state	,	F_214
gfx_v8_0_hw_fini	,	F_166
INDIRECT_BUFFER_VALID	,	V_915
pg_flags	,	V_792
cz_enable_gfx_cg_power_gating	,	F_199
mmCP_MEC_CNTL	,	V_576
rlc_fw_version	,	V_95
amdgpu_irq_add_id	,	F_77
SE_MAP_MASK	,	V_386
cmd	,	V_820
SMU_CLK_SLOWDOWN_ON_PD_ENABLE	,	V_500
DRM_INFO	,	F_18
RLC_SAFE_MODE__MESSAGE_MASK	,	V_843
gfx_v8_0_rlc_init	,	F_48
GRBM_STATUS__GDS_BUSY_MASK	,	V_692
max_cu_per_sh	,	V_241
PKR_XSEL	,	F_97
mmCP_HQD_EOP_BASE_ADDR	,	V_650
golden_settings_polaris10_a11	,	V_22
SQ_IND_INDEX__THREAD_ID__SHIFT	,	V_756
ixSQ_WAVE_IB_STS	,	V_771
sh_per_se	,	V_374
unique_indices	,	V_466
amd_clockgating_state	,	V_876
gfx_v8_0_eop_irq_funcs	,	V_982
MEC_HPD_SIZE	,	V_197
SE_PAIR_MAP_MASK	,	V_380
multi_gpu_tile_size	,	V_273
rb_per_se	,	V_377
gfx_v8_0_map_queue_enable	,	F_154
PP_BLOCK_GFX_CP	,	V_894
amdgpu_cu_info	,	V_1000
gfx_v8_0_init_save_restore_list	,	F_124
gfx_v8_0_set_user_cu_inactive_bitmap	,	F_256
ucode_feature_version	,	V_88
err	,	V_73
RLC_CGTT_MGCG_OVERRIDE__CPF_MASK	,	V_803
rlc	,	V_69
common_firmware_header	,	V_76
cz_mgcg_cgcg_init	,	V_30
"(%d) create RLC cp table bo failed\n"	,	L_32
TOPAZ_GB_ADDR_CONFIG_GOLDEN	,	V_252
gfx_v8_0_late_init	,	F_194
cz_update_gfx_cg_power_gating	,	F_201
COMPUTE_DISPATCH_INITIATOR	,	V_220
wave_read_ind	,	F_185
mmCB_CGTT_SCLK_CTRL	,	V_875
amdgpu_gfx_parse_disable_cu	,	F_258
cp_table_size	,	V_178
AMD_CG_SUPPORT_GFX_3D_CGLS	,	V_891
PACKET3_INDIRECT_BUFFER_CONST	,	V_913
PACKET3_SET_CONTEXT_REG	,	V_146
"amdgpu: fence wait failed (%d).\n"	,	L_44
PACKET3_MAP_QUEUES	,	V_591
num_tile_mode_states	,	V_305
ce_ram_size	,	V_302
CP_MQD_CONTROL	,	V_619
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_453
TILE_SPLIT	,	F_82
SE_PAIR_XSEL	,	F_103
gfx_v8_0_pre_soft_reset	,	F_176
gws	,	V_296
gfx_v8_0_rlc_load_microcode	,	F_135
amdgpu_ring	,	V_43
se_mask	,	V_378
RLC_SERDES_WR_CTRL__BPM_DATA__SHIFT	,	V_836
PP_STATE_SUPPORT_LS	,	V_882
ADDR_SURF_THIN_MICRO_TILING	,	V_324
RLC_CNTL__RLC_ENABLE_F32_MASK	,	V_840
gfx_v8_0_cp_gfx_resume	,	F_144
amdgpu_de_ib_state	,	V_1016
CHIP_FIJI	,	V_9
gfx_v8_0_kiq_resume	,	F_161
mmCC_GC_EDC_CONFIG	,	V_227
RLC_AUTO_PG_CTRL	,	V_496
AMDGPU_PREAMBLE_IB_PRESENT_FIRST	,	V_945
TONGA_GB_ADDR_CONFIG_GOLDEN	,	V_253
CP_RB_DOORBELL_CONTROL	,	V_567
use_doorbell	,	V_186
pipe	,	V_189
DOORBELL_HIT	,	V_569
RLC_SERDES_WR_CTRL__WRITE_COMMAND_MASK	,	V_824
buffer	,	V_132
queue_id	,	V_968
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_321
RLC_SAFE_MODE	,	V_849
ixSQ_WAVE_IB_DBG0	,	V_776
amdgpu_ib	,	V_54
gfx_v8_0_kiq_enable	,	F_153
vi_cs_data	,	V_171
shader_engine_tile_size	,	V_271
"amdgpu: failed to get scratch reg (%ld).\n"	,	L_5
cz_golden_settings_a11	,	V_31
uintptr_t	,	V_108
DOORBELL_RANGE_LOWER	,	V_572
gfx_v8_0_ring_emit_wreg	,	F_243
DIMM1ADDRMAP	,	V_265
gfx_v8_0_cp_gfx_load_microcode	,	F_140
de_payload_addr	,	V_1013
"amdgpu: cp failed to lock ring (%d).\n"	,	L_54
"kiq %d.%d.%d"	,	L_36
cp_hqd_active	,	V_646
CGTS_SM_CTRL_REG__ON_MONITOR_ADD_EN_MASK	,	V_865
ADDR_SURF_P4_16x16	,	V_349
CC_GC_EDC_CONFIG	,	V_228
gfx_v8_0_ring_emit_fence_gfx	,	F_227
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_728
mmRLC_GPM_STAT	,	V_846
amdgpu_wb_free	,	F_59
mmCP_RB0_RPTR_ADDR_HI	,	V_560
"Failed to init KIQ BOs!\n"	,	L_48
"SRBM_SOFT_RESET=0x%08X\n"	,	L_62
dst_ptr	,	V_158
GRBM_STATUS__SPI_BUSY_MASK	,	V_693
mem_row_size_in_kb	,	V_268
GC_USER_RB_BACKEND_DISABLE	,	V_368
golden_settings_polaris11_a11	,	V_19
mc_shared_chmap	,	V_232
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_933
se_num	,	V_353
"Failed to init MEC BOs!\n"	,	L_47
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_610
pfp_fw_version	,	V_85
dimm11_addr_map	,	V_237
mmRLC_SAFE_MODE	,	V_845
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_578
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_414
BPM_REG_CGCG_OVERRIDE	,	V_872
CP_HQD_EOP_CONTROL	,	V_607
tonga_mgcg_cgcg_init	,	V_14
sc_earlyz_tile_fifo_size	,	V_251
cs_ptr	,	V_177
mmCP_HQD_PQ_RPTR	,	V_640
ENDIAN_SWAP	,	V_629
READ_TIMEOUT	,	V_426
gfx_v8_0_kiq_init_register	,	F_157
amdgpu_ce_ib_state	,	V_1006
SOFT_RESET_GRBM	,	V_701
PP_GROUP_GFX	,	V_887
SET_BPM_SERDES_CMD	,	V_867
PACKET3_SET_CONTEXT_REG_START	,	V_149
AMDGPU_FENCE_FLAG_64BIT	,	V_919
GPU_HDP_FLUSH_DONE__CP6_MASK	,	V_900
ADDR_SURF_TILE_SPLIT_256B	,	V_315
mmDB_RENDER_CONTROL	,	V_791
mmCP_RB_DOORBELL_RANGE_UPPER	,	V_574
ring	,	V_44
mmCPC_INT_CNTL	,	V_974
CP_PG_DISABLE	,	V_501
EOP_TC_WB_ACTION_EN	,	V_925
AMD_IP_BLOCK_TYPE_SMC	,	V_785
amdgpu_ring_alloc	,	F_11
vgpr_offset	,	V_206
GRBM_STATUS__VGT_BUSY_MASK	,	V_689
reg_list_array_offset_bytes	,	V_111
mmCP_PFP_UCODE_DATA	,	V_530
GFX8_NUM_COMPUTE_RINGS	,	V_782
dimm00_addr_map	,	V_234
cp_mqd_base_addr_hi	,	V_617
GENERIC2_INT_ENABLE	,	V_676
PACKET3	,	F_14
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_290
FIRST_COMPUTE_VMID	,	V_419
state	,	V_796
gfx_v8_0_write_harvested_raster_configs	,	F_105
eop_base_addr	,	V_597
compute_static_thread_mgmt_se1	,	V_600
compute_static_thread_mgmt_se0	,	V_599
gfx_v8_0_ring_set_wptr_gfx	,	F_217
compute_static_thread_mgmt_se3	,	V_602
compute_static_thread_mgmt_se2	,	V_601
ext	,	V_137
me_fw_version	,	V_89
mmRLC_GPM_SCRATCH_ADDR	,	V_481
vmid	,	V_729
"amdgpu: failed to get ib (%ld).\n"	,	L_6
mmRLC_SERDES_WR_NONCU_MASTER_MASK	,	V_822
csa_vmid0_addr	,	V_942
asic_type	,	V_3
priv_reg_irq	,	V_278
"(%d) map MQD bo failed\n"	,	L_59
RLC_CGTT_MGCG_OVERRIDE__MGCG_MASK	,	V_858
gfx_v8_0_ring_test_ib	,	F_19
VMID	,	V_620
GFP_KERNEL	,	V_106
CHIP_STONEY	,	V_33
gfx_v8_0_send_serdes_cmd	,	F_204
max_backends_per_se	,	V_243
cz_enable_sck_slow_down_on_power_up	,	F_128
cz_golden_common_all	,	V_32
DIS_EDC	,	V_229
cp_hqd_dequeue_request	,	V_613
mmVM_INVALIDATE_REQUEST	,	V_934
cu_info	,	V_504
RB_BUFSZ	,	V_548
pkr1_mask	,	V_385
GRBM_STATUS__CP_BUSY_MASK	,	V_696
mutex_unlock	,	F_112
active_rbs	,	V_400
BUG	,	F_30
gfx_v8_0_ring_emit_ib_gfx	,	F_225
num_gfx_rings	,	V_282
cs_partition_size	,	V_989
SH_MEM_ADDRESS_MODE_HSA64	,	V_411
INACTIVE_CUS	,	V_996
macrotile_mode_array	,	V_308
hpd_eop_gpu_addr	,	V_199
MTYPE_UC	,	V_432
DRM_UDELAY	,	F_17
fw_data	,	V_157
RLC_SERDES_WR_CTRL__RSVD_BPM_ADDR_MASK	,	V_835
gfx_v8_0_rlc_stop	,	F_132
mmCP_MEC_DOORBELL_RANGE_LOWER	,	V_663
gfx_v8_0_set_gfx_eop_interrupt_state	,	F_244
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_662
MICRO_TILE_MODE_NEW	,	F_83
pp_state	,	V_878
"invalid pipe %d\n"	,	L_63
mutex_lock	,	F_110
mmGB_EDC_MODE	,	V_210
mmRLC_SRM_ARAM_DATA	,	V_480
mmCP_MQD_BASE_ADDR_HI	,	V_656
gfx_v8_0_get_clockgating_state	,	F_203
gfx_v8_0_update_gfx_clock_gating	,	F_209
mmCP_RB_VMID	,	V_545
gfx_v8_0_ring_emit_ce_meta_init	,	F_240
mec_hdr	,	V_579
table_offset	,	V_162
mdelay	,	F_147
ucode_version	,	V_86
RLC_SERDES_WR_CTRL__RDDATA_RESET_MASK	,	V_828
gds_gfx_bo	,	V_295
source	,	V_953
de_payload	,	V_1018
AMD_CG_STATE_UNGATE	,	V_886
register_list_format	,	V_70
ARRAY_3D_TILED_XTHICK	,	V_333
fw_size	,	V_122
RASTER_CONFIG_SE_MAP_0	,	V_388
polaris11_golden_common_all	,	V_20
RASTER_CONFIG_SE_MAP_3	,	V_387
"amdgpu: ib submit failed (%d).\n"	,	L_43
gfx_v8_0_init_power_gating	,	F_127
CC_GC_SHADER_ARRAY_CONFIG	,	V_995
CPC_INT_CNTL	,	V_975
PRIV_STATE	,	V_632
gfx_v8_0_ring_get_rptr	,	F_215
CHIP_POLARIS10	,	V_21
CHIP_POLARIS11	,	V_17
CHIP_POLARIS12	,	V_18
RLC_SAFE_MODE__MESSAGE__SHIFT	,	V_844
mmRLC_CGCG_CGLS_CTRL	,	V_512
sh_mem_config	,	V_408
ADDR_SURF_TILE_SPLIT_128B	,	V_314
AMDGPU_UCODE_ID_STORAGE	,	V_130
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_993
cz_enable_gfx_pipeline_power_gating	,	F_200
mmCP_HQD_DEQUEUE_REQUEST	,	V_653
ETIMEDOUT	,	V_62
mmCP_HQD_EOP_BASE_ADDR_HI	,	V_651
pp_enabled	,	V_517
GB_ADDR_CONFIG	,	V_274
amdgpu_bo_pin	,	F_51
amdgpu_bo_free_kernel	,	F_63
name	,	V_191
mmRLC_PG_CNTL	,	V_516
mmSQ_IND_DATA	,	V_752
gfx_v8_0_set_gds_init	,	F_192
RLC_SERDES_WR_CTRL__BPM_DATA_MASK	,	V_833
"(%d) create RLC c bo failed\n"	,	L_29
WREG32	,	F_10
gfx_v8_0_kiq_init_ring	,	F_55
cp_hqd_eop_control	,	V_609
gpu_addr	,	V_208
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_963
GRBM_REG_SAVE_GFX_IDLE_THRESHOLD	,	V_497
wave	,	V_745
ME_HALT	,	V_523
mmHDP_ADDR_CONFIG	,	V_428
gfx_v8_0_get_csb_size	,	F_49
RLC_SERDES_WR_CTRL__SRBM_OVERRIDE_MASK	,	V_832
mmCP_PQ_STATUS	,	V_667
iceland_enter_rlc_safe_mode	,	F_205
"amdgpu/%s_mec2.bin"	,	L_25
clear_state_obj	,	V_168
amdgpu_irq_put	,	F_167
mmRLC_JUMP_TABLE_RESTORE	,	V_502
raster_config	,	V_153
amdgpu_atombios_get_gfx_info	,	F_74
DOORBELL_SOURCE	,	V_639
amdgpu_ring_write	,	F_13
mmGB_MACROTILE_MODE0	,	V_347
start	,	V_778
iceland_rlc_funcs	,	V_987
RLC_SAFE_MODE__CMD_MASK	,	V_842
CP_HQD_PERSISTENT_STATE	,	V_643
"amdgpu/%s_pfp.bin"	,	L_20
amdgpu_atombios_i2c_channel_trans	,	F_5
PACKET3_SET_SH_REG_START	,	V_217
ptr	,	V_59
target	,	V_971
__BIG_ENDIAN	,	F_146
__le32	,	T_2
amd_set_clockgating_by_smu	,	F_212
AMDGPU_UCODE_ID_CP_CE	,	V_126
"(%d) reserve MQD bo failed\n"	,	L_55
me_fw	,	V_64
hdr	,	V_165
GRBM_STATUS	,	V_680
free_mask	,	V_42
CHIP_TOPAZ	,	V_4
indirect_start_offsets	,	V_475
RLC_SERDES_WR_CTRL__P1_SELECT_MASK	,	V_826
gfx_v8_0_ring_emit_gds_switch	,	F_182
PACKET3_SET_UCONFIG_REG	,	V_49
gfx_v8_ring_emit_cntxcntl	,	F_239
gfx_firmware_header_v1_0	,	V_78
uint64_t	,	T_4
AMDGPU_GEM_DOMAIN_GWS	,	V_297
CP_HQD_PQ_DOORBELL_CONTROL	,	V_611
"(%d) map HDP EOP bo failed\n"	,	L_40
mmRLC_CSIB_ADDR_HI	,	V_461
CP_RB0_CNTL__RB_RPTR_WR_ENA_MASK	,	V_554
me_id	,	V_966
backend_enable_mask	,	V_404
mmSRBM_STATUS	,	V_711
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_437
csa_addr	,	V_1003
"Unknown chip type (%d) in function gfx_v8_0_tiling_mode_table_init() falling through to CHIP_CARRIZO\n"	,	L_52
ADDR_SURF_P16_32x32_16x16	,	V_348
PKR_MAP_MASK	,	V_389
PACKET3_PREAMBLE_CNTL	,	V_139
EOP_SIZE	,	V_608
rb1_mask	,	V_393
CHIP_TONGA	,	V_13
mmCP_MAX_CONTEXT	,	V_535
"(%d) map RLC cbs bo failed\n"	,	L_31
mmCP_MEC_DOORBELL_RANGE_UPPER	,	V_664
RLC_GPM_STAT__GFX_POWER_STATUS_MASK	,	V_848
compute_ring	,	V_204
mc_arb_ramcfg	,	V_233
wptr	,	V_555
gfx_v8_0_set_rlc_funcs	,	F_193
mmCGTS_SM_CTRL_REG	,	V_807
mmSH_MEM_CONFIG	,	V_421
chained	,	V_1009
gfx_v8_0_priv_reg_irq	,	F_251
"(%d) reserve RLC cbs bo failed\n"	,	L_27
mmCP_MEC_ME1_UCODE_ADDR	,	V_580
mmRLC_CGTT_MGCG_OVERRIDE	,	V_802
ce_hdr	,	V_527
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_958
"polaris12"	,	L_18
CP_PQ_STATUS	,	V_668
PAGE_SIZE	,	V_124
DED_MODE	,	V_225
"(%d) create MQD bo failed\n"	,	L_57
SH_MEM_CONFIG__PRIVATE_ATC_MASK	,	V_417
rptr_offs	,	V_558
err2	,	V_61
amdgpu_kiq	,	V_200
err1	,	V_58
RASTER_CONFIG_SE_PAIR_MAP_0	,	V_382
RASTER_CONFIG_SE_PAIR_MAP_3	,	V_381
flags	,	V_260
ixSQ_WAVE_TBA_HI	,	V_773
ARRAY_2D_TILED_THIN1	,	V_310
WRITE_DATA_DST_SEL	,	F_184
PP_BLOCK_GFX_3D	,	V_892
rlc_hdr	,	V_81
"polaris11"	,	L_16
amdgpu_ring_test_ring	,	F_148
mmCP_HQD_VMID	,	V_666
ucode_array_offset_bytes	,	V_166
amdgpu_bo_kmap	,	F_52
"Illegal register access in command stream\n"	,	L_66
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_962
ROQ_PQ_IB_FLIP	,	V_631
offsetof	,	F_259
gfx_v8_0_priv_reg_irq_funcs	,	V_983
"failed to create KIQ bo (%d).\n"	,	L_41
gfx_v8_0_kiq_free_queue	,	F_159
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK	,	V_514
gfx_v8_0_update_medium_grain_clock_gating	,	F_207
ADDR_SURF_BANK_HEIGHT_1	,	V_343
jt_size	,	V_129
cp_hqd_pq_rptr_report_addr_lo	,	V_635
ADDR_SURF_BANK_HEIGHT_2	,	V_342
ADDR_SURF_BANK_HEIGHT_4	,	V_336
mmCP_HQD_PQ_CONTROL	,	V_624
pp_support_state	,	V_879
SE_XSEL	,	F_100
ADDR_SURF_BANK_HEIGHT_8	,	V_344
rb_bufsz	,	V_540
AMDGPU_DOORBELL_MEC_RING0	,	V_289
sgpr1_init_regs	,	V_212
"polaris10"	,	L_17
CE_PARTITION_BASE	,	V_539
RLC_CGTT_MGCG_OVERRIDE__CGCG_MASK	,	V_871
AMDGPU_DOORBELL_MEC_RING7	,	V_665
SOFT_RESET_GFX	,	V_699
offset_count	,	V_470
gfx_v8_0_set_irq_funcs	,	F_191
DATA_SEL	,	F_228
mmCP_HQD_PQ_BASE	,	V_657
"\n"	,	L_11
VGT_FLUSH	,	V_906
table_size	,	V_163
sgpr2_init_regs	,	V_213
reg_list_format_separate_start	,	V_102
EVENT_INDEX	,	F_71
reg_val_offs	,	V_184
gws_gfx_bo	,	V_298
GPU_HDP_FLUSH_DONE__CP0_MASK	,	V_901
num	,	V_755
section	,	V_142
GRBM_GFX_INDEX	,	V_356
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_957
gfx_current_status	,	V_280
wptr_offs	,	V_561
cp_mqd_base_addr_lo	,	V_616
mmRLC_CSIB_ADDR_LO	,	V_462
mmCP_MEC_ME2_UCODE_DATA	,	V_584
ixCG_ACLK_CNTL	,	V_24
"(%d) reserve RLC cp table bo failed\n"	,	L_28
rlc_firmware_header_v2_0	,	V_80
num_secondary_tile_mode_states	,	V_307
pd_addr	,	V_931
gfx_v8_0_enable_gfx_dynamic_mg_power_gating	,	F_197
"Illegal instruction in command stream\n"	,	L_67
CGTS_SM_CTRL_REG__LS_OVERRIDE_MASK	,	V_810
SE_BROADCAST_WRITES	,	V_359
mec2_fw	,	V_68
mem_max_burst_length_bytes	,	V_259
gfx_v8_0_polaris_update_gfx_clock_gating	,	F_213
polaris10_golden_common_all	,	V_23
mmRLC_CP_SCHEDULERS	,	V_586
PRELOAD_SIZE	,	V_644
mmCP_RB0_CNTL	,	V_553
wb_gpu_addr	,	V_596
AMD_PG_SUPPORT_RLC_SMU_HS	,	V_797
amdgpu_ucode_print_rlc_hdr	,	F_136
clear_state_gpu_addr	,	V_176
max_tile_pipes	,	V_240
"amdgpu: fence wait failed (%ld).\n"	,	L_8
rlc_feature_version	,	V_96
gfx_v8_0_cp_compute_fini	,	F_151
PACKET3_SET_SH_REG	,	V_216
gb_addr_config	,	V_231
AMDGPU_CP_IRQ_GFX_EOP	,	V_285
RLC_SERDES_WR_CTRL__BPM_ADDR__SHIFT	,	V_838
BPM_REG_CGLS_EN	,	V_873
LAST_COMPUTE_VMID	,	V_420
mmCP_ME_CNTL	,	V_521
amdgpu_ib_free	,	F_23
AMDGPU_PREAMBLE_IB_PRESENT	,	V_944
WAIT_REG_MEM_ENGINE	,	F_220
gfx_v8_0_ring_emit_rreg	,	F_242
rlc_fw	,	V_66
num_rb	,	V_373
WR_CONFIRM	,	V_907
kiq_ring	,	V_588
reg_list_size_bytes	,	V_105
powerplay	,	V_881
mmRLC_PG_ALWAYS_ON_CU_MASK	,	V_503
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_961
gfx_v8_0_enable_gui_idle_interrupt	,	F_120
addr	,	V_916
PACKET3_CONTEXT_CONTROL	,	V_141
gfx_v8_0_gfx_funcs	,	V_783
check_fw_load_finish	,	V_520
temp	,	V_474
WARN_ON	,	F_108
SOFT_RESET_CP	,	V_698
IDLE_POLL_COUNT	,	V_487
gfx_v8_0_get_cu_info	,	F_117
num_se	,	V_375
MACRO_TILE_ASPECT	,	F_87
PROP_FED	,	V_226
min_t	,	F_107
mmRLC_GPM_UCODE_DATA	,	V_511
SAMPLE_SPLIT	,	F_84
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_661
funcs	,	V_671
ixSQ_WAVE_TRAPSTS	,	V_770
SQ_IND_INDEX__SIMD_ID__SHIFT	,	V_749
extent	,	V_143
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_10
virt	,	V_90
mmPA_SC_RASTER_CONFIG	,	V_150
mmCP_HQD_ACTIVE	,	V_652
smu_load	,	V_117
exit_safe_mode	,	V_868
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK	,	V_817
list_size	,	V_465
num_compute_rings	,	V_286
upper_32_bits	,	F_68
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_577
dev	,	V_82
ADDR_SURF_ROTATED_MICRO_TILING	,	V_334
RLC_GPM_STAT__GFX_CLOCK_STATUS_MASK	,	V_847
gfx_v8_0_init_microcode	,	F_28
mmCP_RB_WPTR_POLL_ADDR_LO	,	V_562
bitmap	,	V_990
gfx_v8_0_priv_inst_irq	,	F_253
"stoney"	,	L_19
gfx_v8_0_ring_emit_fence_compute	,	F_236
GRBM_STATUS__IA_BUSY_MASK	,	V_694
ARRAY_SIZE	,	F_3
"tonga"	,	L_13
"(%d) pin MQD bo failed\n"	,	L_58
cnt_de	,	V_1015
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_960
"(%d) map RLC cp table bo failed\n"	,	L_34
mmRLC_PG_DELAY	,	V_493
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_660
fence_drv	,	V_929
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_994
AMD_IS_APU	,	V_261
mmGC_USER_RB_BACKEND_DISABLE	,	V_367
MTYPE_CC	,	V_415
adev	,	V_2
mmCP_ME1_PIPE0_INT_CNTL	,	V_972
RLC_CGTT_MGCG_OVERRIDE__RLC_MASK	,	V_857
PACKET3_SWITCH_BUFFER	,	V_938
SRBM_SOFT_RESET	,	V_700
gfx_v8_0_init_compute_vmid	,	F_113
WDOORBELL32	,	F_218
INT_SEL	,	F_229
gws_base	,	V_732
dimm10_addr_map	,	V_236
"(%d) pin RLC cbs bo failed\n"	,	L_30
CGTS_SM_CTRL_REG__ON_MONITOR_ADD__SHIFT	,	V_866
gfx_v8_0_ring_emit_de_meta_init	,	F_241
gfx_v8_0_raster_config	,	F_92
mmCP_ENDIAN_SWAP	,	V_536
vgpr_init_compute_shader	,	V_214
ALIGNMENT_MODE	,	V_434
CPF_BUSY	,	V_705
RLC_CGTT_MGCG_OVERRIDE__GRBM_MASK	,	V_859
amdgpu_interrupt_state	,	V_949
RLC_FormatDirectRegListLength	,	V_476
rptr_addr	,	V_542
RB_XSEL2	,	F_95
ARRAY_PRT_TILED_THIN1	,	V_319
CP_HQD_DEQUEUE_REQUEST	,	V_717
gds_size	,	V_731
hpd	,	V_193
cp_mqd_control	,	V_621
order_base_2	,	F_145
seq	,	V_917
gfx_v8_0_tiling_mode_table_init	,	F_79
subsystem_device	,	V_27
doorbell_index	,	V_187
gfx_v8_0_kiq_set_interrupt_state	,	F_254
gfx_v8_0_init_pg	,	F_131
amd_powergating_state	,	V_795
ROW_SIZE	,	V_275
pfp_feature_version	,	V_87
mmRLC_CNTL	,	V_839
gfx_v8_0_soft_reset	,	F_177
ce_fw	,	V_65
GRBM_STATUS__PA_BUSY_MASK	,	V_684
SMU_CLK_SLOWDOWN_ON_PU_ENABLE	,	V_499
me_hdr	,	V_528
rconf1	,	V_371
RB_MAP_PKR1_MASK	,	V_397
PACKET3_SET_UCONFIG_REG_START	,	V_50
amdgpu_bo_unreserve	,	F_46
COMPUTE_SHADER_EN	,	V_221
mec_fw	,	V_67
usepfp	,	V_927
"(%d) failed to init kiq ring\n"	,	L_37
amdgpu_bo_reserve	,	F_42
config	,	V_151
AMD_PG_STATE_UNGATE	,	V_678
gfx_v8_0_init_hqd	,	F_179
AMDGPU_GFX_NORMAL_MODE	,	V_281
oa_size	,	V_735
BANK_WIDTH	,	F_85
starting_offsets_start	,	V_103
CP_ME1_PIPE0_INT_CNTL	,	V_952
AMDGPU_GEM_CREATE_VRAM_CONTIGUOUS	,	V_175
reg_list_format_size_bytes	,	V_104
num_types	,	V_980
mmCP_RB_WPTR_POLL_ADDR_HI	,	V_563
amdgpu_firmware_info	,	V_74
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_449
"(%d) reserve HPD EOP bo failed\n"	,	L_35
info	,	V_75
ADDR_SURF_8_BANK	,	V_338
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_959
amdgpu_ucode_print_gfx_hdr	,	F_141
CNTX_EMPTY_INT_ENABLE	,	V_458
gfx_v8_0_resume	,	F_171
count	,	V_133
clear_state_size	,	V_172
max_offset	,	V_471
gfx_v8_0_set_ring_funcs	,	F_190
AMD_CG_SUPPORT_GFX_CGCG	,	V_805
gfx_v8_0_read_wave_data	,	F_187
GPU_HDP_FLUSH_DONE__CP2_MASK	,	V_899
AMDGPU_GEM_DOMAIN_VRAM	,	V_173
DRM_ERROR	,	F_9
rb_mask	,	V_372
PRIV_REG_INT_ENABLE	,	V_954
cs_data	,	V_138
sgpr_offset	,	V_207
smumgr_funcs	,	V_519
CGTS_SM_CTRL_REG__SM_MODE__SHIFT	,	V_863
sh_num	,	V_354
RLC_SERDES_WR_CTRL__REG_ADDR_MASK	,	V_834
cp_hqd_pq_control	,	V_634
ADDR_SURF_16_BANK	,	V_345
timeout	,	V_53
ixSQ_WAVE_TBA_LO	,	V_772
fw	,	V_121
pkr0_mask	,	V_384
MC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_263
PACKET3_SET_RESOURCES	,	V_587
iceland_golden_common_all	,	V_8
"gfx"	,	L_49
vi_mqd	,	V_592
oa_gfx_bo	,	V_301
mmPA_SC_FIFO_SIZE	,	V_436
counter	,	V_997
gfx_v8_0_kiq_init_queue	,	F_158
stoney_mgcg_cgcg_init	,	V_34
sync_seq	,	V_930
fiji_mgcg_cgcg_init	,	V_10
mmCP_HQD_EOP_CONTROL	,	V_606
WAIT_REG_MEM_MEM_SPACE	,	F_231
sc_prim_fifo_size_frontend	,	V_248
mmCP_DEVICE_ID	,	V_537
AUTO_INCR_ADDR	,	V_478
mmCP_RB0_BASE	,	V_564
pr_debug	,	F_168
amdgpu_ring_commit	,	F_15
ENOMEM	,	V_107
mmDMIF_ADDR_CALC	,	V_429
PACKET3_BASE_INDEX	,	F_143
fw_name	,	V_72
cp_hqd_pq_doorbell_control	,	V_612
vgpr_init_regs	,	V_211
CGTS_SM_CTRL_REG__OVERRIDE_MASK	,	V_808
INSTANCE_INDEX	,	V_358
gfx_v8_0_post_soft_reset	,	F_180
AMDGPU_GWS_SHIFT	,	V_737
ixSQ_WAVE_M0	,	V_777
gfx_v8_0_mqd_init	,	F_156
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_438
mmSH_MEM_APE1_LIMIT	,	V_423
vm_id	,	V_909
max_hw_contexts	,	V_247
gds_base	,	V_730
ib	,	V_55
SRM_ENABLE	,	V_485
id	,	V_144
CMD	,	V_850
EOP_TCL1_ACTION_EN	,	V_923
wave_read_regs	,	F_186
PP_BLOCK_GFX_RLC	,	V_893
BANK_HEIGHT	,	F_86
gfx_v8_0_cp_compute_enable	,	F_149
"invalid me %d\n"	,	L_64
PACKET3_EVENT_WRITE_EOP	,	V_922
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_439
ctx_switch	,	V_910
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_4
raster_config_1	,	V_154
new_entry	,	V_473
cp_table_obj	,	V_169
amdgpu_bo_kunmap	,	F_53
RB_MAP_PKR0_MASK	,	V_394
GFX_POWER_GATING_ENABLE	,	V_789
reg_list_format_array_offset_bytes	,	V_109
mmCC_RB_BACKEND_DISABLE	,	V_366
ARRAY_2D_TILED_XTHICK	,	V_332
MTYPE_NC	,	V_435
max_gs_threads	,	V_246
compute_pipelinestat_enable	,	V_598
mmCP_INT_CNTL_RING0	,	V_455
ring_size	,	V_546
cp_hqd_pq_wptr_poll_addr_hi	,	V_638
dimm01_addr_map	,	V_235
ALIGN	,	F_35
num_mec	,	V_194
ixSQ_WAVE_STATUS	,	V_760
DYN_PER_CU_PG_ENABLE	,	V_787
amdgpu_iv_entry	,	V_964
ao_bitmap	,	V_999
smu	,	V_518
RLC_SERDES_WR_CTRL__READ_COMMAND_MASK	,	V_825
gfx_v8_0_ring_emit_hdp_invalidate	,	F_224
cp_hqd_pq_wptr	,	V_615
gfx_v8_0_cp_gfx_enable	,	F_139
MTYPE	,	V_550
SOFT_RESET_RLC	,	V_509
gfx_v8_0_do_edc_gpr_workarounds	,	F_66
GRBM_STATUS__DB_BUSY_MASK	,	V_690
AMDGPU_HAVE_CTX_SWITCH	,	V_943
reg_offset	,	V_309
gfx_v8_0_suspend	,	F_170
chained_ib_support	,	V_91
gws_size	,	V_733
AMDGPU_IRQ_STATE_DISABLE	,	V_951
indices_count	,	V_467
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_991
length_dw	,	V_60
mmRLC_CGCG_CGLS_CTRL_3D	,	V_515
UNORD_DISPATCH	,	V_630
amdgpu_ring_insert_nop	,	F_233
GRBM_CNTL	,	V_425
ADDR_SURF_TILE_SPLIT_2KB	,	V_317
ucode	,	V_118
GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_992
PRIV_INSTR_INT_ENABLE	,	V_955
gfx_v8_0_mec_fini	,	F_54
instance	,	V_355
WAIT_REG_MEM_FUNCTION	,	F_222
GRBM_STATUS__SX_BUSY_MASK	,	V_687
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_727
ixSQ_WAVE_PC_HI	,	V_762
AMD_PG_SUPPORT_GFX_DMG	,	V_800
ARRAY_MODE	,	F_80
AMD_CG_SUPPORT_GFX_CGLS	,	V_806
in_safe_mode	,	V_851
gfx_v8_0_cp_enable	,	F_164
pdev	,	V_25
SOFT_RESET_CPC	,	V_709
u32	,	V_6
eop_gpu_addr	,	V_203
amdgpu_bo_create	,	F_50
SOFT_RESET_CPF	,	V_708
SOFT_RESET_CPG	,	V_710
me	,	V_159
gfx_v8_0_enable_save_restore_machine	,	F_126
amdgpu_wb_get	,	F_56
amdgpu_ring_write_multiple	,	F_261
BACKEND_DISABLE	,	V_369
pp_handle	,	V_880
amdgpu_program_register_sequence	,	F_2
"amdgpu/%s_mec.bin"	,	L_24
gfx_v8_0_kiq_irq_funcs	,	V_986
"carrizo"	,	L_14
num_pipe	,	V_195
entry	,	V_965
"gfx8: Failed to load firmware \"%s\"\n"	,	L_26
mmRLC_SRM_INDEX_CNTL_ADDR_0	,	V_483
header	,	V_77
bo_offset	,	V_161
RLC_SERDES_WR_CTRL__SHORT_FORMAT_MASK	,	V_831
mmGB_TILE_MODE0	,	V_346
cp_hqd_vmid	,	V_641
gfx_v8_0_kiq_fini	,	F_62
mmCP_CE_UCODE_DATA	,	V_532
RLC_SRM_CNTL	,	V_477
dst	,	V_758
mec	,	V_180
mmSQ_IND_INDEX	,	V_747
"IH: CPC GENERIC2_INT, me:%d, pipe:%d, queue:%d\n"	,	L_68
cnt_ce	,	V_1005
oa	,	V_299
mem	,	V_292
mmRLC_CSIB_LENGTH	,	V_463
mmMC_FUS_DRAM1_BANK_ADDR_MAPPING	,	V_266
ADDR_SURF_DEPTH_MICRO_TILING	,	V_313
AMD_PG_SUPPORT_GFX_SMG	,	V_799
request_firmware	,	F_31
reg_list_format_start	,	V_101
reg_base	,	V_40
max_me	,	V_160
SE_PAIR_YSEL	,	F_104
mmGRBM_STATUS2	,	V_702
AMDGPU_OA_SHIFT	,	V_738
gfx_v8_0_cp_resume	,	F_163
subsystem_vendor	,	V_28
amdgpu_gfx_scratch_free	,	F_12
DOORBELL_EN	,	V_570
src	,	V_956
total_size	,	V_205
mmCP_ME1_PIPE3_INT_CNTL	,	V_674
dev_warn	,	F_44
PKR_YSEL	,	F_98
control	,	V_911
thread	,	V_753
amdgpu_ucode_validate	,	F_32
srbm_mutex	,	V_418
u64	,	T_3
SQ_IND_INDEX__AUTO_INCR_MASK	,	V_757
"(%d) pin RLC cp table bo failed\n"	,	L_33
gfx_v8_0_ring_emit_vgt_flush	,	F_223
me_feature_version	,	V_92
CLE_BPM_SERDES_CMD	,	V_861
amdgpu_fence_process	,	F_250
dw2	,	V_939
gfx_v8_0_free_microcode	,	F_25
gfx_v8_0_init_golden_registers	,	F_1
CP_MEM_SLP_CNTL	,	V_855
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_451
SQIND_WAVE_SGPRS_OFFSET	,	V_780
mmSH_MEM_BASES	,	V_424
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_726
ixSQ_WAVE_PC_LO	,	V_761
gfx_v8_0_enable_gfx_static_mg_power_gating	,	F_196
gfx_v8_0_wait_for_idle	,	F_173
"amdgpu: IB test timed out.\n"	,	L_7
gfx_v8_0_ring_get_wptr_gfx	,	F_216
"amdgpu/%s_me.bin"	,	L_21
cs_extent_def	,	V_136
gfx_v8_0_is_idle	,	F_172
msg_id	,	V_877
WRITE_DATA_CACHE_POLICY	,	F_260
AMDGPU_MAX_COMPUTE_RINGS	,	V_288
CP_HQD_ACTIVE__ACTIVE_MASK	,	V_716
PACKET3_COPY_DATA	,	V_947
WREG32_SMC	,	F_4
ixSQ_WAVE_LDS_ALLOC	,	V_769
sec_ded_counter_registers	,	V_230
mmCP_MQD_BASE_ADDR	,	V_655
RLC_MEM_LS_EN	,	V_854
PKR_MAP	,	F_96
gfx_v8_0_ring_set_wptr_compute	,	F_235
srbm_soft_reset	,	V_683
jt_offset	,	V_167
mmRLC_SERDES_WR_CU_MASTER_MASK	,	V_821
CGTS_SM_CTRL_REG__SM_MODE_ENABLE_MASK	,	V_864
gfx_v8_0_mec_init	,	F_61
ADDR_SURF_THICK_MICRO_TILING	,	V_328
AMDGPU_GPU_PAGE_SIZE	,	V_628
NOOFCOLS	,	V_270
amdgpu_irq_get	,	F_195
mmMC_FUS_DRAM0_BANK_ADDR_MAPPING	,	V_262
PACKET3_RELEASE_MEM	,	V_936
dws	,	V_170
RASTER_CONFIG_PKR_MAP_3	,	V_390
mmCP_RB0_BASE_HI	,	V_565
QUICK_PG_ENABLE	,	V_788
PACKET3_EVENT_WRITE	,	V_222
RASTER_CONFIG_PKR_MAP_0	,	V_391
PACKET3_INDIRECT_BUFFER	,	V_914
GFX_IDLE_INT_ENABLE	,	V_460
gfx_v8_0_set_powergating_state	,	F_202
MEM_SLEEP_DELAY	,	V_492
cg_flags	,	V_841
gfx_v8_0_get_gpu_clock_counter	,	F_181
ce_fw_version	,	V_93
"Failed to init rlc BOs!\n"	,	L_46
se	,	V_379
AMDGPU_GDS_SHIFT	,	V_736
AMD_CG_SUPPORT_GFX_3D_CGCG	,	V_890
SOFT_RESET_SEM	,	V_715
PP_CG_MSG_ID	,	F_211
gfx_v8_0_ring_funcs_compute	,	V_979
simd	,	V_744
ind_start_offsets	,	V_469
rb_per_pkr	,	V_376
MIN_IB_AVAILSZ	,	V_551
max_indices	,	V_468
u8	,	T_5
mmRLC_GPM_SCRATCH_DATA	,	V_482
"IH: CP EOP\n"	,	L_65
ixSQ_WAVE_EXEC_HI	,	V_764
GFX_CLEAR	,	V_722
hweight32	,	F_111
uint32_t	,	T_1
PP_BLOCK_GFX_MG	,	V_889
PACKET3_WAIT_REG_MEM	,	V_902
mmSPI_ARB_PRIORITY	,	V_441
"failed to create ring mqd ob (%d)"	,	L_56
reg_index	,	V_148
SECT_CONTEXT	,	V_145
gfx_v8_0_ring_emit_fence_kiq	,	F_237
mmRLC_SERDES_CU_MASTER_BUSY	,	V_448
chip_name	,	V_71
buf	,	V_673
ADDR_SURF_BANK_WIDTH_4	,	V_335
max_t	,	F_106
rb0_mask	,	V_392
sect	,	V_135
gfx_v8_0_kiq_init	,	F_64
ADDR_SURF_BANK_WIDTH_2	,	V_339
ADDR_SURF_BANK_WIDTH_1	,	V_340
VS_PARTIAL_FLUSH	,	V_905
mod2array	,	V_304
CP_ME1_PIPE3_INT_CNTL	,	V_675
mmPA_SC_RASTER_CONFIG_1	,	V_398
ring_id	,	V_969
PP_STATE_LS	,	V_883
hqd_gpu_addr	,	V_595
EOP_TC_ACTION_EN	,	V_924
"ib test on ring %d succeeded\n"	,	L_9
amdgpu_ce_ib_state_chained_ib	,	V_1008
"amdgpu/%s_ce.bin"	,	L_22
PACKET3_DISPATCH_DIRECT	,	V_219
compute_misc_reserved	,	V_603
mmCOMPUTE_PGM_LO	,	V_218
gfx_v8_0_ring_get_wptr_compute	,	F_234
APE1_MTYPE	,	V_433
RLC_SERDES_WR_CTRL__REG_ADDR__SHIFT	,	V_837
wptr_addr	,	V_590
ARRAY_1D_TILED_THIN1	,	V_318
gfx_v8_0_ring_emit_hdp_flush	,	F_219
AMD_CG_SUPPORT_GFX_CGTS	,	V_809
CP_RB_WPTR_POLL_CNTL	,	V_486
mmGRBM_SOFT_RESET	,	V_723
mmCP_RB0_RPTR_ADDR	,	V_559
AMDGPU_CP_KIQ_IRQ_LAST	,	V_985
grbm_soft_reset	,	V_682
GRBM_STATUS__TA_BUSY_MASK	,	V_688
polaris11_enable_gfx_quick_mg_power_gating	,	F_198
CE_HALT	,	V_525
write64bit	,	V_918
max_gprs	,	V_245
BUF_SWAP	,	V_552
ADDR_SURF_MACRO_ASPECT_2	,	V_337
ADDR_SURF_MACRO_ASPECT_1	,	V_350
ADDR_SURF_MACRO_ASPECT_4	,	V_341
gfx_v8_0_sw_init	,	F_76
bit_width	,	V_364
ADDR_SURF_P8_32x32_16x16	,	V_352
vi_srbm_select	,	F_114
cp_hqd_persistent_state	,	V_645
gfx_v8_0_inactive_hqd	,	F_175
mmRLC_SRM_ARAM_ADDR	,	V_479
gds_backup_addrhi	,	V_1020
idx	,	V_48
gfx_ring	,	V_283
ADDR_SURF_TILE_SPLIT_64B	,	V_312
mec2_feature_version	,	V_115
amdgpu_bo_create_kernel	,	F_65
AMDGPU_CP_IRQ_LAST	,	V_981
NUM_BANKS	,	F_88
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_659
BUG_ON	,	F_123
SE_YSEL	,	F_101
gfx_v8_0_gpu_init	,	F_115
wb	,	V_557
mqd_gpu_addr	,	V_594
DIMM0ADDRMAP	,	V_264
PACKET3_WRITE_DATA	,	V_739
dev_err	,	F_37
amdgpu_bo_unpin	,	F_45
SE_INDEX	,	V_360
cp_hqd_pq_wptr_poll_addr_lo	,	V_637
ce_feature_version	,	V_94
kiq	,	V_201
cpu_to_le32	,	F_39
CNTX_BUSY_INT_ENABLE	,	V_457
PACKET3_PFP_SYNC_ME	,	V_935
dma_fence_wait_timeout	,	F_22
mask	,	V_365
"topaz"	,	L_12
ixSQ_WAVE_EXEC_LO	,	V_763
gfx_v8_0_init_csb	,	F_121
mmCP_MEC_ME1_UCODE_DATA	,	V_581
CHIP_CARRIZO	,	V_29
amdgpu_ib_get	,	F_20
SQ_IND_INDEX__WAVE_ID__SHIFT	,	V_748
mmGPU_HDP_FLUSH_REQ	,	V_903
release_firmware	,	F_26
tile_mode_array	,	V_306
dma_fence	,	V_56
rb_backend_disable	,	V_406
SQ_IND_INDEX__FORCE_READ_MASK	,	V_751
priv_inst_irq	,	V_279
amdgpu_set_powergating_state	,	F_169
AMDGPU_GEM_DOMAIN_GDS	,	V_294
reg_addr	,	V_819
num_queue	,	V_196
ARRAY_LINEAR_ALIGNED	,	V_320
reg_restore_list_size	,	V_100
ixSQ_WAVE_HW_ID	,	V_765
RB_MAP_PKR0	,	F_93
RB_MAP_PKR1	,	F_94
user_rb_backend_disable	,	V_407
amdgpu_gfx_meta_data_chained_ib	,	V_1011
INSTANCE_BROADCAST_WRITES	,	V_357
dev_info	,	F_178
pipe_id	,	V_967
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_440
PACKET3_CLEAR_STATE	,	V_156
gfx_v8_0_wait_for_rlc_serdes	,	F_118
reg_count	,	V_147
ARRAY_3D_TILED_THIN1	,	V_325
dma_fence_put	,	F_24
DEFAULT_MTYPE	,	V_431
mmCP_MEM_SLP_CNTL	,	V_816
enable	,	V_454
gfx_v8_0_ring_emit_ib_compute	,	F_226
dma_fence_wait	,	F_72
gfx_v8_0_sw_fini	,	F_78
gfx_v8_ring_emit_sb	,	F_238
amdgpu_mm_wreg	,	F_125
disable_masks	,	V_1001
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK	,	V_575
regno	,	V_754
val	,	V_948
mmCP_ME_RAM_DATA	,	V_534
gfx_v8_0_cp_gfx_start	,	F_142
RLC_CGTT_MGCG_OVERRIDE__CGLS_MASK	,	V_874
ARRAY_PRT_TILED_THICK	,	V_331
save_and_restore_offset	,	V_97
mmCP_ME_RAM_WADDR	,	V_533
mmGMCON_DEBUG	,	V_719
cp_table_ptr	,	V_164
fail	,	V_223
GRBM_RQ_PENDING	,	V_713
mmCP_HQD_PQ_WPTR	,	V_654
gds_backup_addrlo	,	V_1019
gds	,	V_291
eop_irq	,	V_277
RLC_PG_DELAY_2	,	V_494
GFX_PIPELINE_PG_ENABLE	,	V_790
SRBM_STATUS	,	V_712
avail_scratch_ram_locations	,	V_99
KMD_QUEUE	,	V_633
RLC_ENABLE_F32	,	V_507
mmRLC_SERDES_WR_CTRL	,	V_823
mqd	,	V_593
usec_timeout	,	V_51
DOORBELL_ENABLE	,	V_669
kfree	,	F_27
gfx_v8_0_tonga_update_gfx_clock_gating	,	F_210
SH_BROADCAST_WRITES	,	V_361
PIPE_CONFIG	,	F_81
gfx_v8_0_rlc_resume	,	F_138
out	,	V_83
SH_INDEX	,	V_362
gfx_v8_0_ring_funcs_kiq	,	V_977
mmHDP_DEBUG0	,	V_908
mmCP_MQD_CONTROL	,	V_618
cp_table_gpu_addr	,	V_179
PP_STATE_CG	,	V_885
"unknown asic: 0x%x\n"	,	L_53
SPI_ARB_PRIORITY	,	V_442
firmware	,	V_116
REG_GET_FIELD	,	F_75
regular	,	V_1007
mmCP_MEC_ME2_UCODE_ADDR	,	V_583
max_shader_engines	,	V_239
WRITE_DATA_ENGINE_SEL	,	F_183
cp_hdr	,	V_79
mmCP_RB_DOORBELL_RANGE_LOWER	,	V_573
AMDGPU_UCODE_ID_CP_MEC2	,	V_131
AMDGPU_UCODE_ID_CP_MEC1	,	V_128
PP_STATE_SUPPORT_CG	,	V_884
ixSQ_WAVE_TMA_HI	,	V_775
"For SRIOV client, shouldn't do anything.\n"	,	L_60
rb_config	,	V_152
mmGB_ADDR_CONFIG	,	V_427
pfp_hdr	,	V_526
EINVAL	,	V_52
ADDR_SURF_P2	,	V_311
RLC_CNTL	,	V_506
cz_init_cp_jump_table	,	F_40
GDS_GWS_VMID0__SIZE__SHIFT	,	V_743
PFP_HALT	,	V_524
gfx	,	V_37
gfx_v8_0_kiq_irq	,	F_255
raster_config_se	,	V_383
udelay	,	F_119
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_695
queue	,	V_190
gfx_v8_0_kiq_free_ring	,	F_58
gfx_v8_0_get_rb_active_bitmap	,	F_91
data	,	V_84
le32_to_cpup	,	F_137
CARRIZO_GB_ADDR_CONFIG_GOLDEN	,	V_255
POWER_UP_DELAY	,	V_489
RASTER_CONFIG_RB_MAP_3	,	V_395
no_fields	,	V_759
grbm_idx_mutex	,	V_403
RLC_PG_CNTL	,	V_498
rb_addr	,	V_541
AMDGPU_RING_TYPE_COMPUTE	,	V_898
RASTER_CONFIG_RB_MAP_0	,	V_396
lower_32_bits	,	F_67
is_kiq	,	V_670
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_452
gfx_v8_0_read_wave_sgprs	,	F_188
amdgpu_de_ib_state_chained_ib	,	V_1017
RLC_MEM_SLP_CNTL	,	V_853
GFX_STALL	,	V_721
SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT	,	V_416
REG_SET_FIELD	,	F_69
mec_feature_version	,	V_113
ce_payload	,	V_1010
gfx_v8_0_create_bitmask	,	F_90
ao_cu_mask	,	V_505
mmCP_PFP_UCODE_ADDR	,	V_529
ADDR_SURF_TILE_SPLIT_512B	,	V_316
mmGRBM_STATUS	,	V_679
mmRLC_MEM_SLP_CNTL	,	V_812
AMDGPU_FENCE_FLAG_INT	,	V_921
CGTS_SM_CTRL_REG__SM_MODE_MASK	,	V_862
revision	,	V_26
PACKET3_SET_BASE	,	V_538
hpd_eop_obj	,	V_181
gfx_partition_size	,	V_293
BPM_REG_MGCG_OVERRIDE	,	V_860
SEM_BUSY	,	V_714
gfx_v8_0_ring_test_ring	,	F_7
QUEUE_SIZE	,	V_626
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_140
schedule_work	,	F_252
CP_INT_CNTL_RING0	,	V_456
"GRBM_SOFT_RESET=0x%08X\n"	,	L_61
sc_hiz_tile_fifo_size	,	V_250
mmRLC_GPM_UCODE_ADDR	,	V_510
STATIC_PER_CU_PG_ENABLE	,	V_786
iceland_mgcg_cgcg_init	,	V_5
RB_BLKSZ	,	V_549
gfx_v8_0_check_soft_reset	,	F_174
ixSQ_WAVE_GPR_ALLOC	,	V_768
DEQUEUE_REQ	,	V_718
ADDR_SURF_4_BANK	,	V_351
stoney_golden_common_all	,	V_36
amdgpu_irq_src	,	V_182
gfx_v8_0_update_coarse_grain_clock_gating	,	F_208
sgpr_init_compute_shader	,	V_215
ref_and_mask	,	V_896
mmSRBM_SOFT_RESET	,	V_724
ARRAY_1D_TILED_THICK	,	V_326
DOORBELL_OFFSET	,	V_568
amdgpu_bo_unref	,	F_47
ready	,	V_209
max_sh_per_se	,	V_242
oa_base	,	V_734
fiji_golden_common_all	,	V_12
TIME_STAMP_INT_ENABLE	,	V_950
gfx_v8_0_set_priv_reg_fault_state	,	F_246
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_658
SH_MEM_CONFIG	,	V_430
SERDES_CMD_DELAY	,	V_495
mem_base	,	V_741
ixSQ_WAVE_TMA_LO	,	V_774
ucode_size_bytes	,	V_123
mec2_hdr	,	V_582
"fiji"	,	L_15
mqd_obj	,	V_585
ixSQ_WAVE_INST_DW0	,	V_766
gfx_v8_0_kiq_setup_queue	,	F_160
ixSQ_WAVE_INST_DW1	,	V_767
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_1
cz_enable_cp_power_gating	,	F_130
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_413
CPG_BUSY	,	V_707
RLC_SERDES_WR_CTRL__P2_SELECT_MASK	,	V_827
