#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x564424ba2fa0 .scope module, "double_top_tb" "double_top_tb" 2 3;
 .timescale -9 -9;
v0x564424bc9a70_0 .net "data_out", 0 0, v0x564424bc6c60_0;  1 drivers
v0x564424bc9b30_0 .var "f_layer_0", 0 0;
v0x564424bc9bf0_0 .var "f_layer_1", 0 0;
v0x564424bc9c90_0 .var "rst_n", 0 0;
v0x564424bc9d30_0 .net "sort_finish_0", 0 0, L_0x564424bda420;  1 drivers
v0x564424bc9e20_0 .net "sort_finish_1", 0 0, L_0x564424bdaa70;  1 drivers
v0x564424bc9ec0_0 .var "t_clk", 0 0;
S_0x564424b31c00 .scope module, "dut" "double_top" 2 12, 3 1 0, S_0x564424ba2fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer_0";
    .port_info 3 /INPUT 1 "f_layer_1";
    .port_info 4 /OUTPUT 1 "sort_finish_0";
    .port_info 5 /OUTPUT 1 "sort_finish_1";
    .port_info 6 /OUTPUT 1 "data_out";
v0x564424bc9170_0 .net "data_out", 0 0, v0x564424bc6c60_0;  alias, 1 drivers
v0x564424bc92c0_0 .net "data_out_dut0", 0 0, v0x564424bc0b70_0;  1 drivers
v0x564424bc9410_0 .net "f_layer_0", 0 0, v0x564424bc9b30_0;  1 drivers
v0x564424bc94b0_0 .net "f_layer_1", 0 0, v0x564424bc9bf0_0;  1 drivers
v0x564424bc9550_0 .net "rst_n", 0 0, v0x564424bc9c90_0;  1 drivers
v0x564424bc9640_0 .net "sort_finish_0", 0 0, L_0x564424bda420;  alias, 1 drivers
v0x564424bc9730_0 .net "sort_finish_1", 0 0, L_0x564424bdaa70;  alias, 1 drivers
v0x564424bc9820_0 .net "t_clk", 0 0, v0x564424bc9ec0_0;  1 drivers
S_0x564424b31de0 .scope module, "dut0" "top" 3 13, 4 1 0, S_0x564424b31c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 1 "data_out";
v0x564424bc2460_0 .net "data_in", 0 0, v0x564424bc6c60_0;  alias, 1 drivers
v0x564424bc2520_0 .net "data_out", 0 0, v0x564424bc0b70_0;  alias, 1 drivers
v0x564424bc25f0_0 .net "des_data_out", 7 0, v0x564424bbdea0_0;  1 drivers
v0x564424bc2710_0 .net "div_8_clk", 0 0, v0x564424b7c490_0;  1 drivers
v0x564424bc27b0_0 .net "ettt_data_out", 31 0, v0x564424bbe870_0;  1 drivers
v0x564424bc28f0_0 .net "f_layer", 0 0, v0x564424bc9b30_0;  alias, 1 drivers
v0x564424bc2990_0 .net "rst_n", 0 0, v0x564424bc9c90_0;  alias, 1 drivers
v0x564424bc2a80_0 .net "rst_sync_o", 0 0, L_0x564424b7daf0;  1 drivers
v0x564424bc2b20_0 .net "sort_finish", 0 0, L_0x564424bda420;  alias, 1 drivers
v0x564424bc2c50_0 .net "st_data_out", 31 0, v0x564424bbfe30_0;  1 drivers
v0x564424bc2cf0_0 .net "t_clk", 0 0, v0x564424bc9ec0_0;  alias, 1 drivers
v0x564424bc2d90_0 .net "ttte_data_out", 7 0, v0x564424bc1f50_0;  1 drivers
v0x564424bc2e80_0 .net "tx_out", 0 0, L_0x564424bda060;  1 drivers
S_0x564424b3b500 .scope module, "clk_eight_div" "clk_eight_div" 4 30, 5 1 0, S_0x564424b31de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out8";
v0x564424b7bab0_0 .var "clk_out2", 0 0;
v0x564424b7bb50_0 .var "clk_out4", 0 0;
v0x564424b7c490_0 .var "clk_out8", 0 0;
v0x564424b7c530_0 .net "rst_n", 0 0, v0x564424bc9c90_0;  alias, 1 drivers
v0x564424b7dc10_0 .net "t_clk", 0 0, v0x564424bc9ec0_0;  alias, 1 drivers
E_0x564424b29190/0 .event negedge, v0x564424b7c530_0;
E_0x564424b29190/1 .event posedge, v0x564424b7bb50_0;
E_0x564424b29190 .event/or E_0x564424b29190/0, E_0x564424b29190/1;
E_0x564424b23ad0/0 .event negedge, v0x564424b7c530_0;
E_0x564424b23ad0/1 .event posedge, v0x564424b7bab0_0;
E_0x564424b23ad0 .event/or E_0x564424b23ad0/0, E_0x564424b23ad0/1;
E_0x564424ba4970/0 .event negedge, v0x564424b7c530_0;
E_0x564424ba4970/1 .event posedge, v0x564424b7dc10_0;
E_0x564424ba4970 .event/or E_0x564424ba4970/0, E_0x564424ba4970/1;
S_0x564424bbdb20 .scope module, "deserializer" "deserializer" 4 44, 6 1 0, S_0x564424b31de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x564424b7dcb0_0 .var "cnt", 4 0;
v0x564424bbdde0_0 .net "data_in", 0 0, v0x564424bc6c60_0;  alias, 1 drivers
v0x564424bbdea0_0 .var "data_out", 7 0;
v0x564424bbdf60_0 .var "data_reg", 7 0;
v0x564424bbe040_0 .var "next_state", 2 0;
v0x564424bbe170_0 .net "rst_n", 0 0, L_0x564424b7daf0;  alias, 1 drivers
v0x564424bbe230_0 .var "state", 2 0;
v0x564424bbe310_0 .net "t_clk", 0 0, v0x564424bc9ec0_0;  alias, 1 drivers
E_0x564424ba4b40/0 .event negedge, v0x564424bbe170_0;
E_0x564424ba4b40/1 .event posedge, v0x564424b7dc10_0;
E_0x564424ba4b40 .event/or E_0x564424ba4b40/0, E_0x564424ba4b40/1;
E_0x564424bbdd20 .event edge, v0x564424bbe230_0, v0x564424bbdde0_0, v0x564424b7dcb0_0;
S_0x564424bbe410 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 53, 7 1 0, S_0x564424b31de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x564424bbe6b0_0 .var "cnt", 2 0;
v0x564424bbe7b0_0 .net "data_in", 7 0, v0x564424bbdea0_0;  alias, 1 drivers
v0x564424bbe870_0 .var "data_out", 31 0;
v0x564424bbe940_0 .var "data_reg", 31 0;
v0x564424bbea20_0 .net "div_8_clk", 0 0, v0x564424b7c490_0;  alias, 1 drivers
v0x564424bbeb10_0 .var "next_state", 0 0;
v0x564424bbebb0_0 .net "rst_n", 0 0, L_0x564424b7daf0;  alias, 1 drivers
v0x564424bbec80_0 .var "state", 0 0;
E_0x564424bbe5f0/0 .event edge, v0x564424bbe170_0;
E_0x564424bbe5f0/1 .event posedge, v0x564424b7c490_0;
E_0x564424bbe5f0 .event/or E_0x564424bbe5f0/0, E_0x564424bbe5f0/1;
E_0x564424bbe650 .event edge, v0x564424bbec80_0, v0x564424bbdea0_0, v0x564424bbe6b0_0;
S_0x564424bbedd0 .scope module, "self_test" "self_test" 4 61, 8 1 0, S_0x564424b31de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x564424bbefb0 .param/l "idle" 0 8 13, +C4<00000000000000000000000000000000>;
P_0x564424bbeff0 .param/l "rx_0" 0 8 13, +C4<00000000000000000000000000000001>;
P_0x564424bbf030 .param/l "rx_1" 0 8 13, +C4<00000000000000000000000000000011>;
P_0x564424bbf070 .param/l "standby" 0 8 13, +C4<00000000000000000000000000000100>;
P_0x564424bbf0b0 .param/l "tx_0" 0 8 13, +C4<00000000000000000000000000000010>;
L_0x564424bda420 .functor OR 1, L_0x564424bda2e0, v0x564424bc9b30_0, C4<0>, C4<0>;
v0x564424bbf490_0 .net *"_ivl_0", 31 0, L_0x564424bc9f60;  1 drivers
L_0x7fd1372640a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564424bbf590_0 .net *"_ivl_11", 28 0, L_0x7fd1372640a8;  1 drivers
L_0x7fd1372640f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564424bbf670_0 .net/2u *"_ivl_12", 31 0, L_0x7fd1372640f0;  1 drivers
v0x564424bbf760_0 .net *"_ivl_14", 0 0, L_0x564424bda2e0;  1 drivers
L_0x7fd137264018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564424bbf820_0 .net *"_ivl_3", 28 0, L_0x7fd137264018;  1 drivers
L_0x7fd137264060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x564424bbf950_0 .net/2u *"_ivl_4", 31 0, L_0x7fd137264060;  1 drivers
v0x564424bbfa30_0 .net *"_ivl_8", 31 0, L_0x564424bda1a0;  1 drivers
v0x564424bbfb10_0 .var "chip_id", 3 0;
v0x564424bbfbf0_0 .net "clk", 0 0, v0x564424b7c490_0;  alias, 1 drivers
v0x564424bbfc90_0 .var "cnt", 3 0;
v0x564424bbfd70_0 .net "data_in", 31 0, v0x564424bbe870_0;  alias, 1 drivers
v0x564424bbfe30_0 .var "data_out", 31 0;
v0x564424bbfef0_0 .net "f_layer", 0 0, v0x564424bc9b30_0;  alias, 1 drivers
v0x564424bbffb0_0 .var "next_state", 2 0;
v0x564424bc0090_0 .var "p_state", 3 0;
v0x564424bc0170_0 .var "power_value", 3 0;
v0x564424bc0250_0 .net "rst_n", 0 0, L_0x564424b7daf0;  alias, 1 drivers
v0x564424bc0340_0 .net "sort_finish", 0 0, L_0x564424bda420;  alias, 1 drivers
v0x564424bc0400_0 .var "state", 2 0;
v0x564424bc04e0_0 .net "tx_out", 0 0, L_0x564424bda060;  alias, 1 drivers
E_0x564424bbf390/0 .event negedge, v0x564424bbe170_0;
E_0x564424bbf390/1 .event posedge, v0x564424b7c490_0;
E_0x564424bbf390 .event/or E_0x564424bbf390/0, E_0x564424bbf390/1;
E_0x564424bbf410/0 .event edge, v0x564424bc0400_0, v0x564424bbfef0_0, v0x564424bbe870_0, v0x564424bc0090_0;
E_0x564424bbf410/1 .event edge, v0x564424bbfb10_0, v0x564424bbfc90_0;
E_0x564424bbf410 .event/or E_0x564424bbf410/0, E_0x564424bbf410/1;
L_0x564424bc9f60 .concat [ 3 29 0 0], v0x564424bc0400_0, L_0x7fd137264018;
L_0x564424bda060 .cmp/eq 32, L_0x564424bc9f60, L_0x7fd137264060;
L_0x564424bda1a0 .concat [ 3 29 0 0], v0x564424bc0400_0, L_0x7fd1372640a8;
L_0x564424bda2e0 .cmp/eq 32, L_0x564424bda1a0, L_0x7fd1372640f0;
S_0x564424bc06c0 .scope module, "serializer" "serializer" 4 82, 9 1 0, S_0x564424b31de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x564424bc0990_0 .var "counter", 2 0;
v0x564424bc0a90_0 .net "data_in", 7 0, v0x564424bc1f50_0;  alias, 1 drivers
v0x564424bc0b70_0 .var "data_out", 0 0;
v0x564424bc0c10_0 .net "rst_n", 0 0, L_0x564424b7daf0;  alias, 1 drivers
v0x564424bc0cb0_0 .var "shift_reg", 7 0;
v0x564424bc0de0_0 .net "t_clk", 0 0, v0x564424bc9ec0_0;  alias, 1 drivers
E_0x564424bbf350 .event edge, v0x564424bbe170_0, v0x564424bc0cb0_0;
E_0x564424bc0930 .event edge, v0x564424bc0990_0, v0x564424bc0a90_0;
S_0x564424bc0f50 .scope module, "sync_async_reset" "sync_async_reset" 4 37, 10 1 0, S_0x564424b31de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x564424b7daf0 .functor BUFZ 1, v0x564424bc1440_0, C4<0>, C4<0>, C4<0>;
v0x564424bc1220_0 .net "div_8_clk", 0 0, v0x564424b7c490_0;  alias, 1 drivers
v0x564424bc12e0_0 .net "rst_n", 0 0, v0x564424bc9c90_0;  alias, 1 drivers
v0x564424bc13a0_0 .var "rst_s1", 0 0;
v0x564424bc1440_0 .var "rst_s2", 0 0;
v0x564424bc14e0_0 .net "rst_sync_o", 0 0, L_0x564424b7daf0;  alias, 1 drivers
E_0x564424bc11a0/0 .event negedge, v0x564424b7c530_0;
E_0x564424bc11a0/1 .event posedge, v0x564424b7c490_0;
E_0x564424bc11a0 .event/or E_0x564424bc11a0/0, E_0x564424bc11a0/1;
S_0x564424bc1630 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 72, 11 1 0, S_0x564424b31de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x564424bc17c0 .param/l "S_0" 1 11 12, C4<001>;
P_0x564424bc1800 .param/l "S_1" 1 11 13, C4<010>;
P_0x564424bc1840 .param/l "S_2" 1 11 14, C4<011>;
P_0x564424bc1880 .param/l "S_3" 1 11 15, C4<100>;
P_0x564424bc18c0 .param/l "idle" 1 11 11, C4<000>;
P_0x564424bc1900 .param/l "wait_state" 1 11 16, C4<101>;
v0x564424bc1d90_0 .var "data_buffer", 31 0;
v0x564424bc1e90_0 .net "data_in", 31 0, v0x564424bbfe30_0;  alias, 1 drivers
v0x564424bc1f50_0 .var "data_out", 7 0;
v0x564424bc2050_0 .net "div_8_clk", 0 0, v0x564424b7c490_0;  alias, 1 drivers
v0x564424bc20f0_0 .var "next_state", 2 0;
v0x564424bc2190_0 .net "rst_n", 0 0, L_0x564424b7daf0;  alias, 1 drivers
v0x564424bc2230_0 .var "state", 2 0;
v0x564424bc2310_0 .net "tx_out", 0 0, L_0x564424bda060;  alias, 1 drivers
E_0x564424bc1c70 .event edge, v0x564424bc2230_0, v0x564424bc1d90_0;
E_0x564424bc1cd0 .event edge, v0x564424bc2230_0, v0x564424bc04e0_0;
E_0x564424bc1d30 .event posedge, v0x564424b7c490_0;
S_0x564424bc3050 .scope module, "dut1" "top" 3 23, 4 1 0, S_0x564424b31c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 1 "data_out";
v0x564424bc85f0_0 .net "data_in", 0 0, v0x564424bc0b70_0;  alias, 1 drivers
v0x564424bc86b0_0 .net "data_out", 0 0, v0x564424bc6c60_0;  alias, 1 drivers
v0x564424bc8770_0 .net "des_data_out", 7 0, v0x564424bc3f60_0;  1 drivers
v0x564424bc8860_0 .net "div_8_clk", 0 0, v0x564424bc37c0_0;  1 drivers
v0x564424bc8900_0 .net "ettt_data_out", 31 0, v0x564424bc4930_0;  1 drivers
v0x564424bc8a40_0 .net "f_layer", 0 0, v0x564424bc9bf0_0;  alias, 1 drivers
v0x564424bc8ae0_0 .net "rst_n", 0 0, v0x564424bc9c90_0;  alias, 1 drivers
v0x564424bc8b80_0 .net "rst_sync_o", 0 0, L_0x564424bda520;  1 drivers
v0x564424bc8c20_0 .net "sort_finish", 0 0, L_0x564424bdaa70;  alias, 1 drivers
v0x564424bc8d50_0 .net "st_data_out", 31 0, v0x564424bc5f20_0;  1 drivers
v0x564424bc8df0_0 .net "t_clk", 0 0, v0x564424bc9ec0_0;  alias, 1 drivers
v0x564424bc8e90_0 .net "ttte_data_out", 7 0, v0x564424bc8080_0;  1 drivers
v0x564424bc8f80_0 .net "tx_out", 0 0, L_0x564424bda680;  1 drivers
S_0x564424bc32f0 .scope module, "clk_eight_div" "clk_eight_div" 4 30, 5 1 0, S_0x564424bc3050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out8";
v0x564424bc3620_0 .var "clk_out2", 0 0;
v0x564424bc3700_0 .var "clk_out4", 0 0;
v0x564424bc37c0_0 .var "clk_out8", 0 0;
v0x564424bc3860_0 .net "rst_n", 0 0, v0x564424bc9c90_0;  alias, 1 drivers
v0x564424bc3900_0 .net "t_clk", 0 0, v0x564424bc9ec0_0;  alias, 1 drivers
E_0x564424bc3540/0 .event negedge, v0x564424b7c530_0;
E_0x564424bc3540/1 .event posedge, v0x564424bc3700_0;
E_0x564424bc3540 .event/or E_0x564424bc3540/0, E_0x564424bc3540/1;
E_0x564424bc35c0/0 .event negedge, v0x564424b7c530_0;
E_0x564424bc35c0/1 .event posedge, v0x564424bc3620_0;
E_0x564424bc35c0 .event/or E_0x564424bc35c0/0, E_0x564424bc35c0/1;
S_0x564424bc3b00 .scope module, "deserializer" "deserializer" 4 44, 6 1 0, S_0x564424bc3050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x564424bc3d50_0 .var "cnt", 4 0;
v0x564424bc3e50_0 .net "data_in", 0 0, v0x564424bc0b70_0;  alias, 1 drivers
v0x564424bc3f60_0 .var "data_out", 7 0;
v0x564424bc4000_0 .var "data_reg", 7 0;
v0x564424bc40e0_0 .var "next_state", 2 0;
v0x564424bc4210_0 .net "rst_n", 0 0, L_0x564424bda520;  alias, 1 drivers
v0x564424bc42d0_0 .var "state", 2 0;
v0x564424bc43b0_0 .net "t_clk", 0 0, v0x564424bc9ec0_0;  alias, 1 drivers
E_0x564424bc3c90/0 .event negedge, v0x564424bc4210_0;
E_0x564424bc3c90/1 .event posedge, v0x564424b7dc10_0;
E_0x564424bc3c90 .event/or E_0x564424bc3c90/0, E_0x564424bc3c90/1;
E_0x564424bc3cf0 .event edge, v0x564424bc42d0_0, v0x564424bc0b70_0, v0x564424bc3d50_0;
S_0x564424bc44d0 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 53, 7 1 0, S_0x564424bc3050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x564424bc4770_0 .var "cnt", 2 0;
v0x564424bc4870_0 .net "data_in", 7 0, v0x564424bc3f60_0;  alias, 1 drivers
v0x564424bc4930_0 .var "data_out", 31 0;
v0x564424bc49d0_0 .var "data_reg", 31 0;
v0x564424bc4ab0_0 .net "div_8_clk", 0 0, v0x564424bc37c0_0;  alias, 1 drivers
v0x564424bc4ba0_0 .var "next_state", 0 0;
v0x564424bc4c40_0 .net "rst_n", 0 0, L_0x564424bda520;  alias, 1 drivers
v0x564424bc4ce0_0 .var "state", 0 0;
E_0x564424bc46b0/0 .event edge, v0x564424bc4210_0;
E_0x564424bc46b0/1 .event posedge, v0x564424bc37c0_0;
E_0x564424bc46b0 .event/or E_0x564424bc46b0/0, E_0x564424bc46b0/1;
E_0x564424bc4710 .event edge, v0x564424bc4ce0_0, v0x564424bc3f60_0, v0x564424bc4770_0;
S_0x564424bc4e30 .scope module, "self_test" "self_test" 4 61, 8 1 0, S_0x564424bc3050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x564424bc5010 .param/l "idle" 0 8 13, +C4<00000000000000000000000000000000>;
P_0x564424bc5050 .param/l "rx_0" 0 8 13, +C4<00000000000000000000000000000001>;
P_0x564424bc5090 .param/l "rx_1" 0 8 13, +C4<00000000000000000000000000000011>;
P_0x564424bc50d0 .param/l "standby" 0 8 13, +C4<00000000000000000000000000000100>;
P_0x564424bc5110 .param/l "tx_0" 0 8 13, +C4<00000000000000000000000000000010>;
L_0x564424bdaa70 .functor OR 1, L_0x564424bda900, v0x564424bc9bf0_0, C4<0>, C4<0>;
v0x564424bc5580_0 .net *"_ivl_0", 31 0, L_0x564424bda590;  1 drivers
L_0x7fd1372641c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564424bc5680_0 .net *"_ivl_11", 28 0, L_0x7fd1372641c8;  1 drivers
L_0x7fd137264210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564424bc5760_0 .net/2u *"_ivl_12", 31 0, L_0x7fd137264210;  1 drivers
v0x564424bc5850_0 .net *"_ivl_14", 0 0, L_0x564424bda900;  1 drivers
L_0x7fd137264138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564424bc5910_0 .net *"_ivl_3", 28 0, L_0x7fd137264138;  1 drivers
L_0x7fd137264180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x564424bc5a40_0 .net/2u *"_ivl_4", 31 0, L_0x7fd137264180;  1 drivers
v0x564424bc5b20_0 .net *"_ivl_8", 31 0, L_0x564424bda7c0;  1 drivers
v0x564424bc5c00_0 .var "chip_id", 3 0;
v0x564424bc5ce0_0 .net "clk", 0 0, v0x564424bc37c0_0;  alias, 1 drivers
v0x564424bc5d80_0 .var "cnt", 3 0;
v0x564424bc5e60_0 .net "data_in", 31 0, v0x564424bc4930_0;  alias, 1 drivers
v0x564424bc5f20_0 .var "data_out", 31 0;
v0x564424bc5fe0_0 .net "f_layer", 0 0, v0x564424bc9bf0_0;  alias, 1 drivers
v0x564424bc60a0_0 .var "next_state", 2 0;
v0x564424bc6180_0 .var "p_state", 3 0;
v0x564424bc6260_0 .var "power_value", 3 0;
v0x564424bc6340_0 .net "rst_n", 0 0, L_0x564424bda520;  alias, 1 drivers
v0x564424bc6430_0 .net "sort_finish", 0 0, L_0x564424bdaa70;  alias, 1 drivers
v0x564424bc64f0_0 .var "state", 2 0;
v0x564424bc65d0_0 .net "tx_out", 0 0, L_0x564424bda680;  alias, 1 drivers
E_0x564424bc5480/0 .event negedge, v0x564424bc4210_0;
E_0x564424bc5480/1 .event posedge, v0x564424bc37c0_0;
E_0x564424bc5480 .event/or E_0x564424bc5480/0, E_0x564424bc5480/1;
E_0x564424bc5500/0 .event edge, v0x564424bc64f0_0, v0x564424bc5fe0_0, v0x564424bc4930_0, v0x564424bc6180_0;
E_0x564424bc5500/1 .event edge, v0x564424bc5c00_0, v0x564424bc5d80_0;
E_0x564424bc5500 .event/or E_0x564424bc5500/0, E_0x564424bc5500/1;
L_0x564424bda590 .concat [ 3 29 0 0], v0x564424bc64f0_0, L_0x7fd137264138;
L_0x564424bda680 .cmp/eq 32, L_0x564424bda590, L_0x7fd137264180;
L_0x564424bda7c0 .concat [ 3 29 0 0], v0x564424bc64f0_0, L_0x7fd1372641c8;
L_0x564424bda900 .cmp/eq 32, L_0x564424bda7c0, L_0x7fd137264210;
S_0x564424bc67b0 .scope module, "serializer" "serializer" 4 82, 9 1 0, S_0x564424bc3050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x564424bc6a80_0 .var "counter", 2 0;
v0x564424bc6b80_0 .net "data_in", 7 0, v0x564424bc8080_0;  alias, 1 drivers
v0x564424bc6c60_0 .var "data_out", 0 0;
v0x564424bc6d50_0 .net "rst_n", 0 0, L_0x564424bda520;  alias, 1 drivers
v0x564424bc6df0_0 .var "shift_reg", 7 0;
v0x564424bc6f00_0 .net "t_clk", 0 0, v0x564424bc9ec0_0;  alias, 1 drivers
E_0x564424bc5440 .event edge, v0x564424bc4210_0, v0x564424bc6df0_0;
E_0x564424bc6a20 .event edge, v0x564424bc6a80_0, v0x564424bc6b80_0;
S_0x564424bc7020 .scope module, "sync_async_reset" "sync_async_reset" 4 37, 10 1 0, S_0x564424bc3050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x564424bda520 .functor BUFZ 1, v0x564424bc7510_0, C4<0>, C4<0>, C4<0>;
v0x564424bc72f0_0 .net "div_8_clk", 0 0, v0x564424bc37c0_0;  alias, 1 drivers
v0x564424bc73b0_0 .net "rst_n", 0 0, v0x564424bc9c90_0;  alias, 1 drivers
v0x564424bc7470_0 .var "rst_s1", 0 0;
v0x564424bc7510_0 .var "rst_s2", 0 0;
v0x564424bc75b0_0 .net "rst_sync_o", 0 0, L_0x564424bda520;  alias, 1 drivers
E_0x564424bc7270/0 .event negedge, v0x564424b7c530_0;
E_0x564424bc7270/1 .event posedge, v0x564424bc37c0_0;
E_0x564424bc7270 .event/or E_0x564424bc7270/0, E_0x564424bc7270/1;
S_0x564424bc7760 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 72, 11 1 0, S_0x564424bc3050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x564424bc78f0 .param/l "S_0" 1 11 12, C4<001>;
P_0x564424bc7930 .param/l "S_1" 1 11 13, C4<010>;
P_0x564424bc7970 .param/l "S_2" 1 11 14, C4<011>;
P_0x564424bc79b0 .param/l "S_3" 1 11 15, C4<100>;
P_0x564424bc79f0 .param/l "idle" 1 11 11, C4<000>;
P_0x564424bc7a30 .param/l "wait_state" 1 11 16, C4<101>;
v0x564424bc7ec0_0 .var "data_buffer", 31 0;
v0x564424bc7fc0_0 .net "data_in", 31 0, v0x564424bc5f20_0;  alias, 1 drivers
v0x564424bc8080_0 .var "data_out", 7 0;
v0x564424bc8150_0 .net "div_8_clk", 0 0, v0x564424bc37c0_0;  alias, 1 drivers
v0x564424bc8280_0 .var "next_state", 2 0;
v0x564424bc8320_0 .net "rst_n", 0 0, L_0x564424bda520;  alias, 1 drivers
v0x564424bc83c0_0 .var "state", 2 0;
v0x564424bc84a0_0 .net "tx_out", 0 0, L_0x564424bda680;  alias, 1 drivers
E_0x564424bc7da0 .event edge, v0x564424bc83c0_0, v0x564424bc7ec0_0;
E_0x564424bc7e00 .event edge, v0x564424bc83c0_0, v0x564424bc65d0_0;
E_0x564424bc7e60 .event posedge, v0x564424bc37c0_0;
    .scope S_0x564424b3b500;
T_0 ;
    %wait E_0x564424ba4970;
    %load/vec4 v0x564424b7c530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424b7bab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564424b7bab0_0;
    %inv;
    %assign/vec4 v0x564424b7bab0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x564424b3b500;
T_1 ;
    %wait E_0x564424b23ad0;
    %load/vec4 v0x564424b7c530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424b7bb50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x564424b7bb50_0;
    %inv;
    %assign/vec4 v0x564424b7bb50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x564424b3b500;
T_2 ;
    %wait E_0x564424b29190;
    %load/vec4 v0x564424b7c530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424b7c490_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x564424b7c490_0;
    %inv;
    %assign/vec4 v0x564424b7c490_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x564424bc0f50;
T_3 ;
    %wait E_0x564424bc11a0;
    %load/vec4 v0x564424bc12e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc13a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc1440_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564424bc13a0_0, 0;
    %load/vec4 v0x564424bc13a0_0;
    %assign/vec4 v0x564424bc1440_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x564424bbdb20;
T_4 ;
    %wait E_0x564424bbdd20;
    %load/vec4 v0x564424bbe230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x564424bbdde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
T_4.8 ;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x564424bbdde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
T_4.10 ;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x564424bbdde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
T_4.12 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x564424bbdde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
T_4.14 ;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x564424b7dcb0_0;
    %cmpi/u 28, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.15, 5;
    %load/vec4 v0x564424bbdde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
T_4.18 ;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564424bbe040_0, 0, 3;
T_4.16 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x564424bbdb20;
T_5 ;
    %wait E_0x564424ba4b40;
    %load/vec4 v0x564424bbe170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bbe230_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x564424bbe040_0;
    %assign/vec4 v0x564424bbe230_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564424bbdb20;
T_6 ;
    %wait E_0x564424ba4b40;
    %load/vec4 v0x564424bbe170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564424b7dcb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x564424b7dcb0_0;
    %cmpi/u 28, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.2, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564424b7dcb0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x564424bbe040_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x564424b7dcb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x564424b7dcb0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564424bbdb20;
T_7 ;
    %wait E_0x564424ba4b40;
    %load/vec4 v0x564424bbe170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564424bbdf60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x564424bbe040_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %load/vec4 v0x564424bbdf60_0;
    %assign/vec4 v0x564424bbdf60_0, 0;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0x564424bbdf60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x564424bbdf60_0, 0;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0x564424bbdf60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x564424bbdf60_0, 0;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x564424bbdf60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x564424bbdf60_0, 0;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x564424bbdf60_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x564424bbdf60_0, 0;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x564424bbdf60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x564424bbdde0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564424bbdf60_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564424bbdb20;
T_8 ;
    %wait E_0x564424ba4b40;
    %load/vec4 v0x564424bbe170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564424bbdea0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x564424b7dcb0_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x564424b7dcb0_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x564424b7dcb0_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x564424b7dcb0_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x564424bbdf60_0;
    %assign/vec4 v0x564424bbdea0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x564424bbdea0_0;
    %assign/vec4 v0x564424bbdea0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x564424bbe410;
T_9 ;
    %wait E_0x564424bbe650;
    %load/vec4 v0x564424bbec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x564424bbe7b0_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_9.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564424bbeb10_0, 0, 1;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564424bbeb10_0, 0, 1;
T_9.4 ;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x564424bbe6b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564424bbeb10_0, 0, 1;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564424bbeb10_0, 0, 1;
T_9.6 ;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x564424bbe410;
T_10 ;
    %wait E_0x564424bbe5f0;
    %load/vec4 v0x564424bbebb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424bbec80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564424bbeb10_0;
    %assign/vec4 v0x564424bbec80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564424bbe410;
T_11 ;
    %wait E_0x564424bbe5f0;
    %load/vec4 v0x564424bbebb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564424bbe940_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x564424bbeb10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x564424bbe940_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x564424bbe7b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564424bbe940_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x564424bbe940_0;
    %assign/vec4 v0x564424bbe940_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x564424bbe410;
T_12 ;
    %wait E_0x564424bbe5f0;
    %load/vec4 v0x564424bbebb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564424bbe870_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x564424bbe940_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564424bbe940_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48815, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x564424bbe940_0;
    %assign/vec4 v0x564424bbe870_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x564424bbe870_0;
    %assign/vec4 v0x564424bbe870_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x564424bbe410;
T_13 ;
    %wait E_0x564424bbe5f0;
    %load/vec4 v0x564424bbebb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bbe6b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x564424bbe6b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bbe6b0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x564424bbeb10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x564424bbe6b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564424bbe6b0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bbe6b0_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x564424bbedd0;
T_14 ;
    %wait E_0x564424bbf410;
    %load/vec4 v0x564424bc0400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %load/vec4 v0x564424bc0400_0;
    %store/vec4 v0x564424bbffb0_0, 0, 3;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x564424bbfef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564424bbffb0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564424bbfb10_0, 0, 4;
    %jmp T_14.8;
T_14.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bbffb0_0, 0, 3;
T_14.8 ;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x564424bbfd70_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48815, 0, 16;
    %jmp/0xz  T_14.9, 4;
    %load/vec4 v0x564424bbfd70_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x564424bbfb10_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564424bbffb0_0, 0, 3;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bbffb0_0, 0, 3;
T_14.10 ;
    %jmp T_14.6;
T_14.2 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x564424bc0090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564424bbfb10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564424bbfb10_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48815, 0, 16;
    %store/vec4 v0x564424bbfe30_0, 0, 32;
    %load/vec4 v0x564424bc0090_0;
    %store/vec4 v0x564424bc0170_0, 0, 4;
    %load/vec4 v0x564424bc0090_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_14.11, 5;
    %load/vec4 v0x564424bc0090_0;
    %addi 1, 0, 4;
    %store/vec4 v0x564424bc0090_0, 0, 4;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x564424bc0090_0;
    %store/vec4 v0x564424bc0090_0, 0, 4;
T_14.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564424bbffb0_0, 0, 3;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x564424bbfc90_0;
    %cmpi/u 14, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564424bbfd70_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48815, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x564424bbfd70_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x564424bbfb10_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 14, 0, 4;
    %load/vec4 v0x564424bbfc90_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564424bc0090_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.13, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564424bbffb0_0, 0, 3;
    %jmp T_14.14;
T_14.13 ;
    %load/vec4 v0x564424bbfc90_0;
    %cmpi/u 14, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.15, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564424bbffb0_0, 0, 3;
    %jmp T_14.16;
T_14.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564424bbffb0_0, 0, 3;
T_14.16 ;
T_14.14 ;
    %jmp T_14.6;
T_14.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564424bbfe30_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564424bbffb0_0, 0, 3;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x564424bbedd0;
T_15 ;
    %wait E_0x564424bbf390;
    %load/vec4 v0x564424bc0250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bc0400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564424bbfe30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564424bbfb10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564424bbfc90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x564424bc0170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x564424bc0090_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x564424bc0400_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564424bbfc90_0, 0;
    %load/vec4 v0x564424bbffb0_0;
    %assign/vec4 v0x564424bc0400_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x564424bc0400_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x564424bbfc90_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564424bbfc90_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x564424bbfc90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x564424bbfc90_0, 0;
    %load/vec4 v0x564424bbffb0_0;
    %assign/vec4 v0x564424bc0400_0, 0;
T_15.7 ;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x564424bbffb0_0;
    %assign/vec4 v0x564424bc0400_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x564424bc1630;
T_16 ;
    %wait E_0x564424bc1d30;
    %load/vec4 v0x564424bc2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x564424bc1e90_0;
    %assign/vec4 v0x564424bc1d90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x564424bc1d90_0;
    %assign/vec4 v0x564424bc1d90_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x564424bc1630;
T_17 ;
    %wait E_0x564424bc1cd0;
    %load/vec4 v0x564424bc2230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc20f0_0, 0, 3;
    %jmp T_17.7;
T_17.0 ;
    %load/vec4 v0x564424bc2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc20f0_0, 0, 3;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564424bc20f0_0, 0, 3;
T_17.9 ;
    %jmp T_17.7;
T_17.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564424bc20f0_0, 0, 3;
    %jmp T_17.7;
T_17.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564424bc20f0_0, 0, 3;
    %jmp T_17.7;
T_17.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564424bc20f0_0, 0, 3;
    %jmp T_17.7;
T_17.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564424bc20f0_0, 0, 3;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x564424bc2310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc20f0_0, 0, 3;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564424bc20f0_0, 0, 3;
T_17.11 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x564424bc1630;
T_18 ;
    %wait E_0x564424bbf390;
    %load/vec4 v0x564424bc2190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bc2230_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564424bc1f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564424bc1d90_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x564424bc20f0_0;
    %assign/vec4 v0x564424bc2230_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x564424bc1630;
T_19 ;
    %wait E_0x564424bc1c70;
    %load/vec4 v0x564424bc2230_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564424bc1f50_0, 0;
    %jmp T_19.5;
T_19.0 ;
    %load/vec4 v0x564424bc1d90_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x564424bc1f50_0, 0;
    %jmp T_19.5;
T_19.1 ;
    %load/vec4 v0x564424bc1d90_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x564424bc1f50_0, 0;
    %jmp T_19.5;
T_19.2 ;
    %load/vec4 v0x564424bc1d90_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x564424bc1f50_0, 0;
    %jmp T_19.5;
T_19.3 ;
    %load/vec4 v0x564424bc1d90_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x564424bc1f50_0, 0;
    %jmp T_19.5;
T_19.5 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x564424bc06c0;
T_20 ;
    %wait E_0x564424bc0930;
    %load/vec4 v0x564424bc0990_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x564424bc0a90_0;
    %store/vec4 v0x564424bc0cb0_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x564424bc06c0;
T_21 ;
    %wait E_0x564424ba4b40;
    %load/vec4 v0x564424bc0c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564424bc0cb0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x564424bc0cb0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc0cb0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x564424bc06c0;
T_22 ;
    %wait E_0x564424ba4b40;
    %load/vec4 v0x564424bc0c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bc0990_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x564424bc0990_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564424bc0990_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x564424bc06c0;
T_23 ;
    %wait E_0x564424bbf350;
    %load/vec4 v0x564424bc0c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564424bc0b70_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x564424bc0cb0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x564424bc0b70_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x564424bc32f0;
T_24 ;
    %wait E_0x564424ba4970;
    %load/vec4 v0x564424bc3860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc3620_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x564424bc3620_0;
    %inv;
    %assign/vec4 v0x564424bc3620_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x564424bc32f0;
T_25 ;
    %wait E_0x564424bc35c0;
    %load/vec4 v0x564424bc3860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc3700_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x564424bc3700_0;
    %inv;
    %assign/vec4 v0x564424bc3700_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x564424bc32f0;
T_26 ;
    %wait E_0x564424bc3540;
    %load/vec4 v0x564424bc3860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc37c0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x564424bc37c0_0;
    %inv;
    %assign/vec4 v0x564424bc37c0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x564424bc7020;
T_27 ;
    %wait E_0x564424bc7270;
    %load/vec4 v0x564424bc73b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc7470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc7510_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564424bc7470_0, 0;
    %load/vec4 v0x564424bc7470_0;
    %assign/vec4 v0x564424bc7510_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x564424bc3b00;
T_28 ;
    %wait E_0x564424bc3cf0;
    %load/vec4 v0x564424bc42d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %jmp T_28.6;
T_28.0 ;
    %load/vec4 v0x564424bc3e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
T_28.8 ;
    %jmp T_28.6;
T_28.1 ;
    %load/vec4 v0x564424bc3e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
    %jmp T_28.10;
T_28.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
T_28.10 ;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v0x564424bc3e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
    %jmp T_28.12;
T_28.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
T_28.12 ;
    %jmp T_28.6;
T_28.3 ;
    %load/vec4 v0x564424bc3e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.13, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
    %jmp T_28.14;
T_28.13 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
T_28.14 ;
    %jmp T_28.6;
T_28.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
    %jmp T_28.6;
T_28.5 ;
    %load/vec4 v0x564424bc3d50_0;
    %cmpi/u 28, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.15, 5;
    %load/vec4 v0x564424bc3e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.17, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
    %jmp T_28.18;
T_28.17 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
T_28.18 ;
    %jmp T_28.16;
T_28.15 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564424bc40e0_0, 0, 3;
T_28.16 ;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x564424bc3b00;
T_29 ;
    %wait E_0x564424bc3c90;
    %load/vec4 v0x564424bc4210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bc42d0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x564424bc40e0_0;
    %assign/vec4 v0x564424bc42d0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x564424bc3b00;
T_30 ;
    %wait E_0x564424bc3c90;
    %load/vec4 v0x564424bc4210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564424bc3d50_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x564424bc3d50_0;
    %cmpi/u 28, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.2, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564424bc3d50_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x564424bc40e0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x564424bc3d50_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x564424bc3d50_0, 0;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x564424bc3b00;
T_31 ;
    %wait E_0x564424bc3c90;
    %load/vec4 v0x564424bc4210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564424bc4000_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x564424bc40e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %load/vec4 v0x564424bc4000_0;
    %assign/vec4 v0x564424bc4000_0, 0;
    %jmp T_31.8;
T_31.2 ;
    %load/vec4 v0x564424bc4000_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x564424bc4000_0, 0;
    %jmp T_31.8;
T_31.3 ;
    %load/vec4 v0x564424bc4000_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc4000_0, 0;
    %jmp T_31.8;
T_31.4 ;
    %load/vec4 v0x564424bc4000_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x564424bc4000_0, 0;
    %jmp T_31.8;
T_31.5 ;
    %load/vec4 v0x564424bc4000_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc4000_0, 0;
    %jmp T_31.8;
T_31.6 ;
    %load/vec4 v0x564424bc4000_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x564424bc3e50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564424bc4000_0, 0;
    %jmp T_31.8;
T_31.8 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x564424bc3b00;
T_32 ;
    %wait E_0x564424bc3c90;
    %load/vec4 v0x564424bc4210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564424bc3f60_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x564424bc3d50_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x564424bc3d50_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x564424bc3d50_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x564424bc3d50_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x564424bc4000_0;
    %assign/vec4 v0x564424bc3f60_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x564424bc3f60_0;
    %assign/vec4 v0x564424bc3f60_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x564424bc44d0;
T_33 ;
    %wait E_0x564424bc4710;
    %load/vec4 v0x564424bc4ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %jmp T_33.2;
T_33.0 ;
    %load/vec4 v0x564424bc4870_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_33.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564424bc4ba0_0, 0, 1;
    %jmp T_33.4;
T_33.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564424bc4ba0_0, 0, 1;
T_33.4 ;
    %jmp T_33.2;
T_33.1 ;
    %load/vec4 v0x564424bc4770_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_33.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564424bc4ba0_0, 0, 1;
    %jmp T_33.6;
T_33.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564424bc4ba0_0, 0, 1;
T_33.6 ;
    %jmp T_33.2;
T_33.2 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x564424bc44d0;
T_34 ;
    %wait E_0x564424bc46b0;
    %load/vec4 v0x564424bc4c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc4ce0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x564424bc4ba0_0;
    %assign/vec4 v0x564424bc4ce0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x564424bc44d0;
T_35 ;
    %wait E_0x564424bc46b0;
    %load/vec4 v0x564424bc4c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564424bc49d0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x564424bc4ba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v0x564424bc49d0_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x564424bc4870_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564424bc49d0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x564424bc49d0_0;
    %assign/vec4 v0x564424bc49d0_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x564424bc44d0;
T_36 ;
    %wait E_0x564424bc46b0;
    %load/vec4 v0x564424bc4c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564424bc4930_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x564424bc49d0_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564424bc49d0_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48815, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x564424bc49d0_0;
    %assign/vec4 v0x564424bc4930_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x564424bc4930_0;
    %assign/vec4 v0x564424bc4930_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x564424bc44d0;
T_37 ;
    %wait E_0x564424bc46b0;
    %load/vec4 v0x564424bc4c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bc4770_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x564424bc4770_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_37.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bc4770_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x564424bc4ba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_37.4, 4;
    %load/vec4 v0x564424bc4770_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564424bc4770_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bc4770_0, 0;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x564424bc4e30;
T_38 ;
    %wait E_0x564424bc5500;
    %load/vec4 v0x564424bc64f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %load/vec4 v0x564424bc64f0_0;
    %store/vec4 v0x564424bc60a0_0, 0, 3;
    %jmp T_38.6;
T_38.0 ;
    %load/vec4 v0x564424bc5fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564424bc60a0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564424bc5c00_0, 0, 4;
    %jmp T_38.8;
T_38.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc60a0_0, 0, 3;
T_38.8 ;
    %jmp T_38.6;
T_38.1 ;
    %load/vec4 v0x564424bc5e60_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48815, 0, 16;
    %jmp/0xz  T_38.9, 4;
    %load/vec4 v0x564424bc5e60_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x564424bc5c00_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564424bc60a0_0, 0, 3;
    %jmp T_38.10;
T_38.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc60a0_0, 0, 3;
T_38.10 ;
    %jmp T_38.6;
T_38.2 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x564424bc6180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564424bc5c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x564424bc5c00_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48815, 0, 16;
    %store/vec4 v0x564424bc5f20_0, 0, 32;
    %load/vec4 v0x564424bc6180_0;
    %store/vec4 v0x564424bc6260_0, 0, 4;
    %load/vec4 v0x564424bc6180_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_38.11, 5;
    %load/vec4 v0x564424bc6180_0;
    %addi 1, 0, 4;
    %store/vec4 v0x564424bc6180_0, 0, 4;
    %jmp T_38.12;
T_38.11 ;
    %load/vec4 v0x564424bc6180_0;
    %store/vec4 v0x564424bc6180_0, 0, 4;
T_38.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564424bc60a0_0, 0, 3;
    %jmp T_38.6;
T_38.3 ;
    %load/vec4 v0x564424bc5d80_0;
    %cmpi/u 14, 0, 4;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564424bc5e60_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48815, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x564424bc5e60_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x564424bc5c00_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 14, 0, 4;
    %load/vec4 v0x564424bc5d80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564424bc6180_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_38.13, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564424bc60a0_0, 0, 3;
    %jmp T_38.14;
T_38.13 ;
    %load/vec4 v0x564424bc5d80_0;
    %cmpi/u 14, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_38.15, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564424bc60a0_0, 0, 3;
    %jmp T_38.16;
T_38.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564424bc60a0_0, 0, 3;
T_38.16 ;
T_38.14 ;
    %jmp T_38.6;
T_38.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564424bc5f20_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564424bc60a0_0, 0, 3;
    %jmp T_38.6;
T_38.6 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x564424bc4e30;
T_39 ;
    %wait E_0x564424bc5480;
    %load/vec4 v0x564424bc6340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bc64f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564424bc5f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564424bc5c00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564424bc5d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x564424bc6260_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x564424bc6180_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x564424bc64f0_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564424bc5d80_0, 0;
    %load/vec4 v0x564424bc60a0_0;
    %assign/vec4 v0x564424bc64f0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x564424bc64f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %load/vec4 v0x564424bc5d80_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_39.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564424bc5d80_0, 0;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v0x564424bc5d80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x564424bc5d80_0, 0;
    %load/vec4 v0x564424bc60a0_0;
    %assign/vec4 v0x564424bc64f0_0, 0;
T_39.7 ;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x564424bc60a0_0;
    %assign/vec4 v0x564424bc64f0_0, 0;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x564424bc7760;
T_40 ;
    %wait E_0x564424bc7e60;
    %load/vec4 v0x564424bc84a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x564424bc7fc0_0;
    %assign/vec4 v0x564424bc7ec0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x564424bc7ec0_0;
    %assign/vec4 v0x564424bc7ec0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x564424bc7760;
T_41 ;
    %wait E_0x564424bc7e00;
    %load/vec4 v0x564424bc83c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc8280_0, 0, 3;
    %jmp T_41.7;
T_41.0 ;
    %load/vec4 v0x564424bc84a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc8280_0, 0, 3;
    %jmp T_41.9;
T_41.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564424bc8280_0, 0, 3;
T_41.9 ;
    %jmp T_41.7;
T_41.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564424bc8280_0, 0, 3;
    %jmp T_41.7;
T_41.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564424bc8280_0, 0, 3;
    %jmp T_41.7;
T_41.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x564424bc8280_0, 0, 3;
    %jmp T_41.7;
T_41.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564424bc8280_0, 0, 3;
    %jmp T_41.7;
T_41.5 ;
    %load/vec4 v0x564424bc84a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564424bc8280_0, 0, 3;
    %jmp T_41.11;
T_41.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x564424bc8280_0, 0, 3;
T_41.11 ;
    %jmp T_41.7;
T_41.7 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x564424bc7760;
T_42 ;
    %wait E_0x564424bc5480;
    %load/vec4 v0x564424bc8320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bc83c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564424bc8080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x564424bc7ec0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x564424bc8280_0;
    %assign/vec4 v0x564424bc83c0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x564424bc7760;
T_43 ;
    %wait E_0x564424bc7da0;
    %load/vec4 v0x564424bc83c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564424bc8080_0, 0;
    %jmp T_43.5;
T_43.0 ;
    %load/vec4 v0x564424bc7ec0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x564424bc8080_0, 0;
    %jmp T_43.5;
T_43.1 ;
    %load/vec4 v0x564424bc7ec0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x564424bc8080_0, 0;
    %jmp T_43.5;
T_43.2 ;
    %load/vec4 v0x564424bc7ec0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x564424bc8080_0, 0;
    %jmp T_43.5;
T_43.3 ;
    %load/vec4 v0x564424bc7ec0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x564424bc8080_0, 0;
    %jmp T_43.5;
T_43.5 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x564424bc67b0;
T_44 ;
    %wait E_0x564424bc6a20;
    %load/vec4 v0x564424bc6a80_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_44.0, 4;
    %load/vec4 v0x564424bc6b80_0;
    %store/vec4 v0x564424bc6df0_0, 0, 8;
T_44.0 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x564424bc67b0;
T_45 ;
    %wait E_0x564424bc3c90;
    %load/vec4 v0x564424bc6d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564424bc6df0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x564424bc6df0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x564424bc6df0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x564424bc67b0;
T_46 ;
    %wait E_0x564424bc3c90;
    %load/vec4 v0x564424bc6d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564424bc6a80_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x564424bc6a80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564424bc6a80_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x564424bc67b0;
T_47 ;
    %wait E_0x564424bc5440;
    %load/vec4 v0x564424bc6d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564424bc6c60_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x564424bc6df0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x564424bc6c60_0, 0, 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x564424ba2fa0;
T_48 ;
    %vpi_call 2 8 "$dumpfile", "wave_double_top.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564424ba2fa0 {0 0 0};
    %end;
    .thread T_48;
    .scope S_0x564424ba2fa0;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564424bc9ec0_0, 0, 1;
T_49.0 ;
    %delay 5, 0;
    %load/vec4 v0x564424bc9ec0_0;
    %inv;
    %store/vec4 v0x564424bc9ec0_0, 0, 1;
    %jmp T_49.0;
    %end;
    .thread T_49;
    .scope S_0x564424ba2fa0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564424bc9c90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564424bc9c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564424bc9b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564424bc9bf0_0, 0, 1;
    %delay 8000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "double_top_tb.v";
    "double_top.v";
    "../..//top.v";
    "../../self_test/clk_eight_div.v";
    "../../self_test/deserializer.v";
    "../../self_test/eight_to_thirty_two.v";
    "../../self_test/self_test.v";
    "../../self_test/serializer.v";
    "../../self_test/sync_async_reset.v";
    "../../self_test/thirty_two_to_eight.v";
