<stg><name>fc_layer3</name>


<trans_list>

<trans id="1342" from="1" to="2">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="2" to="48">
<condition id="87">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="2" to="3">
<condition id="133">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="3" to="4">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="4" to="5">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="5" to="6">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="6" to="7">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="7" to="8">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="8" to="9">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="9" to="10">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="10" to="11">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="11" to="12">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="12" to="13">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="13" to="14">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="14" to="15">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="15" to="16">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="16" to="17">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="17" to="18">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="18" to="19">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="19" to="20">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="20" to="21">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="21" to="22">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="22" to="23">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="23" to="24">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="24" to="25">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="25" to="26">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="26" to="27">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="27" to="28">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="28" to="29">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="29" to="30">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="30" to="31">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="31" to="32">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="32" to="33">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="33" to="34">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="34" to="35">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="35" to="36">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="36" to="37">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="37" to="38">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="38" to="39">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="39" to="40">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="40" to="41">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="41" to="42">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="42" to="43">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="43" to="44">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="44" to="45">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="45" to="46">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="46" to="47">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="47" to="2">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %input_V_addr = getelementptr [84 x i24]* %input_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_V_addr_1 = getelementptr [84 x i24]* %input_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %input_V_addr_2 = getelementptr [84 x i24]* %input_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_V_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_V_addr_3 = getelementptr [84 x i24]* %input_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_V_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_V_addr_4 = getelementptr [84 x i24]* %input_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_V_addr_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_V_addr_5 = getelementptr [84 x i24]* %input_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_V_addr_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_V_addr_6 = getelementptr [84 x i24]* %input_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_V_addr_6"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %input_V_addr_7 = getelementptr [84 x i24]* %input_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_V_addr_7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %input_V_addr_8 = getelementptr [84 x i24]* %input_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_V_addr_8"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %input_V_addr_9 = getelementptr [84 x i24]* %input_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_V_addr_9"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %input_V_addr_10 = getelementptr [84 x i24]* %input_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_V_addr_10"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %input_V_addr_11 = getelementptr [84 x i24]* %input_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_V_addr_11"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %input_V_addr_12 = getelementptr [84 x i24]* %input_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_V_addr_12"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_V_addr_13 = getelementptr [84 x i24]* %input_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_V_addr_13"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %input_V_addr_14 = getelementptr [84 x i24]* %input_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_V_addr_14"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_V_addr_15 = getelementptr [84 x i24]* %input_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_V_addr_15"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_V_addr_16 = getelementptr [84 x i24]* %input_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_V_addr_16"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_V_addr_17 = getelementptr [84 x i24]* %input_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_V_addr_17"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %input_V_addr_18 = getelementptr [84 x i24]* %input_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_V_addr_18"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_V_addr_19 = getelementptr [84 x i24]* %input_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_V_addr_19"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %input_V_addr_20 = getelementptr [84 x i24]* %input_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_V_addr_20"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %input_V_addr_21 = getelementptr [84 x i24]* %input_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_V_addr_21"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %input_V_addr_22 = getelementptr [84 x i24]* %input_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_V_addr_22"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_V_addr_23 = getelementptr [84 x i24]* %input_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_V_addr_23"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %input_V_addr_24 = getelementptr [84 x i24]* %input_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_V_addr_24"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_V_addr_25 = getelementptr [84 x i24]* %input_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_V_addr_25"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %input_V_addr_26 = getelementptr [84 x i24]* %input_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_V_addr_26"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %input_V_addr_27 = getelementptr [84 x i24]* %input_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_V_addr_27"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %input_V_addr_28 = getelementptr [84 x i24]* %input_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_V_addr_28"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %input_V_addr_29 = getelementptr [84 x i24]* %input_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_V_addr_29"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %input_V_addr_30 = getelementptr [84 x i24]* %input_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_V_addr_30"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %input_V_addr_31 = getelementptr [84 x i24]* %input_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_V_addr_31"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %input_V_addr_32 = getelementptr [84 x i24]* %input_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="input_V_addr_32"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %input_V_addr_33 = getelementptr [84 x i24]* %input_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="input_V_addr_33"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %input_V_addr_34 = getelementptr [84 x i24]* %input_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="input_V_addr_34"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %input_V_addr_35 = getelementptr [84 x i24]* %input_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="input_V_addr_35"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %input_V_addr_36 = getelementptr [84 x i24]* %input_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="input_V_addr_36"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %input_V_addr_37 = getelementptr [84 x i24]* %input_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="input_V_addr_37"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %input_V_addr_38 = getelementptr [84 x i24]* %input_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="input_V_addr_38"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %input_V_addr_39 = getelementptr [84 x i24]* %input_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="input_V_addr_39"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %input_V_addr_40 = getelementptr [84 x i24]* %input_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="input_V_addr_40"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %input_V_addr_41 = getelementptr [84 x i24]* %input_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="input_V_addr_41"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %input_V_addr_42 = getelementptr [84 x i24]* %input_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="input_V_addr_42"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %input_V_addr_43 = getelementptr [84 x i24]* %input_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="input_V_addr_43"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %input_V_addr_44 = getelementptr [84 x i24]* %input_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="input_V_addr_44"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %input_V_addr_45 = getelementptr [84 x i24]* %input_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="input_V_addr_45"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %input_V_addr_46 = getelementptr [84 x i24]* %input_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="input_V_addr_46"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %input_V_addr_47 = getelementptr [84 x i24]* %input_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="input_V_addr_47"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %input_V_addr_48 = getelementptr [84 x i24]* %input_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="input_V_addr_48"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %input_V_addr_49 = getelementptr [84 x i24]* %input_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="input_V_addr_49"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %input_V_addr_50 = getelementptr [84 x i24]* %input_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="input_V_addr_50"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %input_V_addr_51 = getelementptr [84 x i24]* %input_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="input_V_addr_51"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %input_V_addr_52 = getelementptr [84 x i24]* %input_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="input_V_addr_52"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %input_V_addr_53 = getelementptr [84 x i24]* %input_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="input_V_addr_53"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %input_V_addr_54 = getelementptr [84 x i24]* %input_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="input_V_addr_54"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %input_V_addr_55 = getelementptr [84 x i24]* %input_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="input_V_addr_55"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %input_V_addr_56 = getelementptr [84 x i24]* %input_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="input_V_addr_56"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %input_V_addr_57 = getelementptr [84 x i24]* %input_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="input_V_addr_57"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %input_V_addr_58 = getelementptr [84 x i24]* %input_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="input_V_addr_58"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %input_V_addr_59 = getelementptr [84 x i24]* %input_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="input_V_addr_59"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %input_V_addr_60 = getelementptr [84 x i24]* %input_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="input_V_addr_60"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %input_V_addr_61 = getelementptr [84 x i24]* %input_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="input_V_addr_61"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %input_V_addr_62 = getelementptr [84 x i24]* %input_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="input_V_addr_62"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %input_V_addr_63 = getelementptr [84 x i24]* %input_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="input_V_addr_63"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %input_V_addr_64 = getelementptr [84 x i24]* %input_V, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="input_V_addr_64"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %input_V_addr_65 = getelementptr [84 x i24]* %input_V, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="input_V_addr_65"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %input_V_addr_66 = getelementptr [84 x i24]* %input_V, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="input_V_addr_66"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %input_V_addr_67 = getelementptr [84 x i24]* %input_V, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="input_V_addr_67"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %input_V_addr_68 = getelementptr [84 x i24]* %input_V, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="input_V_addr_68"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %input_V_addr_69 = getelementptr [84 x i24]* %input_V, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="input_V_addr_69"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %input_V_addr_70 = getelementptr [84 x i24]* %input_V, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="input_V_addr_70"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %input_V_addr_71 = getelementptr [84 x i24]* %input_V, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="input_V_addr_71"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %input_V_addr_72 = getelementptr [84 x i24]* %input_V, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="input_V_addr_72"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %input_V_addr_73 = getelementptr [84 x i24]* %input_V, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="input_V_addr_73"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %input_V_addr_74 = getelementptr [84 x i24]* %input_V, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="input_V_addr_74"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %input_V_addr_75 = getelementptr [84 x i24]* %input_V, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="input_V_addr_75"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %input_V_addr_76 = getelementptr [84 x i24]* %input_V, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="input_V_addr_76"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %input_V_addr_77 = getelementptr [84 x i24]* %input_V, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="input_V_addr_77"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %input_V_addr_78 = getelementptr [84 x i24]* %input_V, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="input_V_addr_78"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %input_V_addr_79 = getelementptr [84 x i24]* %input_V, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="input_V_addr_79"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %input_V_addr_80 = getelementptr [84 x i24]* %input_V, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="input_V_addr_80"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %input_V_addr_81 = getelementptr [84 x i24]* %input_V, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="input_V_addr_81"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %input_V_addr_82 = getelementptr [84 x i24]* %input_V, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="input_V_addr_82"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %input_V_addr_83 = getelementptr [84 x i24]* %input_V, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="input_V_addr_83"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:84  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond5 = icmp eq i4 %i, -6

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %i_4 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond5, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="4">
<![CDATA[
:7  %tmp_cast4_cast1 = zext i4 %i to i5

]]></Node>
<StgValue><ssdm name="tmp_cast4_cast1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %fc_layer3_weights_V_s = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_s"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:12  %tmp_s = add i5 %tmp_cast4_cast1, 10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="5">
<![CDATA[
:13  %tmp_248_cast = zext i5 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %fc_layer3_weights_V_1 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_248_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="20" op_0_bw="10">
<![CDATA[
:274  %fc_layer3_weights_V_84 = load i20* %fc_layer3_weights_V_s, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_84"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="7">
<![CDATA[
:276  %input_V_load = load i24* %input_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="20" op_0_bw="10">
<![CDATA[
:280  %fc_layer3_weights_V_85 = load i20* %fc_layer3_weights_V_1, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_85"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="7">
<![CDATA[
:282  %input_V_load_1 = load i24* %input_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="4">
<![CDATA[
:8  %tmp_cast4_cast2 = zext i4 %i to i6

]]></Node>
<StgValue><ssdm name="tmp_cast4_cast2"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:15  %tmp_230 = add i5 %tmp_cast4_cast1, -12

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="5">
<![CDATA[
:16  %tmp_249_cast = zext i5 %tmp_230 to i64

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %fc_layer3_weights_V_2 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:18  %tmp_231 = add i6 %tmp_cast4_cast2, 30

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="6">
<![CDATA[
:19  %tmp_250_cast = zext i6 %tmp_231 to i64

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %fc_layer3_weights_V_3 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="20" op_0_bw="10">
<![CDATA[
:274  %fc_layer3_weights_V_84 = load i20* %fc_layer3_weights_V_s, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_84"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="7">
<![CDATA[
:276  %input_V_load = load i24* %input_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="20" op_0_bw="10">
<![CDATA[
:280  %fc_layer3_weights_V_85 = load i20* %fc_layer3_weights_V_1, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_85"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="7">
<![CDATA[
:282  %input_V_load_1 = load i24* %input_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_1"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="20" op_0_bw="10">
<![CDATA[
:289  %fc_layer3_weights_V_86 = load i20* %fc_layer3_weights_V_2, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_86"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="7">
<![CDATA[
:291  %input_V_load_2 = load i24* %input_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="20" op_0_bw="10">
<![CDATA[
:298  %fc_layer3_weights_V_87 = load i20* %fc_layer3_weights_V_3, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_87"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="7">
<![CDATA[
:300  %input_V_load_3 = load i24* %input_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="163" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:21  %tmp_232 = add i6 %tmp_cast4_cast2, -24

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="6">
<![CDATA[
:22  %tmp_251_cast = zext i6 %tmp_232 to i64

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %fc_layer3_weights_V_4 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_4"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %tmp_233 = add i5 %tmp_cast4_cast1, -14

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="5">
<![CDATA[
:25  %tmp_252_cast1 = sext i5 %tmp_233 to i6

]]></Node>
<StgValue><ssdm name="tmp_252_cast1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="6">
<![CDATA[
:26  %tmp_252_cast = zext i6 %tmp_252_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %fc_layer3_weights_V_5 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_5"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="43" op_0_bw="20">
<![CDATA[
:275  %OP1_V_cast = sext i20 %fc_layer3_weights_V_84 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="43" op_0_bw="24">
<![CDATA[
:277  %OP2_V_cast = sext i24 %input_V_load to i43

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:278  %p_Val2_4 = mul i43 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="23" op_0_bw="23" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
:279  %tmp_2 = call i23 @_ssdm_op_PartSelect.i23.i43.i32.i32(i43 %p_Val2_4, i32 20, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="43" op_0_bw="20">
<![CDATA[
:281  %OP1_V_1_cast = sext i20 %fc_layer3_weights_V_85 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_1_cast"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="43" op_0_bw="24">
<![CDATA[
:283  %OP2_V_1_cast = sext i24 %input_V_load_1 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:284  %p_Val2_4_1 = mul i43 %OP1_V_1_cast, %OP2_V_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="20" op_0_bw="10">
<![CDATA[
:289  %fc_layer3_weights_V_86 = load i20* %fc_layer3_weights_V_2, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_86"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="7">
<![CDATA[
:291  %input_V_load_2 = load i24* %input_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_2"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="20" op_0_bw="10">
<![CDATA[
:298  %fc_layer3_weights_V_87 = load i20* %fc_layer3_weights_V_3, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_87"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="7">
<![CDATA[
:300  %input_V_load_3 = load i24* %input_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_3"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="20" op_0_bw="10">
<![CDATA[
:307  %fc_layer3_weights_V_88 = load i20* %fc_layer3_weights_V_4, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_88"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="7">
<![CDATA[
:309  %input_V_load_4 = load i24* %input_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="20" op_0_bw="10">
<![CDATA[
:316  %fc_layer3_weights_V_89 = load i20* %fc_layer3_weights_V_5, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_89"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="7">
<![CDATA[
:318  %input_V_load_5 = load i24* %input_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="4">
<![CDATA[
:9  %tmp_cast4_cast3 = zext i4 %i to i7

]]></Node>
<StgValue><ssdm name="tmp_cast4_cast3"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:28  %tmp_234 = add i7 %tmp_cast4_cast3, 60

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="7">
<![CDATA[
:29  %tmp_253_cast = zext i7 %tmp_234 to i64

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %fc_layer3_weights_V_6 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_6"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:31  %tmp_235 = add i7 %tmp_cast4_cast3, -58

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="7">
<![CDATA[
:32  %tmp_254_cast = zext i7 %tmp_235 to i64

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %fc_layer3_weights_V_7 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_7"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="43" op_0_bw="43" op_1_bw="23" op_2_bw="20">
<![CDATA[
:285  %tmp_311 = call i43 @_ssdm_op_BitConcatenate.i43.i23.i20(i23 %tmp_2, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="44" op_0_bw="43">
<![CDATA[
:286  %tmp_37_1 = sext i43 %tmp_311 to i44

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="44" op_0_bw="43">
<![CDATA[
:287  %tmp_3810_1_cast = sext i43 %p_Val2_4_1 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_1_cast"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:288  %p_Val2_5_1 = add i44 %tmp_37_1, %tmp_3810_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_1"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="43" op_0_bw="20">
<![CDATA[
:290  %OP1_V_2_cast = sext i20 %fc_layer3_weights_V_86 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_2_cast"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="43" op_0_bw="24">
<![CDATA[
:292  %OP2_V_2_cast = sext i24 %input_V_load_2 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:293  %p_Val2_4_2 = mul i43 %OP1_V_2_cast, %OP2_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_2"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:294  %tmp_312 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_1, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="43" op_0_bw="20">
<![CDATA[
:299  %OP1_V_3_cast = sext i20 %fc_layer3_weights_V_87 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="43" op_0_bw="24">
<![CDATA[
:301  %OP2_V_3_cast = sext i24 %input_V_load_3 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:302  %p_Val2_4_3 = mul i43 %OP1_V_3_cast, %OP2_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_3"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="20" op_0_bw="10">
<![CDATA[
:307  %fc_layer3_weights_V_88 = load i20* %fc_layer3_weights_V_4, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_88"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="7">
<![CDATA[
:309  %input_V_load_4 = load i24* %input_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_4"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="20" op_0_bw="10">
<![CDATA[
:316  %fc_layer3_weights_V_89 = load i20* %fc_layer3_weights_V_5, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_89"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="7">
<![CDATA[
:318  %input_V_load_5 = load i24* %input_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_5"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="20" op_0_bw="10">
<![CDATA[
:325  %fc_layer3_weights_V_90 = load i20* %fc_layer3_weights_V_6, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_90"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="7">
<![CDATA[
:327  %input_V_load_6 = load i24* %input_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="20" op_0_bw="10">
<![CDATA[
:334  %fc_layer3_weights_V_91 = load i20* %fc_layer3_weights_V_7, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_91"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="7">
<![CDATA[
:336  %input_V_load_7 = load i24* %input_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:34  %tmp_236 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 5, i4 %i)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %fc_layer3_weights_V_8 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_236

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_8"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:36  %tmp_237 = add i7 %tmp_cast4_cast3, -38

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="7">
<![CDATA[
:37  %tmp_256_cast = zext i7 %tmp_237 to i64

]]></Node>
<StgValue><ssdm name="tmp_256_cast"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %fc_layer3_weights_V_9 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_9"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:295  %tmp_37_2 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_312, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="44" op_0_bw="43">
<![CDATA[
:296  %tmp_3810_2_cast = sext i43 %p_Val2_4_2 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_2_cast"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:297  %p_Val2_5_2 = add i44 %tmp_37_2, %tmp_3810_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_2"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:303  %tmp_313 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_2, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:304  %tmp_37_3 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_313, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="44" op_0_bw="43">
<![CDATA[
:305  %tmp_3810_3_cast = sext i43 %p_Val2_4_3 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_3_cast"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:306  %p_Val2_5_3 = add i44 %tmp_37_3, %tmp_3810_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_3"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="43" op_0_bw="20">
<![CDATA[
:308  %OP1_V_4_cast = sext i20 %fc_layer3_weights_V_88 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_4_cast"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="43" op_0_bw="24">
<![CDATA[
:310  %OP2_V_4_cast = sext i24 %input_V_load_4 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_4_cast"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:311  %p_Val2_4_4 = mul i43 %OP1_V_4_cast, %OP2_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_4"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:312  %tmp_314 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_3, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="43" op_0_bw="20">
<![CDATA[
:317  %OP1_V_5_cast = sext i20 %fc_layer3_weights_V_89 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="43" op_0_bw="24">
<![CDATA[
:319  %OP2_V_5_cast = sext i24 %input_V_load_5 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_5_cast"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:320  %p_Val2_4_5 = mul i43 %OP1_V_5_cast, %OP2_V_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_5"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="20" op_0_bw="10">
<![CDATA[
:325  %fc_layer3_weights_V_90 = load i20* %fc_layer3_weights_V_6, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_90"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="7">
<![CDATA[
:327  %input_V_load_6 = load i24* %input_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_6"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="20" op_0_bw="10">
<![CDATA[
:334  %fc_layer3_weights_V_91 = load i20* %fc_layer3_weights_V_7, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_91"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="7">
<![CDATA[
:336  %input_V_load_7 = load i24* %input_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_7"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="20" op_0_bw="10">
<![CDATA[
:343  %fc_layer3_weights_V_92 = load i20* %fc_layer3_weights_V_8, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_92"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="7">
<![CDATA[
:345  %input_V_load_8 = load i24* %input_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_8"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="20" op_0_bw="10">
<![CDATA[
:352  %fc_layer3_weights_V_93 = load i20* %fc_layer3_weights_V_9, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_93"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="7">
<![CDATA[
:354  %input_V_load_9 = load i24* %input_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="238" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:39  %tmp_238 = add i6 %tmp_cast4_cast2, -28

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="6">
<![CDATA[
:40  %tmp_257_cast1 = sext i6 %tmp_238 to i7

]]></Node>
<StgValue><ssdm name="tmp_257_cast1"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="7">
<![CDATA[
:41  %tmp_257_cast = zext i7 %tmp_257_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_257_cast"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %fc_layer3_weights_V_10 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_10"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:43  %tmp_239 = add i6 %tmp_cast4_cast2, -18

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="6">
<![CDATA[
:44  %tmp_258_cast1 = sext i6 %tmp_239 to i7

]]></Node>
<StgValue><ssdm name="tmp_258_cast1"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="7">
<![CDATA[
:45  %tmp_258_cast = zext i7 %tmp_258_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_258_cast"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %fc_layer3_weights_V_11 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_11"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:313  %tmp_37_4 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_314, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="44" op_0_bw="43">
<![CDATA[
:314  %tmp_3810_4_cast = sext i43 %p_Val2_4_4 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_4_cast"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:315  %p_Val2_5_4 = add i44 %tmp_37_4, %tmp_3810_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_4"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:321  %tmp_315 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_4, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:322  %tmp_37_5 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_315, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="44" op_0_bw="43">
<![CDATA[
:323  %tmp_3810_5_cast = sext i43 %p_Val2_4_5 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_5_cast"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:324  %p_Val2_5_5 = add i44 %tmp_37_5, %tmp_3810_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_5"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="43" op_0_bw="20">
<![CDATA[
:326  %OP1_V_6_cast = sext i20 %fc_layer3_weights_V_90 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_6_cast"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="43" op_0_bw="24">
<![CDATA[
:328  %OP2_V_6_cast = sext i24 %input_V_load_6 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_6_cast"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:329  %p_Val2_4_6 = mul i43 %OP1_V_6_cast, %OP2_V_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_6"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:330  %tmp_316 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_5, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="43" op_0_bw="20">
<![CDATA[
:335  %OP1_V_7_cast = sext i20 %fc_layer3_weights_V_91 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="43" op_0_bw="24">
<![CDATA[
:337  %OP2_V_7_cast = sext i24 %input_V_load_7 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_7_cast"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:338  %p_Val2_4_7 = mul i43 %OP1_V_7_cast, %OP2_V_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_7"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="20" op_0_bw="10">
<![CDATA[
:343  %fc_layer3_weights_V_92 = load i20* %fc_layer3_weights_V_8, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_92"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="7">
<![CDATA[
:345  %input_V_load_8 = load i24* %input_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_8"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="20" op_0_bw="10">
<![CDATA[
:352  %fc_layer3_weights_V_93 = load i20* %fc_layer3_weights_V_9, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_93"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="7">
<![CDATA[
:354  %input_V_load_9 = load i24* %input_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_9"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="20" op_0_bw="10">
<![CDATA[
:361  %fc_layer3_weights_V_94 = load i20* %fc_layer3_weights_V_10, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_94"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="7">
<![CDATA[
:363  %input_V_load_10 = load i24* %input_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_10"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="20" op_0_bw="10">
<![CDATA[
:370  %fc_layer3_weights_V_95 = load i20* %fc_layer3_weights_V_11, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_95"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="7">
<![CDATA[
:372  %input_V_load_11 = load i24* %input_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="4">
<![CDATA[
:10  %tmp_cast4_cast = zext i4 %i to i8

]]></Node>
<StgValue><ssdm name="tmp_cast4_cast"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:47  %tmp_240 = add i8 %tmp_cast4_cast, 120

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
:48  %tmp_259_cast = zext i8 %tmp_240 to i64

]]></Node>
<StgValue><ssdm name="tmp_259_cast"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %fc_layer3_weights_V_12 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_12"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:50  %tmp_241 = add i8 %tmp_cast4_cast, -126

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="8">
<![CDATA[
:51  %tmp_260_cast = zext i8 %tmp_241 to i64

]]></Node>
<StgValue><ssdm name="tmp_260_cast"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %fc_layer3_weights_V_13 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_13"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:331  %tmp_37_6 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_316, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="44" op_0_bw="43">
<![CDATA[
:332  %tmp_3810_6_cast = sext i43 %p_Val2_4_6 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_6_cast"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:333  %p_Val2_5_6 = add i44 %tmp_37_6, %tmp_3810_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_6"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:339  %tmp_317 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_6, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:340  %tmp_37_7 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_317, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="44" op_0_bw="43">
<![CDATA[
:341  %tmp_3810_7_cast = sext i43 %p_Val2_4_7 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_7_cast"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:342  %p_Val2_5_7 = add i44 %tmp_37_7, %tmp_3810_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_7"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="43" op_0_bw="20">
<![CDATA[
:344  %OP1_V_8_cast = sext i20 %fc_layer3_weights_V_92 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_8_cast"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="43" op_0_bw="24">
<![CDATA[
:346  %OP2_V_8_cast = sext i24 %input_V_load_8 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_8_cast"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:347  %p_Val2_4_8 = mul i43 %OP1_V_8_cast, %OP2_V_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_8"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:348  %tmp_318 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_7, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="43" op_0_bw="20">
<![CDATA[
:353  %OP1_V_9_cast = sext i20 %fc_layer3_weights_V_93 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="43" op_0_bw="24">
<![CDATA[
:355  %OP2_V_9_cast = sext i24 %input_V_load_9 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_9_cast"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:356  %p_Val2_4_9 = mul i43 %OP1_V_9_cast, %OP2_V_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_9"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="20" op_0_bw="10">
<![CDATA[
:361  %fc_layer3_weights_V_94 = load i20* %fc_layer3_weights_V_10, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_94"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="24" op_0_bw="7">
<![CDATA[
:363  %input_V_load_10 = load i24* %input_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_10"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="20" op_0_bw="10">
<![CDATA[
:370  %fc_layer3_weights_V_95 = load i20* %fc_layer3_weights_V_11, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_95"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="7">
<![CDATA[
:372  %input_V_load_11 = load i24* %input_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_11"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="20" op_0_bw="10">
<![CDATA[
:379  %fc_layer3_weights_V_96 = load i20* %fc_layer3_weights_V_12, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_96"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="24" op_0_bw="7">
<![CDATA[
:381  %input_V_load_12 = load i24* %input_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_12"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="20" op_0_bw="10">
<![CDATA[
:388  %fc_layer3_weights_V_97 = load i20* %fc_layer3_weights_V_13, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_97"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="7">
<![CDATA[
:390  %input_V_load_13 = load i24* %input_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="297" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53  %tmp_242 = add i8 %tmp_cast4_cast, -116

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="8">
<![CDATA[
:54  %tmp_261_cast = zext i8 %tmp_242 to i64

]]></Node>
<StgValue><ssdm name="tmp_261_cast"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %fc_layer3_weights_V_14 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_14"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:56  %tmp_243 = add i8 %tmp_cast4_cast, -106

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
:57  %tmp_262_cast = zext i8 %tmp_243 to i64

]]></Node>
<StgValue><ssdm name="tmp_262_cast"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %fc_layer3_weights_V_15 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_15"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:349  %tmp_37_8 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_318, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="44" op_0_bw="43">
<![CDATA[
:350  %tmp_3810_8_cast = sext i43 %p_Val2_4_8 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_8_cast"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:351  %p_Val2_5_8 = add i44 %tmp_37_8, %tmp_3810_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_8"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:357  %tmp_319 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_8, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:358  %tmp_37_9 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_319, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="44" op_0_bw="43">
<![CDATA[
:359  %tmp_3810_9_cast = sext i43 %p_Val2_4_9 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_9_cast"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:360  %p_Val2_5_9 = add i44 %tmp_37_9, %tmp_3810_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_9"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="43" op_0_bw="20">
<![CDATA[
:362  %OP1_V_cast_24 = sext i20 %fc_layer3_weights_V_94 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_cast_24"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="43" op_0_bw="24">
<![CDATA[
:364  %OP2_V_cast_25 = sext i24 %input_V_load_10 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_cast_25"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:365  %p_Val2_4_s = mul i43 %OP1_V_cast_24, %OP2_V_cast_25

]]></Node>
<StgValue><ssdm name="p_Val2_4_s"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:366  %tmp_320 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_9, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="43" op_0_bw="20">
<![CDATA[
:371  %OP1_V_10_cast = sext i20 %fc_layer3_weights_V_95 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_10_cast"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="43" op_0_bw="24">
<![CDATA[
:373  %OP2_V_10_cast = sext i24 %input_V_load_11 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_10_cast"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:374  %p_Val2_4_10 = mul i43 %OP1_V_10_cast, %OP2_V_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_10"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="20" op_0_bw="10">
<![CDATA[
:379  %fc_layer3_weights_V_96 = load i20* %fc_layer3_weights_V_12, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_96"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="24" op_0_bw="7">
<![CDATA[
:381  %input_V_load_12 = load i24* %input_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_12"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="20" op_0_bw="10">
<![CDATA[
:388  %fc_layer3_weights_V_97 = load i20* %fc_layer3_weights_V_13, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_97"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="7">
<![CDATA[
:390  %input_V_load_13 = load i24* %input_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_13"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="20" op_0_bw="10">
<![CDATA[
:397  %fc_layer3_weights_V_98 = load i20* %fc_layer3_weights_V_14, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_98"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="7">
<![CDATA[
:399  %input_V_load_14 = load i24* %input_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_14"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="20" op_0_bw="10">
<![CDATA[
:406  %fc_layer3_weights_V_99 = load i20* %fc_layer3_weights_V_15, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_99"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="7">
<![CDATA[
:408  %input_V_load_15 = load i24* %input_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:59  %tmp_244 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 10, i4 %i)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %fc_layer3_weights_V_16 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_244

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_16"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:61  %tmp_245 = add i8 %tmp_cast4_cast, -86

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="8">
<![CDATA[
:62  %tmp_264_cast = zext i8 %tmp_245 to i64

]]></Node>
<StgValue><ssdm name="tmp_264_cast"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %fc_layer3_weights_V_17 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_17"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:367  %tmp_37_s = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_320, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="44" op_0_bw="43">
<![CDATA[
:368  %tmp_3810_cast = sext i43 %p_Val2_4_s to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_cast"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:369  %p_Val2_5_s = add i44 %tmp_37_s, %tmp_3810_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_s"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:375  %tmp_321 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_s, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:376  %tmp_37_10 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_321, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="44" op_0_bw="43">
<![CDATA[
:377  %tmp_3810_10_cast = sext i43 %p_Val2_4_10 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_10_cast"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:378  %p_Val2_5_10 = add i44 %tmp_37_10, %tmp_3810_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_10"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="43" op_0_bw="20">
<![CDATA[
:380  %OP1_V_11_cast = sext i20 %fc_layer3_weights_V_96 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_11_cast"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="43" op_0_bw="24">
<![CDATA[
:382  %OP2_V_11_cast = sext i24 %input_V_load_12 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_11_cast"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:383  %p_Val2_4_11 = mul i43 %OP1_V_11_cast, %OP2_V_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_11"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:384  %tmp_322 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_10, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="43" op_0_bw="20">
<![CDATA[
:389  %OP1_V_12_cast = sext i20 %fc_layer3_weights_V_97 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_12_cast"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="43" op_0_bw="24">
<![CDATA[
:391  %OP2_V_12_cast = sext i24 %input_V_load_13 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_12_cast"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:392  %p_Val2_4_12 = mul i43 %OP1_V_12_cast, %OP2_V_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_12"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="20" op_0_bw="10">
<![CDATA[
:397  %fc_layer3_weights_V_98 = load i20* %fc_layer3_weights_V_14, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_98"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="7">
<![CDATA[
:399  %input_V_load_14 = load i24* %input_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_14"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="20" op_0_bw="10">
<![CDATA[
:406  %fc_layer3_weights_V_99 = load i20* %fc_layer3_weights_V_15, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_99"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="7">
<![CDATA[
:408  %input_V_load_15 = load i24* %input_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_15"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="20" op_0_bw="10">
<![CDATA[
:415  %fc_layer3_weights_V_100 = load i20* %fc_layer3_weights_V_16, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_100"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="7">
<![CDATA[
:417  %input_V_load_16 = load i24* %input_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_16"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="20" op_0_bw="10">
<![CDATA[
:424  %fc_layer3_weights_V_101 = load i20* %fc_layer3_weights_V_17, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_101"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="7">
<![CDATA[
:426  %input_V_load_17 = load i24* %input_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="352" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:64  %tmp_246 = add i8 %tmp_cast4_cast, -76

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="8">
<![CDATA[
:65  %tmp_265_cast = zext i8 %tmp_246 to i64

]]></Node>
<StgValue><ssdm name="tmp_265_cast"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %fc_layer3_weights_V_18 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_18"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:67  %tmp_247 = add i8 %tmp_cast4_cast, -66

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="8">
<![CDATA[
:68  %tmp_266_cast = zext i8 %tmp_247 to i64

]]></Node>
<StgValue><ssdm name="tmp_266_cast"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %fc_layer3_weights_V_19 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_19"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:385  %tmp_37_11 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_322, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="44" op_0_bw="43">
<![CDATA[
:386  %tmp_3810_11_cast = sext i43 %p_Val2_4_11 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_11_cast"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:387  %p_Val2_5_11 = add i44 %tmp_37_11, %tmp_3810_11_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_11"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:393  %tmp_323 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_11, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:394  %tmp_37_12 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_323, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="44" op_0_bw="43">
<![CDATA[
:395  %tmp_3810_12_cast = sext i43 %p_Val2_4_12 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_12_cast"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:396  %p_Val2_5_12 = add i44 %tmp_37_12, %tmp_3810_12_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_12"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="43" op_0_bw="20">
<![CDATA[
:398  %OP1_V_13_cast = sext i20 %fc_layer3_weights_V_98 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_13_cast"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="43" op_0_bw="24">
<![CDATA[
:400  %OP2_V_13_cast = sext i24 %input_V_load_14 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_13_cast"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:401  %p_Val2_4_13 = mul i43 %OP1_V_13_cast, %OP2_V_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_13"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:402  %tmp_324 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_12, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="43" op_0_bw="20">
<![CDATA[
:407  %OP1_V_14_cast = sext i20 %fc_layer3_weights_V_99 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_14_cast"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="43" op_0_bw="24">
<![CDATA[
:409  %OP2_V_14_cast = sext i24 %input_V_load_15 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_14_cast"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:410  %p_Val2_4_14 = mul i43 %OP1_V_14_cast, %OP2_V_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_14"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="20" op_0_bw="10">
<![CDATA[
:415  %fc_layer3_weights_V_100 = load i20* %fc_layer3_weights_V_16, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_100"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="7">
<![CDATA[
:417  %input_V_load_16 = load i24* %input_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_16"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="20" op_0_bw="10">
<![CDATA[
:424  %fc_layer3_weights_V_101 = load i20* %fc_layer3_weights_V_17, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_101"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="7">
<![CDATA[
:426  %input_V_load_17 = load i24* %input_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_17"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="20" op_0_bw="10">
<![CDATA[
:433  %fc_layer3_weights_V_102 = load i20* %fc_layer3_weights_V_18, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_102"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="24" op_0_bw="7">
<![CDATA[
:435  %input_V_load_18 = load i24* %input_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_18"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="20" op_0_bw="10">
<![CDATA[
:442  %fc_layer3_weights_V_103 = load i20* %fc_layer3_weights_V_19, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_103"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="7">
<![CDATA[
:444  %input_V_load_19 = load i24* %input_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="380" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:70  %tmp_248 = add i7 %tmp_cast4_cast3, -56

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="7">
<![CDATA[
:71  %tmp_267_cast1 = sext i7 %tmp_248 to i8

]]></Node>
<StgValue><ssdm name="tmp_267_cast1"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="8">
<![CDATA[
:72  %tmp_267_cast = zext i8 %tmp_267_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_267_cast"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %fc_layer3_weights_V_20 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_20"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:74  %tmp_249 = add i7 %tmp_cast4_cast3, -46

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="7">
<![CDATA[
:75  %tmp_268_cast1 = sext i7 %tmp_249 to i8

]]></Node>
<StgValue><ssdm name="tmp_268_cast1"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="8">
<![CDATA[
:76  %tmp_268_cast = zext i8 %tmp_268_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_268_cast"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %fc_layer3_weights_V_21 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_21"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:403  %tmp_37_13 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_324, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="44" op_0_bw="43">
<![CDATA[
:404  %tmp_3810_13_cast = sext i43 %p_Val2_4_13 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_13_cast"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:405  %p_Val2_5_13 = add i44 %tmp_37_13, %tmp_3810_13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_13"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:411  %tmp_325 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_13, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:412  %tmp_37_14 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_325, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="44" op_0_bw="43">
<![CDATA[
:413  %tmp_3810_14_cast = sext i43 %p_Val2_4_14 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_14_cast"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:414  %p_Val2_5_14 = add i44 %tmp_37_14, %tmp_3810_14_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_14"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="43" op_0_bw="20">
<![CDATA[
:416  %OP1_V_15_cast = sext i20 %fc_layer3_weights_V_100 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_15_cast"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="43" op_0_bw="24">
<![CDATA[
:418  %OP2_V_15_cast = sext i24 %input_V_load_16 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_15_cast"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:419  %p_Val2_4_15 = mul i43 %OP1_V_15_cast, %OP2_V_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_15"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:420  %tmp_326 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_14, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="43" op_0_bw="20">
<![CDATA[
:425  %OP1_V_16_cast = sext i20 %fc_layer3_weights_V_101 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_16_cast"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="43" op_0_bw="24">
<![CDATA[
:427  %OP2_V_16_cast = sext i24 %input_V_load_17 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_16_cast"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:428  %p_Val2_4_16 = mul i43 %OP1_V_16_cast, %OP2_V_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_16"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="20" op_0_bw="10">
<![CDATA[
:433  %fc_layer3_weights_V_102 = load i20* %fc_layer3_weights_V_18, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_102"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="24" op_0_bw="7">
<![CDATA[
:435  %input_V_load_18 = load i24* %input_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_18"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="20" op_0_bw="10">
<![CDATA[
:442  %fc_layer3_weights_V_103 = load i20* %fc_layer3_weights_V_19, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_103"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="7">
<![CDATA[
:444  %input_V_load_19 = load i24* %input_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_19"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="20" op_0_bw="10">
<![CDATA[
:451  %fc_layer3_weights_V_104 = load i20* %fc_layer3_weights_V_20, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_104"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="7">
<![CDATA[
:453  %input_V_load_20 = load i24* %input_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_20"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="20" op_0_bw="10">
<![CDATA[
:460  %fc_layer3_weights_V_105 = load i20* %fc_layer3_weights_V_21, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_105"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="24" op_0_bw="7">
<![CDATA[
:462  %input_V_load_21 = load i24* %input_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="410" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:78  %tmp_250 = add i7 %tmp_cast4_cast3, -36

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="7">
<![CDATA[
:79  %tmp_269_cast1 = sext i7 %tmp_250 to i8

]]></Node>
<StgValue><ssdm name="tmp_269_cast1"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="8">
<![CDATA[
:80  %tmp_269_cast = zext i8 %tmp_269_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_269_cast"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %fc_layer3_weights_V_22 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_22"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:82  %tmp_251 = add i6 %tmp_cast4_cast2, -26

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="6">
<![CDATA[
:83  %tmp_270_cast1 = sext i6 %tmp_251 to i8

]]></Node>
<StgValue><ssdm name="tmp_270_cast1"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="8">
<![CDATA[
:84  %tmp_270_cast = zext i8 %tmp_270_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_270_cast"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %fc_layer3_weights_V_23 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_23"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:421  %tmp_37_15 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_326, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_15"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="44" op_0_bw="43">
<![CDATA[
:422  %tmp_3810_15_cast = sext i43 %p_Val2_4_15 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_15_cast"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:423  %p_Val2_5_15 = add i44 %tmp_37_15, %tmp_3810_15_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_15"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:429  %tmp_327 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_15, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:430  %tmp_37_16 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_327, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_16"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="44" op_0_bw="43">
<![CDATA[
:431  %tmp_3810_16_cast = sext i43 %p_Val2_4_16 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_16_cast"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:432  %p_Val2_5_16 = add i44 %tmp_37_16, %tmp_3810_16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_16"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="43" op_0_bw="20">
<![CDATA[
:434  %OP1_V_17_cast = sext i20 %fc_layer3_weights_V_102 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_17_cast"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="43" op_0_bw="24">
<![CDATA[
:436  %OP2_V_17_cast = sext i24 %input_V_load_18 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_17_cast"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:437  %p_Val2_4_17 = mul i43 %OP1_V_17_cast, %OP2_V_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_17"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:438  %tmp_328 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_16, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="43" op_0_bw="20">
<![CDATA[
:443  %OP1_V_18_cast = sext i20 %fc_layer3_weights_V_103 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_18_cast"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="43" op_0_bw="24">
<![CDATA[
:445  %OP2_V_18_cast = sext i24 %input_V_load_19 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_18_cast"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:446  %p_Val2_4_18 = mul i43 %OP1_V_18_cast, %OP2_V_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_18"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="20" op_0_bw="10">
<![CDATA[
:451  %fc_layer3_weights_V_104 = load i20* %fc_layer3_weights_V_20, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_104"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="24" op_0_bw="7">
<![CDATA[
:453  %input_V_load_20 = load i24* %input_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_20"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="20" op_0_bw="10">
<![CDATA[
:460  %fc_layer3_weights_V_105 = load i20* %fc_layer3_weights_V_21, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_105"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="24" op_0_bw="7">
<![CDATA[
:462  %input_V_load_21 = load i24* %input_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_21"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="20" op_0_bw="10">
<![CDATA[
:469  %fc_layer3_weights_V_106 = load i20* %fc_layer3_weights_V_22, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_106"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="7">
<![CDATA[
:471  %input_V_load_22 = load i24* %input_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_22"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="20" op_0_bw="10">
<![CDATA[
:478  %fc_layer3_weights_V_107 = load i20* %fc_layer3_weights_V_23, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_107"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="7">
<![CDATA[
:480  %input_V_load_23 = load i24* %input_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="4">
<![CDATA[
:6  %tmp_cast5_cast = zext i4 %i to i9

]]></Node>
<StgValue><ssdm name="tmp_cast5_cast"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:86  %tmp_252 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 15, i4 %i)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %fc_layer3_weights_V_24 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_252

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_24"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:88  %tmp_253 = add i9 %tmp_cast5_cast, 250

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="9">
<![CDATA[
:89  %tmp_272_cast = zext i9 %tmp_253 to i64

]]></Node>
<StgValue><ssdm name="tmp_272_cast"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %fc_layer3_weights_V_25 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_25"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:439  %tmp_37_17 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_328, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_17"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="44" op_0_bw="43">
<![CDATA[
:440  %tmp_3810_17_cast = sext i43 %p_Val2_4_17 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_17_cast"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:441  %p_Val2_5_17 = add i44 %tmp_37_17, %tmp_3810_17_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_17"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:447  %tmp_329 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_17, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:448  %tmp_37_18 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_329, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_18"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="44" op_0_bw="43">
<![CDATA[
:449  %tmp_3810_18_cast = sext i43 %p_Val2_4_18 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_18_cast"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:450  %p_Val2_5_18 = add i44 %tmp_37_18, %tmp_3810_18_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_18"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="43" op_0_bw="20">
<![CDATA[
:452  %OP1_V_19_cast = sext i20 %fc_layer3_weights_V_104 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_19_cast"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="43" op_0_bw="24">
<![CDATA[
:454  %OP2_V_19_cast = sext i24 %input_V_load_20 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_19_cast"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:455  %p_Val2_4_19 = mul i43 %OP1_V_19_cast, %OP2_V_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_19"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:456  %tmp_330 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_18, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="43" op_0_bw="20">
<![CDATA[
:461  %OP1_V_20_cast = sext i20 %fc_layer3_weights_V_105 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_20_cast"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="43" op_0_bw="24">
<![CDATA[
:463  %OP2_V_20_cast = sext i24 %input_V_load_21 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_20_cast"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:464  %p_Val2_4_20 = mul i43 %OP1_V_20_cast, %OP2_V_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_20"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="20" op_0_bw="10">
<![CDATA[
:469  %fc_layer3_weights_V_106 = load i20* %fc_layer3_weights_V_22, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_106"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="7">
<![CDATA[
:471  %input_V_load_22 = load i24* %input_V_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_22"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="20" op_0_bw="10">
<![CDATA[
:478  %fc_layer3_weights_V_107 = load i20* %fc_layer3_weights_V_23, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_107"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="7">
<![CDATA[
:480  %input_V_load_23 = load i24* %input_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_23"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="20" op_0_bw="10">
<![CDATA[
:487  %fc_layer3_weights_V_108 = load i20* %fc_layer3_weights_V_24, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_108"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="24" op_0_bw="7">
<![CDATA[
:489  %input_V_load_24 = load i24* %input_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_24"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="20" op_0_bw="10">
<![CDATA[
:496  %fc_layer3_weights_V_109 = load i20* %fc_layer3_weights_V_25, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_109"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="7">
<![CDATA[
:498  %input_V_load_25 = load i24* %input_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="468" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:91  %tmp_254 = add i9 %tmp_cast5_cast, -252

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="9">
<![CDATA[
:92  %tmp_273_cast = zext i9 %tmp_254 to i64

]]></Node>
<StgValue><ssdm name="tmp_273_cast"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %fc_layer3_weights_V_26 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_26"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:94  %tmp_255 = add i9 %tmp_cast5_cast, -242

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="9">
<![CDATA[
:95  %tmp_274_cast = zext i9 %tmp_255 to i64

]]></Node>
<StgValue><ssdm name="tmp_274_cast"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %fc_layer3_weights_V_27 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_27"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:457  %tmp_37_19 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_330, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_19"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="44" op_0_bw="43">
<![CDATA[
:458  %tmp_3810_19_cast = sext i43 %p_Val2_4_19 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_19_cast"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:459  %p_Val2_5_19 = add i44 %tmp_37_19, %tmp_3810_19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_19"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:465  %tmp_331 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_19, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:466  %tmp_37_20 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_331, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_20"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="44" op_0_bw="43">
<![CDATA[
:467  %tmp_3810_20_cast = sext i43 %p_Val2_4_20 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_20_cast"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:468  %p_Val2_5_20 = add i44 %tmp_37_20, %tmp_3810_20_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_20"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="43" op_0_bw="20">
<![CDATA[
:470  %OP1_V_21_cast = sext i20 %fc_layer3_weights_V_106 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_21_cast"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="43" op_0_bw="24">
<![CDATA[
:472  %OP2_V_21_cast = sext i24 %input_V_load_22 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_21_cast"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:473  %p_Val2_4_21 = mul i43 %OP1_V_21_cast, %OP2_V_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_21"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:474  %tmp_332 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_20, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="43" op_0_bw="20">
<![CDATA[
:479  %OP1_V_22_cast = sext i20 %fc_layer3_weights_V_107 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_22_cast"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="43" op_0_bw="24">
<![CDATA[
:481  %OP2_V_22_cast = sext i24 %input_V_load_23 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_22_cast"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:482  %p_Val2_4_22 = mul i43 %OP1_V_22_cast, %OP2_V_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_22"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="20" op_0_bw="10">
<![CDATA[
:487  %fc_layer3_weights_V_108 = load i20* %fc_layer3_weights_V_24, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_108"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="24" op_0_bw="7">
<![CDATA[
:489  %input_V_load_24 = load i24* %input_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_24"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="20" op_0_bw="10">
<![CDATA[
:496  %fc_layer3_weights_V_109 = load i20* %fc_layer3_weights_V_25, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_109"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="7">
<![CDATA[
:498  %input_V_load_25 = load i24* %input_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_25"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="20" op_0_bw="10">
<![CDATA[
:505  %fc_layer3_weights_V_110 = load i20* %fc_layer3_weights_V_26, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_110"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="24" op_0_bw="7">
<![CDATA[
:507  %input_V_load_26 = load i24* %input_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_26"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="20" op_0_bw="10">
<![CDATA[
:514  %fc_layer3_weights_V_111 = load i20* %fc_layer3_weights_V_27, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_111"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="7">
<![CDATA[
:516  %input_V_load_27 = load i24* %input_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="496" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:97  %tmp_256 = add i9 %tmp_cast5_cast, -232

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="9">
<![CDATA[
:98  %tmp_275_cast = zext i9 %tmp_256 to i64

]]></Node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %fc_layer3_weights_V_28 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_28"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:100  %tmp_257 = add i9 %tmp_cast5_cast, -222

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="9">
<![CDATA[
:101  %tmp_276_cast = zext i9 %tmp_257 to i64

]]></Node>
<StgValue><ssdm name="tmp_276_cast"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %fc_layer3_weights_V_29 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_29"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:475  %tmp_37_21 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_332, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_21"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="44" op_0_bw="43">
<![CDATA[
:476  %tmp_3810_21_cast = sext i43 %p_Val2_4_21 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_21_cast"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:477  %p_Val2_5_21 = add i44 %tmp_37_21, %tmp_3810_21_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_21"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:483  %tmp_333 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_21, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:484  %tmp_37_22 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_333, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_22"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="44" op_0_bw="43">
<![CDATA[
:485  %tmp_3810_22_cast = sext i43 %p_Val2_4_22 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_22_cast"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:486  %p_Val2_5_22 = add i44 %tmp_37_22, %tmp_3810_22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_22"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="43" op_0_bw="20">
<![CDATA[
:488  %OP1_V_23_cast = sext i20 %fc_layer3_weights_V_108 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_23_cast"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="43" op_0_bw="24">
<![CDATA[
:490  %OP2_V_23_cast = sext i24 %input_V_load_24 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_23_cast"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:491  %p_Val2_4_23 = mul i43 %OP1_V_23_cast, %OP2_V_23_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_23"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:492  %tmp_334 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_22, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="43" op_0_bw="20">
<![CDATA[
:497  %OP1_V_24_cast = sext i20 %fc_layer3_weights_V_109 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_24_cast"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="43" op_0_bw="24">
<![CDATA[
:499  %OP2_V_24_cast = sext i24 %input_V_load_25 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_24_cast"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:500  %p_Val2_4_24 = mul i43 %OP1_V_24_cast, %OP2_V_24_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_24"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="20" op_0_bw="10">
<![CDATA[
:505  %fc_layer3_weights_V_110 = load i20* %fc_layer3_weights_V_26, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_110"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="24" op_0_bw="7">
<![CDATA[
:507  %input_V_load_26 = load i24* %input_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_26"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="20" op_0_bw="10">
<![CDATA[
:514  %fc_layer3_weights_V_111 = load i20* %fc_layer3_weights_V_27, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_111"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="7">
<![CDATA[
:516  %input_V_load_27 = load i24* %input_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_27"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="20" op_0_bw="10">
<![CDATA[
:523  %fc_layer3_weights_V_112 = load i20* %fc_layer3_weights_V_28, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_112"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="7">
<![CDATA[
:525  %input_V_load_28 = load i24* %input_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_28"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="20" op_0_bw="10">
<![CDATA[
:532  %fc_layer3_weights_V_113 = load i20* %fc_layer3_weights_V_29, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_113"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="7">
<![CDATA[
:534  %input_V_load_29 = load i24* %input_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="524" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:103  %tmp_258 = add i9 %tmp_cast5_cast, -212

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="525" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="9">
<![CDATA[
:104  %tmp_277_cast = zext i9 %tmp_258 to i64

]]></Node>
<StgValue><ssdm name="tmp_277_cast"/></StgValue>
</operation>

<operation id="526" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %fc_layer3_weights_V_30 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_30"/></StgValue>
</operation>

<operation id="527" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:106  %tmp_259 = add i9 %tmp_cast5_cast, -202

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="528" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="9">
<![CDATA[
:107  %tmp_278_cast = zext i9 %tmp_259 to i64

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="529" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %fc_layer3_weights_V_31 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_31"/></StgValue>
</operation>

<operation id="530" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:493  %tmp_37_23 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_334, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_23"/></StgValue>
</operation>

<operation id="531" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="44" op_0_bw="43">
<![CDATA[
:494  %tmp_3810_23_cast = sext i43 %p_Val2_4_23 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_23_cast"/></StgValue>
</operation>

<operation id="532" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:495  %p_Val2_5_23 = add i44 %tmp_37_23, %tmp_3810_23_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_23"/></StgValue>
</operation>

<operation id="533" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:501  %tmp_335 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_23, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="534" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:502  %tmp_37_24 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_335, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_24"/></StgValue>
</operation>

<operation id="535" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="44" op_0_bw="43">
<![CDATA[
:503  %tmp_3810_24_cast = sext i43 %p_Val2_4_24 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_24_cast"/></StgValue>
</operation>

<operation id="536" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:504  %p_Val2_5_24 = add i44 %tmp_37_24, %tmp_3810_24_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_24"/></StgValue>
</operation>

<operation id="537" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="43" op_0_bw="20">
<![CDATA[
:506  %OP1_V_25_cast = sext i20 %fc_layer3_weights_V_110 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_25_cast"/></StgValue>
</operation>

<operation id="538" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="43" op_0_bw="24">
<![CDATA[
:508  %OP2_V_25_cast = sext i24 %input_V_load_26 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_25_cast"/></StgValue>
</operation>

<operation id="539" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:509  %p_Val2_4_25 = mul i43 %OP1_V_25_cast, %OP2_V_25_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_25"/></StgValue>
</operation>

<operation id="540" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:510  %tmp_336 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_24, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="541" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="43" op_0_bw="20">
<![CDATA[
:515  %OP1_V_26_cast = sext i20 %fc_layer3_weights_V_111 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_26_cast"/></StgValue>
</operation>

<operation id="542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="43" op_0_bw="24">
<![CDATA[
:517  %OP2_V_26_cast = sext i24 %input_V_load_27 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_26_cast"/></StgValue>
</operation>

<operation id="543" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:518  %p_Val2_4_26 = mul i43 %OP1_V_26_cast, %OP2_V_26_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_26"/></StgValue>
</operation>

<operation id="544" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="20" op_0_bw="10">
<![CDATA[
:523  %fc_layer3_weights_V_112 = load i20* %fc_layer3_weights_V_28, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_112"/></StgValue>
</operation>

<operation id="545" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="24" op_0_bw="7">
<![CDATA[
:525  %input_V_load_28 = load i24* %input_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_28"/></StgValue>
</operation>

<operation id="546" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="20" op_0_bw="10">
<![CDATA[
:532  %fc_layer3_weights_V_113 = load i20* %fc_layer3_weights_V_29, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_113"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="7">
<![CDATA[
:534  %input_V_load_29 = load i24* %input_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_29"/></StgValue>
</operation>

<operation id="548" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="20" op_0_bw="10">
<![CDATA[
:541  %fc_layer3_weights_V_114 = load i20* %fc_layer3_weights_V_30, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_114"/></StgValue>
</operation>

<operation id="549" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="24" op_0_bw="7">
<![CDATA[
:543  %input_V_load_30 = load i24* %input_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_30"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="20" op_0_bw="10">
<![CDATA[
:550  %fc_layer3_weights_V_115 = load i20* %fc_layer3_weights_V_31, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_115"/></StgValue>
</operation>

<operation id="551" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="7">
<![CDATA[
:552  %input_V_load_31 = load i24* %input_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="552" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:109  %tmp_260 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 20, i4 %i)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="553" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %fc_layer3_weights_V_32 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_260

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_32"/></StgValue>
</operation>

<operation id="554" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:111  %tmp_261 = add i9 %tmp_cast5_cast, -182

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="555" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="9">
<![CDATA[
:112  %tmp_280_cast = zext i9 %tmp_261 to i64

]]></Node>
<StgValue><ssdm name="tmp_280_cast"/></StgValue>
</operation>

<operation id="556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %fc_layer3_weights_V_33 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_33"/></StgValue>
</operation>

<operation id="557" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:511  %tmp_37_25 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_336, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_25"/></StgValue>
</operation>

<operation id="558" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="44" op_0_bw="43">
<![CDATA[
:512  %tmp_3810_25_cast = sext i43 %p_Val2_4_25 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_25_cast"/></StgValue>
</operation>

<operation id="559" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:513  %p_Val2_5_25 = add i44 %tmp_37_25, %tmp_3810_25_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_25"/></StgValue>
</operation>

<operation id="560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:519  %tmp_337 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_25, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="561" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:520  %tmp_37_26 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_337, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_26"/></StgValue>
</operation>

<operation id="562" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="44" op_0_bw="43">
<![CDATA[
:521  %tmp_3810_26_cast = sext i43 %p_Val2_4_26 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_26_cast"/></StgValue>
</operation>

<operation id="563" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:522  %p_Val2_5_26 = add i44 %tmp_37_26, %tmp_3810_26_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_26"/></StgValue>
</operation>

<operation id="564" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="43" op_0_bw="20">
<![CDATA[
:524  %OP1_V_27_cast = sext i20 %fc_layer3_weights_V_112 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_27_cast"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="43" op_0_bw="24">
<![CDATA[
:526  %OP2_V_27_cast = sext i24 %input_V_load_28 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_27_cast"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:527  %p_Val2_4_27 = mul i43 %OP1_V_27_cast, %OP2_V_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_27"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:528  %tmp_338 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_26, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="568" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="43" op_0_bw="20">
<![CDATA[
:533  %OP1_V_28_cast = sext i20 %fc_layer3_weights_V_113 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_28_cast"/></StgValue>
</operation>

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="43" op_0_bw="24">
<![CDATA[
:535  %OP2_V_28_cast = sext i24 %input_V_load_29 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_28_cast"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:536  %p_Val2_4_28 = mul i43 %OP1_V_28_cast, %OP2_V_28_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_28"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="20" op_0_bw="10">
<![CDATA[
:541  %fc_layer3_weights_V_114 = load i20* %fc_layer3_weights_V_30, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_114"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="24" op_0_bw="7">
<![CDATA[
:543  %input_V_load_30 = load i24* %input_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_30"/></StgValue>
</operation>

<operation id="573" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="20" op_0_bw="10">
<![CDATA[
:550  %fc_layer3_weights_V_115 = load i20* %fc_layer3_weights_V_31, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_115"/></StgValue>
</operation>

<operation id="574" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="7">
<![CDATA[
:552  %input_V_load_31 = load i24* %input_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_31"/></StgValue>
</operation>

<operation id="575" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="20" op_0_bw="10">
<![CDATA[
:559  %fc_layer3_weights_V_116 = load i20* %fc_layer3_weights_V_32, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_116"/></StgValue>
</operation>

<operation id="576" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="24" op_0_bw="7">
<![CDATA[
:561  %input_V_load_32 = load i24* %input_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_32"/></StgValue>
</operation>

<operation id="577" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="20" op_0_bw="10">
<![CDATA[
:568  %fc_layer3_weights_V_117 = load i20* %fc_layer3_weights_V_33, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_117"/></StgValue>
</operation>

<operation id="578" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="7">
<![CDATA[
:570  %input_V_load_33 = load i24* %input_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_33"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="579" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:114  %tmp_262 = add i9 %tmp_cast5_cast, -172

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="9">
<![CDATA[
:115  %tmp_281_cast = zext i9 %tmp_262 to i64

]]></Node>
<StgValue><ssdm name="tmp_281_cast"/></StgValue>
</operation>

<operation id="581" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %fc_layer3_weights_V_34 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_34"/></StgValue>
</operation>

<operation id="582" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:117  %tmp_263 = add i9 %tmp_cast5_cast, -162

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="9">
<![CDATA[
:118  %tmp_282_cast = zext i9 %tmp_263 to i64

]]></Node>
<StgValue><ssdm name="tmp_282_cast"/></StgValue>
</operation>

<operation id="584" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %fc_layer3_weights_V_35 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_35"/></StgValue>
</operation>

<operation id="585" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:529  %tmp_37_27 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_338, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_27"/></StgValue>
</operation>

<operation id="586" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="44" op_0_bw="43">
<![CDATA[
:530  %tmp_3810_27_cast = sext i43 %p_Val2_4_27 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_27_cast"/></StgValue>
</operation>

<operation id="587" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:531  %p_Val2_5_27 = add i44 %tmp_37_27, %tmp_3810_27_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_27"/></StgValue>
</operation>

<operation id="588" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:537  %tmp_339 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_27, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="589" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:538  %tmp_37_28 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_339, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_28"/></StgValue>
</operation>

<operation id="590" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="44" op_0_bw="43">
<![CDATA[
:539  %tmp_3810_28_cast = sext i43 %p_Val2_4_28 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_28_cast"/></StgValue>
</operation>

<operation id="591" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:540  %p_Val2_5_28 = add i44 %tmp_37_28, %tmp_3810_28_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_28"/></StgValue>
</operation>

<operation id="592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="43" op_0_bw="20">
<![CDATA[
:542  %OP1_V_29_cast = sext i20 %fc_layer3_weights_V_114 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_29_cast"/></StgValue>
</operation>

<operation id="593" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="43" op_0_bw="24">
<![CDATA[
:544  %OP2_V_29_cast = sext i24 %input_V_load_30 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_29_cast"/></StgValue>
</operation>

<operation id="594" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:545  %p_Val2_4_29 = mul i43 %OP1_V_29_cast, %OP2_V_29_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_29"/></StgValue>
</operation>

<operation id="595" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:546  %tmp_340 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_28, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="596" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="43" op_0_bw="20">
<![CDATA[
:551  %OP1_V_30_cast = sext i20 %fc_layer3_weights_V_115 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_30_cast"/></StgValue>
</operation>

<operation id="597" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="43" op_0_bw="24">
<![CDATA[
:553  %OP2_V_30_cast = sext i24 %input_V_load_31 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_30_cast"/></StgValue>
</operation>

<operation id="598" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:554  %p_Val2_4_30 = mul i43 %OP1_V_30_cast, %OP2_V_30_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_30"/></StgValue>
</operation>

<operation id="599" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="20" op_0_bw="10">
<![CDATA[
:559  %fc_layer3_weights_V_116 = load i20* %fc_layer3_weights_V_32, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_116"/></StgValue>
</operation>

<operation id="600" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="24" op_0_bw="7">
<![CDATA[
:561  %input_V_load_32 = load i24* %input_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_32"/></StgValue>
</operation>

<operation id="601" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="20" op_0_bw="10">
<![CDATA[
:568  %fc_layer3_weights_V_117 = load i20* %fc_layer3_weights_V_33, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_117"/></StgValue>
</operation>

<operation id="602" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="7">
<![CDATA[
:570  %input_V_load_33 = load i24* %input_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_33"/></StgValue>
</operation>

<operation id="603" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="20" op_0_bw="10">
<![CDATA[
:577  %fc_layer3_weights_V_118 = load i20* %fc_layer3_weights_V_34, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_118"/></StgValue>
</operation>

<operation id="604" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="24" op_0_bw="7">
<![CDATA[
:579  %input_V_load_34 = load i24* %input_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_34"/></StgValue>
</operation>

<operation id="605" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="20" op_0_bw="10">
<![CDATA[
:586  %fc_layer3_weights_V_119 = load i20* %fc_layer3_weights_V_35, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_119"/></StgValue>
</operation>

<operation id="606" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="7">
<![CDATA[
:588  %input_V_load_35 = load i24* %input_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="607" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:120  %tmp_264 = add i9 %tmp_cast5_cast, -152

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="9">
<![CDATA[
:121  %tmp_283_cast = zext i9 %tmp_264 to i64

]]></Node>
<StgValue><ssdm name="tmp_283_cast"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %fc_layer3_weights_V_36 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_36"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:123  %tmp_265 = add i9 %tmp_cast5_cast, -142

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="9">
<![CDATA[
:124  %tmp_284_cast = zext i9 %tmp_265 to i64

]]></Node>
<StgValue><ssdm name="tmp_284_cast"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %fc_layer3_weights_V_37 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_37"/></StgValue>
</operation>

<operation id="613" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:547  %tmp_37_29 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_340, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_29"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="44" op_0_bw="43">
<![CDATA[
:548  %tmp_3810_29_cast = sext i43 %p_Val2_4_29 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_29_cast"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:549  %p_Val2_5_29 = add i44 %tmp_37_29, %tmp_3810_29_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_29"/></StgValue>
</operation>

<operation id="616" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:555  %tmp_341 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_29, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="617" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:556  %tmp_37_30 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_341, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_30"/></StgValue>
</operation>

<operation id="618" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="44" op_0_bw="43">
<![CDATA[
:557  %tmp_3810_30_cast = sext i43 %p_Val2_4_30 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_30_cast"/></StgValue>
</operation>

<operation id="619" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:558  %p_Val2_5_30 = add i44 %tmp_37_30, %tmp_3810_30_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_30"/></StgValue>
</operation>

<operation id="620" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="43" op_0_bw="20">
<![CDATA[
:560  %OP1_V_31_cast = sext i20 %fc_layer3_weights_V_116 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_31_cast"/></StgValue>
</operation>

<operation id="621" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="43" op_0_bw="24">
<![CDATA[
:562  %OP2_V_31_cast = sext i24 %input_V_load_32 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_31_cast"/></StgValue>
</operation>

<operation id="622" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:563  %p_Val2_4_31 = mul i43 %OP1_V_31_cast, %OP2_V_31_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_31"/></StgValue>
</operation>

<operation id="623" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:564  %tmp_342 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_30, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="624" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="43" op_0_bw="20">
<![CDATA[
:569  %OP1_V_32_cast = sext i20 %fc_layer3_weights_V_117 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_32_cast"/></StgValue>
</operation>

<operation id="625" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="43" op_0_bw="24">
<![CDATA[
:571  %OP2_V_32_cast = sext i24 %input_V_load_33 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_32_cast"/></StgValue>
</operation>

<operation id="626" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:572  %p_Val2_4_32 = mul i43 %OP1_V_32_cast, %OP2_V_32_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_32"/></StgValue>
</operation>

<operation id="627" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="20" op_0_bw="10">
<![CDATA[
:577  %fc_layer3_weights_V_118 = load i20* %fc_layer3_weights_V_34, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_118"/></StgValue>
</operation>

<operation id="628" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="24" op_0_bw="7">
<![CDATA[
:579  %input_V_load_34 = load i24* %input_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_34"/></StgValue>
</operation>

<operation id="629" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="20" op_0_bw="10">
<![CDATA[
:586  %fc_layer3_weights_V_119 = load i20* %fc_layer3_weights_V_35, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_119"/></StgValue>
</operation>

<operation id="630" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="7">
<![CDATA[
:588  %input_V_load_35 = load i24* %input_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_35"/></StgValue>
</operation>

<operation id="631" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="20" op_0_bw="10">
<![CDATA[
:595  %fc_layer3_weights_V_120 = load i20* %fc_layer3_weights_V_36, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_120"/></StgValue>
</operation>

<operation id="632" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="24" op_0_bw="7">
<![CDATA[
:597  %input_V_load_36 = load i24* %input_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_36"/></StgValue>
</operation>

<operation id="633" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="20" op_0_bw="10">
<![CDATA[
:604  %fc_layer3_weights_V_121 = load i20* %fc_layer3_weights_V_37, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_121"/></StgValue>
</operation>

<operation id="634" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="7">
<![CDATA[
:606  %input_V_load_37 = load i24* %input_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_37"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="635" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:126  %tmp_266 = add i9 %tmp_cast5_cast, -132

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="636" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="9">
<![CDATA[
:127  %tmp_285_cast = zext i9 %tmp_266 to i64

]]></Node>
<StgValue><ssdm name="tmp_285_cast"/></StgValue>
</operation>

<operation id="637" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %fc_layer3_weights_V_38 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_38"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:129  %tmp_267 = add i8 %tmp_cast4_cast, -122

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="639" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="8">
<![CDATA[
:130  %tmp_286_cast1 = sext i8 %tmp_267 to i9

]]></Node>
<StgValue><ssdm name="tmp_286_cast1"/></StgValue>
</operation>

<operation id="640" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="9">
<![CDATA[
:131  %tmp_286_cast = zext i9 %tmp_286_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_286_cast"/></StgValue>
</operation>

<operation id="641" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %fc_layer3_weights_V_39 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_39"/></StgValue>
</operation>

<operation id="642" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:565  %tmp_37_31 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_342, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_31"/></StgValue>
</operation>

<operation id="643" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="44" op_0_bw="43">
<![CDATA[
:566  %tmp_3810_31_cast = sext i43 %p_Val2_4_31 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_31_cast"/></StgValue>
</operation>

<operation id="644" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:567  %p_Val2_5_31 = add i44 %tmp_37_31, %tmp_3810_31_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_31"/></StgValue>
</operation>

<operation id="645" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:573  %tmp_343 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_31, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:574  %tmp_37_32 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_343, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_32"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="44" op_0_bw="43">
<![CDATA[
:575  %tmp_3810_32_cast = sext i43 %p_Val2_4_32 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_32_cast"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:576  %p_Val2_5_32 = add i44 %tmp_37_32, %tmp_3810_32_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_32"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="43" op_0_bw="20">
<![CDATA[
:578  %OP1_V_33_cast = sext i20 %fc_layer3_weights_V_118 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_33_cast"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="43" op_0_bw="24">
<![CDATA[
:580  %OP2_V_33_cast = sext i24 %input_V_load_34 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_33_cast"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:581  %p_Val2_4_33 = mul i43 %OP1_V_33_cast, %OP2_V_33_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_33"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:582  %tmp_344 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_32, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="43" op_0_bw="20">
<![CDATA[
:587  %OP1_V_34_cast = sext i20 %fc_layer3_weights_V_119 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_34_cast"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="43" op_0_bw="24">
<![CDATA[
:589  %OP2_V_34_cast = sext i24 %input_V_load_35 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_34_cast"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:590  %p_Val2_4_34 = mul i43 %OP1_V_34_cast, %OP2_V_34_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_34"/></StgValue>
</operation>

<operation id="656" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="20" op_0_bw="10">
<![CDATA[
:595  %fc_layer3_weights_V_120 = load i20* %fc_layer3_weights_V_36, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_120"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="24" op_0_bw="7">
<![CDATA[
:597  %input_V_load_36 = load i24* %input_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_36"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="20" op_0_bw="10">
<![CDATA[
:604  %fc_layer3_weights_V_121 = load i20* %fc_layer3_weights_V_37, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_121"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="7">
<![CDATA[
:606  %input_V_load_37 = load i24* %input_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_37"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="20" op_0_bw="10">
<![CDATA[
:613  %fc_layer3_weights_V_122 = load i20* %fc_layer3_weights_V_38, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_122"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="24" op_0_bw="7">
<![CDATA[
:615  %input_V_load_38 = load i24* %input_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_38"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="20" op_0_bw="10">
<![CDATA[
:622  %fc_layer3_weights_V_123 = load i20* %fc_layer3_weights_V_39, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_123"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="24" op_0_bw="7">
<![CDATA[
:624  %input_V_load_39 = load i24* %input_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="664" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:133  %tmp_268 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 25, i4 %i)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="665" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %fc_layer3_weights_V_40 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_268

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_40"/></StgValue>
</operation>

<operation id="666" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:135  %tmp_269 = add i8 %tmp_cast4_cast, -102

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="667" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="8">
<![CDATA[
:136  %tmp_288_cast1 = sext i8 %tmp_269 to i9

]]></Node>
<StgValue><ssdm name="tmp_288_cast1"/></StgValue>
</operation>

<operation id="668" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="9">
<![CDATA[
:137  %tmp_288_cast = zext i9 %tmp_288_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_288_cast"/></StgValue>
</operation>

<operation id="669" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %fc_layer3_weights_V_41 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_41"/></StgValue>
</operation>

<operation id="670" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:583  %tmp_37_33 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_344, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_33"/></StgValue>
</operation>

<operation id="671" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="44" op_0_bw="43">
<![CDATA[
:584  %tmp_3810_33_cast = sext i43 %p_Val2_4_33 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_33_cast"/></StgValue>
</operation>

<operation id="672" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:585  %p_Val2_5_33 = add i44 %tmp_37_33, %tmp_3810_33_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_33"/></StgValue>
</operation>

<operation id="673" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:591  %tmp_345 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_33, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="674" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:592  %tmp_37_34 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_345, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_34"/></StgValue>
</operation>

<operation id="675" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="44" op_0_bw="43">
<![CDATA[
:593  %tmp_3810_34_cast = sext i43 %p_Val2_4_34 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_34_cast"/></StgValue>
</operation>

<operation id="676" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:594  %p_Val2_5_34 = add i44 %tmp_37_34, %tmp_3810_34_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_34"/></StgValue>
</operation>

<operation id="677" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="43" op_0_bw="20">
<![CDATA[
:596  %OP1_V_35_cast = sext i20 %fc_layer3_weights_V_120 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_35_cast"/></StgValue>
</operation>

<operation id="678" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="43" op_0_bw="24">
<![CDATA[
:598  %OP2_V_35_cast = sext i24 %input_V_load_36 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_35_cast"/></StgValue>
</operation>

<operation id="679" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:599  %p_Val2_4_35 = mul i43 %OP1_V_35_cast, %OP2_V_35_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_35"/></StgValue>
</operation>

<operation id="680" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:600  %tmp_346 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_34, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="43" op_0_bw="20">
<![CDATA[
:605  %OP1_V_36_cast = sext i20 %fc_layer3_weights_V_121 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_36_cast"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="43" op_0_bw="24">
<![CDATA[
:607  %OP2_V_36_cast = sext i24 %input_V_load_37 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_36_cast"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:608  %p_Val2_4_36 = mul i43 %OP1_V_36_cast, %OP2_V_36_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_36"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="20" op_0_bw="10">
<![CDATA[
:613  %fc_layer3_weights_V_122 = load i20* %fc_layer3_weights_V_38, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_122"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="24" op_0_bw="7">
<![CDATA[
:615  %input_V_load_38 = load i24* %input_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_38"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="20" op_0_bw="10">
<![CDATA[
:622  %fc_layer3_weights_V_123 = load i20* %fc_layer3_weights_V_39, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_123"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="24" op_0_bw="7">
<![CDATA[
:624  %input_V_load_39 = load i24* %input_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_39"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="20" op_0_bw="10">
<![CDATA[
:631  %fc_layer3_weights_V_124 = load i20* %fc_layer3_weights_V_40, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_124"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="24" op_0_bw="7">
<![CDATA[
:633  %input_V_load_40 = load i24* %input_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_40"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="20" op_0_bw="10">
<![CDATA[
:640  %fc_layer3_weights_V_125 = load i20* %fc_layer3_weights_V_41, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_125"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="24" op_0_bw="7">
<![CDATA[
:642  %input_V_load_41 = load i24* %input_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_41"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="692" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:139  %tmp_270 = add i8 %tmp_cast4_cast, -92

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="693" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="8">
<![CDATA[
:140  %tmp_289_cast1 = sext i8 %tmp_270 to i9

]]></Node>
<StgValue><ssdm name="tmp_289_cast1"/></StgValue>
</operation>

<operation id="694" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="9">
<![CDATA[
:141  %tmp_289_cast = zext i9 %tmp_289_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_289_cast"/></StgValue>
</operation>

<operation id="695" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %fc_layer3_weights_V_42 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_42"/></StgValue>
</operation>

<operation id="696" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:143  %tmp_271 = add i8 %tmp_cast4_cast, -82

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="697" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="8">
<![CDATA[
:144  %tmp_290_cast1 = sext i8 %tmp_271 to i9

]]></Node>
<StgValue><ssdm name="tmp_290_cast1"/></StgValue>
</operation>

<operation id="698" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="9">
<![CDATA[
:145  %tmp_290_cast = zext i9 %tmp_290_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_290_cast"/></StgValue>
</operation>

<operation id="699" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %fc_layer3_weights_V_43 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_43"/></StgValue>
</operation>

<operation id="700" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:601  %tmp_37_35 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_346, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_35"/></StgValue>
</operation>

<operation id="701" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="44" op_0_bw="43">
<![CDATA[
:602  %tmp_3810_35_cast = sext i43 %p_Val2_4_35 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_35_cast"/></StgValue>
</operation>

<operation id="702" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:603  %p_Val2_5_35 = add i44 %tmp_37_35, %tmp_3810_35_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_35"/></StgValue>
</operation>

<operation id="703" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:609  %tmp_347 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_35, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="704" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:610  %tmp_37_36 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_347, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_36"/></StgValue>
</operation>

<operation id="705" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="44" op_0_bw="43">
<![CDATA[
:611  %tmp_3810_36_cast = sext i43 %p_Val2_4_36 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_36_cast"/></StgValue>
</operation>

<operation id="706" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:612  %p_Val2_5_36 = add i44 %tmp_37_36, %tmp_3810_36_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_36"/></StgValue>
</operation>

<operation id="707" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="43" op_0_bw="20">
<![CDATA[
:614  %OP1_V_37_cast = sext i20 %fc_layer3_weights_V_122 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_37_cast"/></StgValue>
</operation>

<operation id="708" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="43" op_0_bw="24">
<![CDATA[
:616  %OP2_V_37_cast = sext i24 %input_V_load_38 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_37_cast"/></StgValue>
</operation>

<operation id="709" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:617  %p_Val2_4_37 = mul i43 %OP1_V_37_cast, %OP2_V_37_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_37"/></StgValue>
</operation>

<operation id="710" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:618  %tmp_348 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_36, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="711" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="43" op_0_bw="20">
<![CDATA[
:623  %OP1_V_38_cast = sext i20 %fc_layer3_weights_V_123 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_38_cast"/></StgValue>
</operation>

<operation id="712" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="43" op_0_bw="24">
<![CDATA[
:625  %OP2_V_38_cast = sext i24 %input_V_load_39 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_38_cast"/></StgValue>
</operation>

<operation id="713" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:626  %p_Val2_4_38 = mul i43 %OP1_V_38_cast, %OP2_V_38_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_38"/></StgValue>
</operation>

<operation id="714" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="20" op_0_bw="10">
<![CDATA[
:631  %fc_layer3_weights_V_124 = load i20* %fc_layer3_weights_V_40, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_124"/></StgValue>
</operation>

<operation id="715" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="24" op_0_bw="7">
<![CDATA[
:633  %input_V_load_40 = load i24* %input_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_40"/></StgValue>
</operation>

<operation id="716" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="20" op_0_bw="10">
<![CDATA[
:640  %fc_layer3_weights_V_125 = load i20* %fc_layer3_weights_V_41, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_125"/></StgValue>
</operation>

<operation id="717" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="24" op_0_bw="7">
<![CDATA[
:642  %input_V_load_41 = load i24* %input_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_41"/></StgValue>
</operation>

<operation id="718" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="20" op_0_bw="10">
<![CDATA[
:649  %fc_layer3_weights_V_126 = load i20* %fc_layer3_weights_V_42, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_126"/></StgValue>
</operation>

<operation id="719" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="24" op_0_bw="7">
<![CDATA[
:651  %input_V_load_42 = load i24* %input_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_42"/></StgValue>
</operation>

<operation id="720" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="20" op_0_bw="10">
<![CDATA[
:658  %fc_layer3_weights_V_127 = load i20* %fc_layer3_weights_V_43, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_127"/></StgValue>
</operation>

<operation id="721" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="7">
<![CDATA[
:660  %input_V_load_43 = load i24* %input_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_43"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="722" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:147  %tmp_272 = add i8 %tmp_cast4_cast, -72

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="723" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="8">
<![CDATA[
:148  %tmp_291_cast1 = sext i8 %tmp_272 to i9

]]></Node>
<StgValue><ssdm name="tmp_291_cast1"/></StgValue>
</operation>

<operation id="724" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="9">
<![CDATA[
:149  %tmp_291_cast = zext i9 %tmp_291_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_291_cast"/></StgValue>
</operation>

<operation id="725" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %fc_layer3_weights_V_44 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_291_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_44"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:151  %tmp_273 = add i7 %tmp_cast4_cast3, -62

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="727" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="7">
<![CDATA[
:152  %tmp_292_cast1 = sext i7 %tmp_273 to i9

]]></Node>
<StgValue><ssdm name="tmp_292_cast1"/></StgValue>
</operation>

<operation id="728" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="9">
<![CDATA[
:153  %tmp_292_cast = zext i9 %tmp_292_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_292_cast"/></StgValue>
</operation>

<operation id="729" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %fc_layer3_weights_V_45 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_45"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:619  %tmp_37_37 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_348, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_37"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="44" op_0_bw="43">
<![CDATA[
:620  %tmp_3810_37_cast = sext i43 %p_Val2_4_37 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_37_cast"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:621  %p_Val2_5_37 = add i44 %tmp_37_37, %tmp_3810_37_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_37"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:627  %tmp_349 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_37, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:628  %tmp_37_38 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_349, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_38"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="44" op_0_bw="43">
<![CDATA[
:629  %tmp_3810_38_cast = sext i43 %p_Val2_4_38 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_38_cast"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:630  %p_Val2_5_38 = add i44 %tmp_37_38, %tmp_3810_38_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_38"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="43" op_0_bw="20">
<![CDATA[
:632  %OP1_V_39_cast = sext i20 %fc_layer3_weights_V_124 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_39_cast"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="43" op_0_bw="24">
<![CDATA[
:634  %OP2_V_39_cast = sext i24 %input_V_load_40 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_39_cast"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:635  %p_Val2_4_39 = mul i43 %OP1_V_39_cast, %OP2_V_39_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_39"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:636  %tmp_350 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_38, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="43" op_0_bw="20">
<![CDATA[
:641  %OP1_V_40_cast = sext i20 %fc_layer3_weights_V_125 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_40_cast"/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="43" op_0_bw="24">
<![CDATA[
:643  %OP2_V_40_cast = sext i24 %input_V_load_41 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_40_cast"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:644  %p_Val2_4_40 = mul i43 %OP1_V_40_cast, %OP2_V_40_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_40"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="20" op_0_bw="10">
<![CDATA[
:649  %fc_layer3_weights_V_126 = load i20* %fc_layer3_weights_V_42, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_126"/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="24" op_0_bw="7">
<![CDATA[
:651  %input_V_load_42 = load i24* %input_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_42"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="20" op_0_bw="10">
<![CDATA[
:658  %fc_layer3_weights_V_127 = load i20* %fc_layer3_weights_V_43, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_127"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="7">
<![CDATA[
:660  %input_V_load_43 = load i24* %input_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_43"/></StgValue>
</operation>

<operation id="748" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="20" op_0_bw="10">
<![CDATA[
:667  %fc_layer3_weights_V_128 = load i20* %fc_layer3_weights_V_44, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_128"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="7">
<![CDATA[
:669  %input_V_load_44 = load i24* %input_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_44"/></StgValue>
</operation>

<operation id="750" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="20" op_0_bw="10">
<![CDATA[
:676  %fc_layer3_weights_V_129 = load i20* %fc_layer3_weights_V_45, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_129"/></StgValue>
</operation>

<operation id="751" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="24" op_0_bw="7">
<![CDATA[
:678  %input_V_load_45 = load i24* %input_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_45"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="752" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:155  %tmp_274 = add i7 %tmp_cast4_cast3, -52

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="753" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="7">
<![CDATA[
:156  %tmp_293_cast1 = sext i7 %tmp_274 to i9

]]></Node>
<StgValue><ssdm name="tmp_293_cast1"/></StgValue>
</operation>

<operation id="754" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="9">
<![CDATA[
:157  %tmp_293_cast = zext i9 %tmp_293_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_293_cast"/></StgValue>
</operation>

<operation id="755" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %fc_layer3_weights_V_46 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_293_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_46"/></StgValue>
</operation>

<operation id="756" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:159  %tmp_275 = add i7 %tmp_cast4_cast3, -42

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="757" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="7">
<![CDATA[
:160  %tmp_294_cast1 = sext i7 %tmp_275 to i9

]]></Node>
<StgValue><ssdm name="tmp_294_cast1"/></StgValue>
</operation>

<operation id="758" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="9">
<![CDATA[
:161  %tmp_294_cast = zext i9 %tmp_294_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_294_cast"/></StgValue>
</operation>

<operation id="759" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %fc_layer3_weights_V_47 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_47"/></StgValue>
</operation>

<operation id="760" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:637  %tmp_37_39 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_350, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_39"/></StgValue>
</operation>

<operation id="761" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="44" op_0_bw="43">
<![CDATA[
:638  %tmp_3810_39_cast = sext i43 %p_Val2_4_39 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_39_cast"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:639  %p_Val2_5_39 = add i44 %tmp_37_39, %tmp_3810_39_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_39"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:645  %tmp_351 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_39, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:646  %tmp_37_40 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_351, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_40"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="44" op_0_bw="43">
<![CDATA[
:647  %tmp_3810_40_cast = sext i43 %p_Val2_4_40 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_40_cast"/></StgValue>
</operation>

<operation id="766" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:648  %p_Val2_5_40 = add i44 %tmp_37_40, %tmp_3810_40_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_40"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="43" op_0_bw="20">
<![CDATA[
:650  %OP1_V_41_cast = sext i20 %fc_layer3_weights_V_126 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_41_cast"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="43" op_0_bw="24">
<![CDATA[
:652  %OP2_V_41_cast = sext i24 %input_V_load_42 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_41_cast"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:653  %p_Val2_4_41 = mul i43 %OP1_V_41_cast, %OP2_V_41_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_41"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:654  %tmp_352 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_40, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="43" op_0_bw="20">
<![CDATA[
:659  %OP1_V_42_cast = sext i20 %fc_layer3_weights_V_127 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_42_cast"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="43" op_0_bw="24">
<![CDATA[
:661  %OP2_V_42_cast = sext i24 %input_V_load_43 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_42_cast"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:662  %p_Val2_4_42 = mul i43 %OP1_V_42_cast, %OP2_V_42_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_42"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="20" op_0_bw="10">
<![CDATA[
:667  %fc_layer3_weights_V_128 = load i20* %fc_layer3_weights_V_44, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_128"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="7">
<![CDATA[
:669  %input_V_load_44 = load i24* %input_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_44"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="20" op_0_bw="10">
<![CDATA[
:676  %fc_layer3_weights_V_129 = load i20* %fc_layer3_weights_V_45, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_129"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="24" op_0_bw="7">
<![CDATA[
:678  %input_V_load_45 = load i24* %input_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_45"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="20" op_0_bw="10">
<![CDATA[
:685  %fc_layer3_weights_V_130 = load i20* %fc_layer3_weights_V_46, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_130"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="24" op_0_bw="7">
<![CDATA[
:687  %input_V_load_46 = load i24* %input_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_46"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="20" op_0_bw="10">
<![CDATA[
:694  %fc_layer3_weights_V_131 = load i20* %fc_layer3_weights_V_47, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_131"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="24" op_0_bw="7">
<![CDATA[
:696  %input_V_load_47 = load i24* %input_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="782" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:163  %tmp_276 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 30, i4 %i)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="783" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %fc_layer3_weights_V_48 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_276

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_48"/></StgValue>
</operation>

<operation id="784" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:165  %tmp_277 = add i6 %tmp_cast4_cast2, -22

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="785" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="6">
<![CDATA[
:166  %tmp_296_cast1 = sext i6 %tmp_277 to i9

]]></Node>
<StgValue><ssdm name="tmp_296_cast1"/></StgValue>
</operation>

<operation id="786" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="9">
<![CDATA[
:167  %tmp_296_cast = zext i9 %tmp_296_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_296_cast"/></StgValue>
</operation>

<operation id="787" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %fc_layer3_weights_V_49 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_296_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_49"/></StgValue>
</operation>

<operation id="788" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:655  %tmp_37_41 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_352, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_41"/></StgValue>
</operation>

<operation id="789" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="44" op_0_bw="43">
<![CDATA[
:656  %tmp_3810_41_cast = sext i43 %p_Val2_4_41 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_41_cast"/></StgValue>
</operation>

<operation id="790" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:657  %p_Val2_5_41 = add i44 %tmp_37_41, %tmp_3810_41_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_41"/></StgValue>
</operation>

<operation id="791" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:663  %tmp_353 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_41, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="792" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:664  %tmp_37_42 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_353, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_42"/></StgValue>
</operation>

<operation id="793" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="44" op_0_bw="43">
<![CDATA[
:665  %tmp_3810_42_cast = sext i43 %p_Val2_4_42 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_42_cast"/></StgValue>
</operation>

<operation id="794" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:666  %p_Val2_5_42 = add i44 %tmp_37_42, %tmp_3810_42_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_42"/></StgValue>
</operation>

<operation id="795" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="43" op_0_bw="20">
<![CDATA[
:668  %OP1_V_43_cast = sext i20 %fc_layer3_weights_V_128 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_43_cast"/></StgValue>
</operation>

<operation id="796" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="43" op_0_bw="24">
<![CDATA[
:670  %OP2_V_43_cast = sext i24 %input_V_load_44 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_43_cast"/></StgValue>
</operation>

<operation id="797" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:671  %p_Val2_4_43 = mul i43 %OP1_V_43_cast, %OP2_V_43_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_43"/></StgValue>
</operation>

<operation id="798" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:672  %tmp_354 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_42, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="799" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="43" op_0_bw="20">
<![CDATA[
:677  %OP1_V_44_cast = sext i20 %fc_layer3_weights_V_129 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_44_cast"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="43" op_0_bw="24">
<![CDATA[
:679  %OP2_V_44_cast = sext i24 %input_V_load_45 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_44_cast"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:680  %p_Val2_4_44 = mul i43 %OP1_V_44_cast, %OP2_V_44_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_44"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="20" op_0_bw="10">
<![CDATA[
:685  %fc_layer3_weights_V_130 = load i20* %fc_layer3_weights_V_46, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_130"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="24" op_0_bw="7">
<![CDATA[
:687  %input_V_load_46 = load i24* %input_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_46"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="20" op_0_bw="10">
<![CDATA[
:694  %fc_layer3_weights_V_131 = load i20* %fc_layer3_weights_V_47, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_131"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="24" op_0_bw="7">
<![CDATA[
:696  %input_V_load_47 = load i24* %input_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_47"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="20" op_0_bw="10">
<![CDATA[
:703  %fc_layer3_weights_V_132 = load i20* %fc_layer3_weights_V_48, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_132"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="24" op_0_bw="7">
<![CDATA[
:705  %input_V_load_48 = load i24* %input_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_48"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="20" op_0_bw="10">
<![CDATA[
:712  %fc_layer3_weights_V_133 = load i20* %fc_layer3_weights_V_49, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_133"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="24" op_0_bw="7">
<![CDATA[
:714  %input_V_load_49 = load i24* %input_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_49"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="810" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="4">
<![CDATA[
:5  %tmp_cast5 = zext i4 %i to i10

]]></Node>
<StgValue><ssdm name="tmp_cast5"/></StgValue>
</operation>

<operation id="811" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="5">
<![CDATA[
:169  %tmp_297_cast1 = sext i5 %tmp_230 to i9

]]></Node>
<StgValue><ssdm name="tmp_297_cast1"/></StgValue>
</operation>

<operation id="812" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="9">
<![CDATA[
:170  %tmp_297_cast = zext i9 %tmp_297_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_297_cast"/></StgValue>
</operation>

<operation id="813" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %fc_layer3_weights_V_50 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_297_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_50"/></StgValue>
</operation>

<operation id="814" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:172  %tmp_278 = add i10 %tmp_cast5, 510

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="815" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="10">
<![CDATA[
:173  %tmp_298_cast = zext i10 %tmp_278 to i64

]]></Node>
<StgValue><ssdm name="tmp_298_cast"/></StgValue>
</operation>

<operation id="816" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %fc_layer3_weights_V_51 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_298_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_51"/></StgValue>
</operation>

<operation id="817" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:673  %tmp_37_43 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_354, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_43"/></StgValue>
</operation>

<operation id="818" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="44" op_0_bw="43">
<![CDATA[
:674  %tmp_3810_43_cast = sext i43 %p_Val2_4_43 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_43_cast"/></StgValue>
</operation>

<operation id="819" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:675  %p_Val2_5_43 = add i44 %tmp_37_43, %tmp_3810_43_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_43"/></StgValue>
</operation>

<operation id="820" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:681  %tmp_355 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_43, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="821" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:682  %tmp_37_44 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_355, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_44"/></StgValue>
</operation>

<operation id="822" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="44" op_0_bw="43">
<![CDATA[
:683  %tmp_3810_44_cast = sext i43 %p_Val2_4_44 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_44_cast"/></StgValue>
</operation>

<operation id="823" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:684  %p_Val2_5_44 = add i44 %tmp_37_44, %tmp_3810_44_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_44"/></StgValue>
</operation>

<operation id="824" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="43" op_0_bw="20">
<![CDATA[
:686  %OP1_V_45_cast = sext i20 %fc_layer3_weights_V_130 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_45_cast"/></StgValue>
</operation>

<operation id="825" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="43" op_0_bw="24">
<![CDATA[
:688  %OP2_V_45_cast = sext i24 %input_V_load_46 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_45_cast"/></StgValue>
</operation>

<operation id="826" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:689  %p_Val2_4_45 = mul i43 %OP1_V_45_cast, %OP2_V_45_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_45"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:690  %tmp_356 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_44, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="43" op_0_bw="20">
<![CDATA[
:695  %OP1_V_46_cast = sext i20 %fc_layer3_weights_V_131 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_46_cast"/></StgValue>
</operation>

<operation id="829" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="43" op_0_bw="24">
<![CDATA[
:697  %OP2_V_46_cast = sext i24 %input_V_load_47 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_46_cast"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:698  %p_Val2_4_46 = mul i43 %OP1_V_46_cast, %OP2_V_46_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_46"/></StgValue>
</operation>

<operation id="831" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="20" op_0_bw="10">
<![CDATA[
:703  %fc_layer3_weights_V_132 = load i20* %fc_layer3_weights_V_48, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_132"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="24" op_0_bw="7">
<![CDATA[
:705  %input_V_load_48 = load i24* %input_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_48"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="20" op_0_bw="10">
<![CDATA[
:712  %fc_layer3_weights_V_133 = load i20* %fc_layer3_weights_V_49, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_133"/></StgValue>
</operation>

<operation id="834" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="24" op_0_bw="7">
<![CDATA[
:714  %input_V_load_49 = load i24* %input_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_49"/></StgValue>
</operation>

<operation id="835" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="20" op_0_bw="10">
<![CDATA[
:721  %fc_layer3_weights_V_134 = load i20* %fc_layer3_weights_V_50, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_134"/></StgValue>
</operation>

<operation id="836" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="24" op_0_bw="7">
<![CDATA[
:723  %input_V_load_50 = load i24* %input_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_50"/></StgValue>
</operation>

<operation id="837" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="20" op_0_bw="10">
<![CDATA[
:730  %fc_layer3_weights_V_135 = load i20* %fc_layer3_weights_V_51, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_135"/></StgValue>
</operation>

<operation id="838" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="7">
<![CDATA[
:732  %input_V_load_51 = load i24* %input_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_51"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="839" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:175  %tmp_279 = add i10 %tmp_cast5, -504

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="840" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="10">
<![CDATA[
:176  %tmp_299_cast = zext i10 %tmp_279 to i64

]]></Node>
<StgValue><ssdm name="tmp_299_cast"/></StgValue>
</operation>

<operation id="841" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %fc_layer3_weights_V_52 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_52"/></StgValue>
</operation>

<operation id="842" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:178  %tmp_280 = add i10 %tmp_cast5, -494

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="843" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="10">
<![CDATA[
:179  %tmp_300_cast = zext i10 %tmp_280 to i64

]]></Node>
<StgValue><ssdm name="tmp_300_cast"/></StgValue>
</operation>

<operation id="844" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %fc_layer3_weights_V_53 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_53"/></StgValue>
</operation>

<operation id="845" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:691  %tmp_37_45 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_356, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_45"/></StgValue>
</operation>

<operation id="846" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="44" op_0_bw="43">
<![CDATA[
:692  %tmp_3810_45_cast = sext i43 %p_Val2_4_45 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_45_cast"/></StgValue>
</operation>

<operation id="847" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:693  %p_Val2_5_45 = add i44 %tmp_37_45, %tmp_3810_45_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_45"/></StgValue>
</operation>

<operation id="848" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:699  %tmp_357 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_45, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="849" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:700  %tmp_37_46 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_357, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_46"/></StgValue>
</operation>

<operation id="850" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="44" op_0_bw="43">
<![CDATA[
:701  %tmp_3810_46_cast = sext i43 %p_Val2_4_46 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_46_cast"/></StgValue>
</operation>

<operation id="851" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:702  %p_Val2_5_46 = add i44 %tmp_37_46, %tmp_3810_46_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_46"/></StgValue>
</operation>

<operation id="852" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="43" op_0_bw="20">
<![CDATA[
:704  %OP1_V_47_cast = sext i20 %fc_layer3_weights_V_132 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_47_cast"/></StgValue>
</operation>

<operation id="853" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="43" op_0_bw="24">
<![CDATA[
:706  %OP2_V_47_cast = sext i24 %input_V_load_48 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_47_cast"/></StgValue>
</operation>

<operation id="854" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:707  %p_Val2_4_47 = mul i43 %OP1_V_47_cast, %OP2_V_47_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_47"/></StgValue>
</operation>

<operation id="855" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:708  %tmp_358 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_46, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="856" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="43" op_0_bw="20">
<![CDATA[
:713  %OP1_V_48_cast = sext i20 %fc_layer3_weights_V_133 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_48_cast"/></StgValue>
</operation>

<operation id="857" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="43" op_0_bw="24">
<![CDATA[
:715  %OP2_V_48_cast = sext i24 %input_V_load_49 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_48_cast"/></StgValue>
</operation>

<operation id="858" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:716  %p_Val2_4_48 = mul i43 %OP1_V_48_cast, %OP2_V_48_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_48"/></StgValue>
</operation>

<operation id="859" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="20" op_0_bw="10">
<![CDATA[
:721  %fc_layer3_weights_V_134 = load i20* %fc_layer3_weights_V_50, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_134"/></StgValue>
</operation>

<operation id="860" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="24" op_0_bw="7">
<![CDATA[
:723  %input_V_load_50 = load i24* %input_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_50"/></StgValue>
</operation>

<operation id="861" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="20" op_0_bw="10">
<![CDATA[
:730  %fc_layer3_weights_V_135 = load i20* %fc_layer3_weights_V_51, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_135"/></StgValue>
</operation>

<operation id="862" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="7">
<![CDATA[
:732  %input_V_load_51 = load i24* %input_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_51"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="20" op_0_bw="10">
<![CDATA[
:739  %fc_layer3_weights_V_136 = load i20* %fc_layer3_weights_V_52, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_136"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="24" op_0_bw="7">
<![CDATA[
:741  %input_V_load_52 = load i24* %input_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_52"/></StgValue>
</operation>

<operation id="865" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="20" op_0_bw="10">
<![CDATA[
:748  %fc_layer3_weights_V_137 = load i20* %fc_layer3_weights_V_53, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_137"/></StgValue>
</operation>

<operation id="866" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="24" op_0_bw="7">
<![CDATA[
:750  %input_V_load_53 = load i24* %input_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_53"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="867" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:181  %tmp_281 = add i10 %tmp_cast5, -484

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="868" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="10">
<![CDATA[
:182  %tmp_301_cast = zext i10 %tmp_281 to i64

]]></Node>
<StgValue><ssdm name="tmp_301_cast"/></StgValue>
</operation>

<operation id="869" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %fc_layer3_weights_V_54 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_301_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_54"/></StgValue>
</operation>

<operation id="870" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:184  %tmp_282 = add i10 %tmp_cast5, -474

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="871" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="10">
<![CDATA[
:185  %tmp_302_cast = zext i10 %tmp_282 to i64

]]></Node>
<StgValue><ssdm name="tmp_302_cast"/></StgValue>
</operation>

<operation id="872" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %fc_layer3_weights_V_55 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_302_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_55"/></StgValue>
</operation>

<operation id="873" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:709  %tmp_37_47 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_358, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_47"/></StgValue>
</operation>

<operation id="874" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="44" op_0_bw="43">
<![CDATA[
:710  %tmp_3810_47_cast = sext i43 %p_Val2_4_47 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_47_cast"/></StgValue>
</operation>

<operation id="875" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:711  %p_Val2_5_47 = add i44 %tmp_37_47, %tmp_3810_47_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_47"/></StgValue>
</operation>

<operation id="876" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:717  %tmp_359 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_47, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="877" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:718  %tmp_37_48 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_359, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_48"/></StgValue>
</operation>

<operation id="878" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="44" op_0_bw="43">
<![CDATA[
:719  %tmp_3810_48_cast = sext i43 %p_Val2_4_48 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_48_cast"/></StgValue>
</operation>

<operation id="879" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:720  %p_Val2_5_48 = add i44 %tmp_37_48, %tmp_3810_48_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_48"/></StgValue>
</operation>

<operation id="880" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="43" op_0_bw="20">
<![CDATA[
:722  %OP1_V_49_cast = sext i20 %fc_layer3_weights_V_134 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_49_cast"/></StgValue>
</operation>

<operation id="881" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="43" op_0_bw="24">
<![CDATA[
:724  %OP2_V_49_cast = sext i24 %input_V_load_50 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_49_cast"/></StgValue>
</operation>

<operation id="882" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:725  %p_Val2_4_49 = mul i43 %OP1_V_49_cast, %OP2_V_49_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_49"/></StgValue>
</operation>

<operation id="883" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:726  %tmp_360 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_48, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="884" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="43" op_0_bw="20">
<![CDATA[
:731  %OP1_V_50_cast = sext i20 %fc_layer3_weights_V_135 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_50_cast"/></StgValue>
</operation>

<operation id="885" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="43" op_0_bw="24">
<![CDATA[
:733  %OP2_V_50_cast = sext i24 %input_V_load_51 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_50_cast"/></StgValue>
</operation>

<operation id="886" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:734  %p_Val2_4_50 = mul i43 %OP1_V_50_cast, %OP2_V_50_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_50"/></StgValue>
</operation>

<operation id="887" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="20" op_0_bw="10">
<![CDATA[
:739  %fc_layer3_weights_V_136 = load i20* %fc_layer3_weights_V_52, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_136"/></StgValue>
</operation>

<operation id="888" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="24" op_0_bw="7">
<![CDATA[
:741  %input_V_load_52 = load i24* %input_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_52"/></StgValue>
</operation>

<operation id="889" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="20" op_0_bw="10">
<![CDATA[
:748  %fc_layer3_weights_V_137 = load i20* %fc_layer3_weights_V_53, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_137"/></StgValue>
</operation>

<operation id="890" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="24" op_0_bw="7">
<![CDATA[
:750  %input_V_load_53 = load i24* %input_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_53"/></StgValue>
</operation>

<operation id="891" st_id="29" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="20" op_0_bw="10">
<![CDATA[
:757  %fc_layer3_weights_V_138 = load i20* %fc_layer3_weights_V_54, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_138"/></StgValue>
</operation>

<operation id="892" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="7">
<![CDATA[
:759  %input_V_load_54 = load i24* %input_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_54"/></StgValue>
</operation>

<operation id="893" st_id="29" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="20" op_0_bw="10">
<![CDATA[
:766  %fc_layer3_weights_V_139 = load i20* %fc_layer3_weights_V_55, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_139"/></StgValue>
</operation>

<operation id="894" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="24" op_0_bw="7">
<![CDATA[
:768  %input_V_load_55 = load i24* %input_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_55"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="895" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:187  %tmp_283 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 35, i4 %i)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="896" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %fc_layer3_weights_V_56 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_283

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_56"/></StgValue>
</operation>

<operation id="897" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:189  %tmp_284 = add i10 %tmp_cast5, -454

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="898" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="10">
<![CDATA[
:190  %tmp_304_cast = zext i10 %tmp_284 to i64

]]></Node>
<StgValue><ssdm name="tmp_304_cast"/></StgValue>
</operation>

<operation id="899" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %fc_layer3_weights_V_57 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_57"/></StgValue>
</operation>

<operation id="900" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:727  %tmp_37_49 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_360, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_49"/></StgValue>
</operation>

<operation id="901" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="44" op_0_bw="43">
<![CDATA[
:728  %tmp_3810_49_cast = sext i43 %p_Val2_4_49 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_49_cast"/></StgValue>
</operation>

<operation id="902" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:729  %p_Val2_5_49 = add i44 %tmp_37_49, %tmp_3810_49_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_49"/></StgValue>
</operation>

<operation id="903" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:735  %tmp_361 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_49, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="904" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:736  %tmp_37_50 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_361, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_50"/></StgValue>
</operation>

<operation id="905" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="44" op_0_bw="43">
<![CDATA[
:737  %tmp_3810_50_cast = sext i43 %p_Val2_4_50 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_50_cast"/></StgValue>
</operation>

<operation id="906" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:738  %p_Val2_5_50 = add i44 %tmp_37_50, %tmp_3810_50_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_50"/></StgValue>
</operation>

<operation id="907" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="43" op_0_bw="20">
<![CDATA[
:740  %OP1_V_51_cast = sext i20 %fc_layer3_weights_V_136 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_51_cast"/></StgValue>
</operation>

<operation id="908" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="43" op_0_bw="24">
<![CDATA[
:742  %OP2_V_51_cast = sext i24 %input_V_load_52 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_51_cast"/></StgValue>
</operation>

<operation id="909" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:743  %p_Val2_4_51 = mul i43 %OP1_V_51_cast, %OP2_V_51_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_51"/></StgValue>
</operation>

<operation id="910" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:744  %tmp_362 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_50, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="911" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="43" op_0_bw="20">
<![CDATA[
:749  %OP1_V_52_cast = sext i20 %fc_layer3_weights_V_137 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_52_cast"/></StgValue>
</operation>

<operation id="912" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="43" op_0_bw="24">
<![CDATA[
:751  %OP2_V_52_cast = sext i24 %input_V_load_53 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_52_cast"/></StgValue>
</operation>

<operation id="913" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:752  %p_Val2_4_52 = mul i43 %OP1_V_52_cast, %OP2_V_52_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_52"/></StgValue>
</operation>

<operation id="914" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="20" op_0_bw="10">
<![CDATA[
:757  %fc_layer3_weights_V_138 = load i20* %fc_layer3_weights_V_54, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_138"/></StgValue>
</operation>

<operation id="915" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="7">
<![CDATA[
:759  %input_V_load_54 = load i24* %input_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_54"/></StgValue>
</operation>

<operation id="916" st_id="30" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="20" op_0_bw="10">
<![CDATA[
:766  %fc_layer3_weights_V_139 = load i20* %fc_layer3_weights_V_55, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_139"/></StgValue>
</operation>

<operation id="917" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="24" op_0_bw="7">
<![CDATA[
:768  %input_V_load_55 = load i24* %input_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_55"/></StgValue>
</operation>

<operation id="918" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="20" op_0_bw="10">
<![CDATA[
:775  %fc_layer3_weights_V_140 = load i20* %fc_layer3_weights_V_56, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_140"/></StgValue>
</operation>

<operation id="919" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="24" op_0_bw="7">
<![CDATA[
:777  %input_V_load_56 = load i24* %input_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_56"/></StgValue>
</operation>

<operation id="920" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="20" op_0_bw="10">
<![CDATA[
:784  %fc_layer3_weights_V_141 = load i20* %fc_layer3_weights_V_57, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_141"/></StgValue>
</operation>

<operation id="921" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="24" op_0_bw="7">
<![CDATA[
:786  %input_V_load_57 = load i24* %input_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_57"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="922" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:192  %tmp_285 = add i10 %tmp_cast5, -444

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="923" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="10">
<![CDATA[
:193  %tmp_305_cast = zext i10 %tmp_285 to i64

]]></Node>
<StgValue><ssdm name="tmp_305_cast"/></StgValue>
</operation>

<operation id="924" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %fc_layer3_weights_V_58 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_58"/></StgValue>
</operation>

<operation id="925" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:195  %tmp_286 = add i10 %tmp_cast5, -434

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="926" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="10">
<![CDATA[
:196  %tmp_306_cast = zext i10 %tmp_286 to i64

]]></Node>
<StgValue><ssdm name="tmp_306_cast"/></StgValue>
</operation>

<operation id="927" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %fc_layer3_weights_V_59 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_59"/></StgValue>
</operation>

<operation id="928" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:745  %tmp_37_51 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_362, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_51"/></StgValue>
</operation>

<operation id="929" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="44" op_0_bw="43">
<![CDATA[
:746  %tmp_3810_51_cast = sext i43 %p_Val2_4_51 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_51_cast"/></StgValue>
</operation>

<operation id="930" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:747  %p_Val2_5_51 = add i44 %tmp_37_51, %tmp_3810_51_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_51"/></StgValue>
</operation>

<operation id="931" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:753  %tmp_363 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_51, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="932" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:754  %tmp_37_52 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_363, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_52"/></StgValue>
</operation>

<operation id="933" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="44" op_0_bw="43">
<![CDATA[
:755  %tmp_3810_52_cast = sext i43 %p_Val2_4_52 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_52_cast"/></StgValue>
</operation>

<operation id="934" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:756  %p_Val2_5_52 = add i44 %tmp_37_52, %tmp_3810_52_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_52"/></StgValue>
</operation>

<operation id="935" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="43" op_0_bw="20">
<![CDATA[
:758  %OP1_V_53_cast = sext i20 %fc_layer3_weights_V_138 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_53_cast"/></StgValue>
</operation>

<operation id="936" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="43" op_0_bw="24">
<![CDATA[
:760  %OP2_V_53_cast = sext i24 %input_V_load_54 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_53_cast"/></StgValue>
</operation>

<operation id="937" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:761  %p_Val2_4_53 = mul i43 %OP1_V_53_cast, %OP2_V_53_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_53"/></StgValue>
</operation>

<operation id="938" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:762  %tmp_364 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_52, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="939" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="43" op_0_bw="20">
<![CDATA[
:767  %OP1_V_54_cast = sext i20 %fc_layer3_weights_V_139 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_54_cast"/></StgValue>
</operation>

<operation id="940" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="43" op_0_bw="24">
<![CDATA[
:769  %OP2_V_54_cast = sext i24 %input_V_load_55 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_54_cast"/></StgValue>
</operation>

<operation id="941" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:770  %p_Val2_4_54 = mul i43 %OP1_V_54_cast, %OP2_V_54_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_54"/></StgValue>
</operation>

<operation id="942" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="20" op_0_bw="10">
<![CDATA[
:775  %fc_layer3_weights_V_140 = load i20* %fc_layer3_weights_V_56, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_140"/></StgValue>
</operation>

<operation id="943" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="24" op_0_bw="7">
<![CDATA[
:777  %input_V_load_56 = load i24* %input_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_56"/></StgValue>
</operation>

<operation id="944" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="20" op_0_bw="10">
<![CDATA[
:784  %fc_layer3_weights_V_141 = load i20* %fc_layer3_weights_V_57, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_141"/></StgValue>
</operation>

<operation id="945" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="24" op_0_bw="7">
<![CDATA[
:786  %input_V_load_57 = load i24* %input_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_57"/></StgValue>
</operation>

<operation id="946" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="20" op_0_bw="10">
<![CDATA[
:793  %fc_layer3_weights_V_142 = load i20* %fc_layer3_weights_V_58, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_142"/></StgValue>
</operation>

<operation id="947" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="24" op_0_bw="7">
<![CDATA[
:795  %input_V_load_58 = load i24* %input_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_58"/></StgValue>
</operation>

<operation id="948" st_id="31" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="20" op_0_bw="10">
<![CDATA[
:802  %fc_layer3_weights_V_143 = load i20* %fc_layer3_weights_V_59, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_143"/></StgValue>
</operation>

<operation id="949" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="24" op_0_bw="7">
<![CDATA[
:804  %input_V_load_59 = load i24* %input_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_59"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="950" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:198  %tmp_287 = add i10 %tmp_cast5, -424

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="951" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="10">
<![CDATA[
:199  %tmp_307_cast = zext i10 %tmp_287 to i64

]]></Node>
<StgValue><ssdm name="tmp_307_cast"/></StgValue>
</operation>

<operation id="952" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %fc_layer3_weights_V_60 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_60"/></StgValue>
</operation>

<operation id="953" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:201  %tmp_288 = add i10 %tmp_cast5, -414

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="954" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="10">
<![CDATA[
:202  %tmp_308_cast = zext i10 %tmp_288 to i64

]]></Node>
<StgValue><ssdm name="tmp_308_cast"/></StgValue>
</operation>

<operation id="955" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %fc_layer3_weights_V_61 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_61"/></StgValue>
</operation>

<operation id="956" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:763  %tmp_37_53 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_364, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_53"/></StgValue>
</operation>

<operation id="957" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="44" op_0_bw="43">
<![CDATA[
:764  %tmp_3810_53_cast = sext i43 %p_Val2_4_53 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_53_cast"/></StgValue>
</operation>

<operation id="958" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:765  %p_Val2_5_53 = add i44 %tmp_37_53, %tmp_3810_53_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_53"/></StgValue>
</operation>

<operation id="959" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:771  %tmp_365 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_53, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="960" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:772  %tmp_37_54 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_365, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_54"/></StgValue>
</operation>

<operation id="961" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="44" op_0_bw="43">
<![CDATA[
:773  %tmp_3810_54_cast = sext i43 %p_Val2_4_54 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_54_cast"/></StgValue>
</operation>

<operation id="962" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:774  %p_Val2_5_54 = add i44 %tmp_37_54, %tmp_3810_54_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_54"/></StgValue>
</operation>

<operation id="963" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="43" op_0_bw="20">
<![CDATA[
:776  %OP1_V_55_cast = sext i20 %fc_layer3_weights_V_140 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_55_cast"/></StgValue>
</operation>

<operation id="964" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="43" op_0_bw="24">
<![CDATA[
:778  %OP2_V_55_cast = sext i24 %input_V_load_56 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_55_cast"/></StgValue>
</operation>

<operation id="965" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:779  %p_Val2_4_55 = mul i43 %OP1_V_55_cast, %OP2_V_55_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_55"/></StgValue>
</operation>

<operation id="966" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:780  %tmp_366 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_54, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="967" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="43" op_0_bw="20">
<![CDATA[
:785  %OP1_V_56_cast = sext i20 %fc_layer3_weights_V_141 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_56_cast"/></StgValue>
</operation>

<operation id="968" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="43" op_0_bw="24">
<![CDATA[
:787  %OP2_V_56_cast = sext i24 %input_V_load_57 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_56_cast"/></StgValue>
</operation>

<operation id="969" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:788  %p_Val2_4_56 = mul i43 %OP1_V_56_cast, %OP2_V_56_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_56"/></StgValue>
</operation>

<operation id="970" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="20" op_0_bw="10">
<![CDATA[
:793  %fc_layer3_weights_V_142 = load i20* %fc_layer3_weights_V_58, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_142"/></StgValue>
</operation>

<operation id="971" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="24" op_0_bw="7">
<![CDATA[
:795  %input_V_load_58 = load i24* %input_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_58"/></StgValue>
</operation>

<operation id="972" st_id="32" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="20" op_0_bw="10">
<![CDATA[
:802  %fc_layer3_weights_V_143 = load i20* %fc_layer3_weights_V_59, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_143"/></StgValue>
</operation>

<operation id="973" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="24" op_0_bw="7">
<![CDATA[
:804  %input_V_load_59 = load i24* %input_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_59"/></StgValue>
</operation>

<operation id="974" st_id="32" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="20" op_0_bw="10">
<![CDATA[
:811  %fc_layer3_weights_V_144 = load i20* %fc_layer3_weights_V_60, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_144"/></StgValue>
</operation>

<operation id="975" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="24" op_0_bw="7">
<![CDATA[
:813  %input_V_load_60 = load i24* %input_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_60"/></StgValue>
</operation>

<operation id="976" st_id="32" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="20" op_0_bw="10">
<![CDATA[
:820  %fc_layer3_weights_V_145 = load i20* %fc_layer3_weights_V_61, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_145"/></StgValue>
</operation>

<operation id="977" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="24" op_0_bw="7">
<![CDATA[
:822  %input_V_load_61 = load i24* %input_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_61"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="978" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:204  %tmp_289 = add i10 %tmp_cast5, -404

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="979" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="10">
<![CDATA[
:205  %tmp_309_cast = zext i10 %tmp_289 to i64

]]></Node>
<StgValue><ssdm name="tmp_309_cast"/></StgValue>
</operation>

<operation id="980" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %fc_layer3_weights_V_62 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_62"/></StgValue>
</operation>

<operation id="981" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:207  %tmp_290 = add i10 %tmp_cast5, -394

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="982" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="10">
<![CDATA[
:208  %tmp_310_cast = zext i10 %tmp_290 to i64

]]></Node>
<StgValue><ssdm name="tmp_310_cast"/></StgValue>
</operation>

<operation id="983" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %fc_layer3_weights_V_63 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_63"/></StgValue>
</operation>

<operation id="984" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:781  %tmp_37_55 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_366, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_55"/></StgValue>
</operation>

<operation id="985" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="44" op_0_bw="43">
<![CDATA[
:782  %tmp_3810_55_cast = sext i43 %p_Val2_4_55 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_55_cast"/></StgValue>
</operation>

<operation id="986" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:783  %p_Val2_5_55 = add i44 %tmp_37_55, %tmp_3810_55_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_55"/></StgValue>
</operation>

<operation id="987" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:789  %tmp_367 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_55, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="988" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:790  %tmp_37_56 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_367, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_56"/></StgValue>
</operation>

<operation id="989" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="44" op_0_bw="43">
<![CDATA[
:791  %tmp_3810_56_cast = sext i43 %p_Val2_4_56 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_56_cast"/></StgValue>
</operation>

<operation id="990" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:792  %p_Val2_5_56 = add i44 %tmp_37_56, %tmp_3810_56_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_56"/></StgValue>
</operation>

<operation id="991" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="43" op_0_bw="20">
<![CDATA[
:794  %OP1_V_57_cast = sext i20 %fc_layer3_weights_V_142 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_57_cast"/></StgValue>
</operation>

<operation id="992" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="43" op_0_bw="24">
<![CDATA[
:796  %OP2_V_57_cast = sext i24 %input_V_load_58 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_57_cast"/></StgValue>
</operation>

<operation id="993" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:797  %p_Val2_4_57 = mul i43 %OP1_V_57_cast, %OP2_V_57_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_57"/></StgValue>
</operation>

<operation id="994" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:798  %tmp_368 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_56, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="995" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="43" op_0_bw="20">
<![CDATA[
:803  %OP1_V_58_cast = sext i20 %fc_layer3_weights_V_143 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_58_cast"/></StgValue>
</operation>

<operation id="996" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="43" op_0_bw="24">
<![CDATA[
:805  %OP2_V_58_cast = sext i24 %input_V_load_59 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_58_cast"/></StgValue>
</operation>

<operation id="997" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:806  %p_Val2_4_58 = mul i43 %OP1_V_58_cast, %OP2_V_58_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_58"/></StgValue>
</operation>

<operation id="998" st_id="33" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="20" op_0_bw="10">
<![CDATA[
:811  %fc_layer3_weights_V_144 = load i20* %fc_layer3_weights_V_60, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_144"/></StgValue>
</operation>

<operation id="999" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="24" op_0_bw="7">
<![CDATA[
:813  %input_V_load_60 = load i24* %input_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_60"/></StgValue>
</operation>

<operation id="1000" st_id="33" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="20" op_0_bw="10">
<![CDATA[
:820  %fc_layer3_weights_V_145 = load i20* %fc_layer3_weights_V_61, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_145"/></StgValue>
</operation>

<operation id="1001" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="24" op_0_bw="7">
<![CDATA[
:822  %input_V_load_61 = load i24* %input_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_61"/></StgValue>
</operation>

<operation id="1002" st_id="33" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="20" op_0_bw="10">
<![CDATA[
:829  %fc_layer3_weights_V_146 = load i20* %fc_layer3_weights_V_62, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_146"/></StgValue>
</operation>

<operation id="1003" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="24" op_0_bw="7">
<![CDATA[
:831  %input_V_load_62 = load i24* %input_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_62"/></StgValue>
</operation>

<operation id="1004" st_id="33" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="20" op_0_bw="10">
<![CDATA[
:838  %fc_layer3_weights_V_147 = load i20* %fc_layer3_weights_V_63, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_147"/></StgValue>
</operation>

<operation id="1005" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="24" op_0_bw="7">
<![CDATA[
:840  %input_V_load_63 = load i24* %input_V_addr_63, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_63"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1006" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:210  %tmp_291 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 40, i4 %i)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1007" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211  %fc_layer3_weights_V_64 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_291

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_64"/></StgValue>
</operation>

<operation id="1008" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:212  %tmp_292 = add i10 %tmp_cast5, -374

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1009" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="10">
<![CDATA[
:213  %tmp_312_cast = zext i10 %tmp_292 to i64

]]></Node>
<StgValue><ssdm name="tmp_312_cast"/></StgValue>
</operation>

<operation id="1010" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %fc_layer3_weights_V_65 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_65"/></StgValue>
</operation>

<operation id="1011" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:799  %tmp_37_57 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_368, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_57"/></StgValue>
</operation>

<operation id="1012" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="44" op_0_bw="43">
<![CDATA[
:800  %tmp_3810_57_cast = sext i43 %p_Val2_4_57 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_57_cast"/></StgValue>
</operation>

<operation id="1013" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:801  %p_Val2_5_57 = add i44 %tmp_37_57, %tmp_3810_57_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_57"/></StgValue>
</operation>

<operation id="1014" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:807  %tmp_369 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_57, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1015" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:808  %tmp_37_58 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_369, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_58"/></StgValue>
</operation>

<operation id="1016" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="44" op_0_bw="43">
<![CDATA[
:809  %tmp_3810_58_cast = sext i43 %p_Val2_4_58 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_58_cast"/></StgValue>
</operation>

<operation id="1017" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:810  %p_Val2_5_58 = add i44 %tmp_37_58, %tmp_3810_58_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_58"/></StgValue>
</operation>

<operation id="1018" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="43" op_0_bw="20">
<![CDATA[
:812  %OP1_V_59_cast = sext i20 %fc_layer3_weights_V_144 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_59_cast"/></StgValue>
</operation>

<operation id="1019" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="43" op_0_bw="24">
<![CDATA[
:814  %OP2_V_59_cast = sext i24 %input_V_load_60 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_59_cast"/></StgValue>
</operation>

<operation id="1020" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:815  %p_Val2_4_59 = mul i43 %OP1_V_59_cast, %OP2_V_59_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_59"/></StgValue>
</operation>

<operation id="1021" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:816  %tmp_370 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_58, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1022" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="43" op_0_bw="20">
<![CDATA[
:821  %OP1_V_60_cast = sext i20 %fc_layer3_weights_V_145 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_60_cast"/></StgValue>
</operation>

<operation id="1023" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="43" op_0_bw="24">
<![CDATA[
:823  %OP2_V_60_cast = sext i24 %input_V_load_61 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_60_cast"/></StgValue>
</operation>

<operation id="1024" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:824  %p_Val2_4_60 = mul i43 %OP1_V_60_cast, %OP2_V_60_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_60"/></StgValue>
</operation>

<operation id="1025" st_id="34" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="20" op_0_bw="10">
<![CDATA[
:829  %fc_layer3_weights_V_146 = load i20* %fc_layer3_weights_V_62, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_146"/></StgValue>
</operation>

<operation id="1026" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="24" op_0_bw="7">
<![CDATA[
:831  %input_V_load_62 = load i24* %input_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_62"/></StgValue>
</operation>

<operation id="1027" st_id="34" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="20" op_0_bw="10">
<![CDATA[
:838  %fc_layer3_weights_V_147 = load i20* %fc_layer3_weights_V_63, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_147"/></StgValue>
</operation>

<operation id="1028" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="24" op_0_bw="7">
<![CDATA[
:840  %input_V_load_63 = load i24* %input_V_addr_63, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_63"/></StgValue>
</operation>

<operation id="1029" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="20" op_0_bw="10">
<![CDATA[
:847  %fc_layer3_weights_V_148 = load i20* %fc_layer3_weights_V_64, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_148"/></StgValue>
</operation>

<operation id="1030" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="24" op_0_bw="7">
<![CDATA[
:849  %input_V_load_64 = load i24* %input_V_addr_64, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_64"/></StgValue>
</operation>

<operation id="1031" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="20" op_0_bw="10">
<![CDATA[
:856  %fc_layer3_weights_V_149 = load i20* %fc_layer3_weights_V_65, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_149"/></StgValue>
</operation>

<operation id="1032" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="24" op_0_bw="7">
<![CDATA[
:858  %input_V_load_65 = load i24* %input_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_65"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1033" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:215  %tmp_293 = add i10 %tmp_cast5, -364

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1034" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="10">
<![CDATA[
:216  %tmp_313_cast = zext i10 %tmp_293 to i64

]]></Node>
<StgValue><ssdm name="tmp_313_cast"/></StgValue>
</operation>

<operation id="1035" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217  %fc_layer3_weights_V_66 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_66"/></StgValue>
</operation>

<operation id="1036" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:218  %tmp_294 = add i10 %tmp_cast5, -354

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1037" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="10">
<![CDATA[
:219  %tmp_314_cast = zext i10 %tmp_294 to i64

]]></Node>
<StgValue><ssdm name="tmp_314_cast"/></StgValue>
</operation>

<operation id="1038" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %fc_layer3_weights_V_67 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_67"/></StgValue>
</operation>

<operation id="1039" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:817  %tmp_37_59 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_370, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_59"/></StgValue>
</operation>

<operation id="1040" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="44" op_0_bw="43">
<![CDATA[
:818  %tmp_3810_59_cast = sext i43 %p_Val2_4_59 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_59_cast"/></StgValue>
</operation>

<operation id="1041" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:819  %p_Val2_5_59 = add i44 %tmp_37_59, %tmp_3810_59_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_59"/></StgValue>
</operation>

<operation id="1042" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:825  %tmp_371 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_59, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="1043" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:826  %tmp_37_60 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_371, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_60"/></StgValue>
</operation>

<operation id="1044" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="44" op_0_bw="43">
<![CDATA[
:827  %tmp_3810_60_cast = sext i43 %p_Val2_4_60 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_60_cast"/></StgValue>
</operation>

<operation id="1045" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:828  %p_Val2_5_60 = add i44 %tmp_37_60, %tmp_3810_60_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_60"/></StgValue>
</operation>

<operation id="1046" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="43" op_0_bw="20">
<![CDATA[
:830  %OP1_V_61_cast = sext i20 %fc_layer3_weights_V_146 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_61_cast"/></StgValue>
</operation>

<operation id="1047" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="43" op_0_bw="24">
<![CDATA[
:832  %OP2_V_61_cast = sext i24 %input_V_load_62 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_61_cast"/></StgValue>
</operation>

<operation id="1048" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:833  %p_Val2_4_61 = mul i43 %OP1_V_61_cast, %OP2_V_61_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_61"/></StgValue>
</operation>

<operation id="1049" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:834  %tmp_372 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_60, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1050" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="43" op_0_bw="20">
<![CDATA[
:839  %OP1_V_62_cast = sext i20 %fc_layer3_weights_V_147 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_62_cast"/></StgValue>
</operation>

<operation id="1051" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="43" op_0_bw="24">
<![CDATA[
:841  %OP2_V_62_cast = sext i24 %input_V_load_63 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_62_cast"/></StgValue>
</operation>

<operation id="1052" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:842  %p_Val2_4_62 = mul i43 %OP1_V_62_cast, %OP2_V_62_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_62"/></StgValue>
</operation>

<operation id="1053" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="20" op_0_bw="10">
<![CDATA[
:847  %fc_layer3_weights_V_148 = load i20* %fc_layer3_weights_V_64, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_148"/></StgValue>
</operation>

<operation id="1054" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="24" op_0_bw="7">
<![CDATA[
:849  %input_V_load_64 = load i24* %input_V_addr_64, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_64"/></StgValue>
</operation>

<operation id="1055" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="20" op_0_bw="10">
<![CDATA[
:856  %fc_layer3_weights_V_149 = load i20* %fc_layer3_weights_V_65, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_149"/></StgValue>
</operation>

<operation id="1056" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="24" op_0_bw="7">
<![CDATA[
:858  %input_V_load_65 = load i24* %input_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_65"/></StgValue>
</operation>

<operation id="1057" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="20" op_0_bw="10">
<![CDATA[
:865  %fc_layer3_weights_V_150 = load i20* %fc_layer3_weights_V_66, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_150"/></StgValue>
</operation>

<operation id="1058" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="7">
<![CDATA[
:867  %input_V_load_66 = load i24* %input_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_66"/></StgValue>
</operation>

<operation id="1059" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="20" op_0_bw="10">
<![CDATA[
:874  %fc_layer3_weights_V_151 = load i20* %fc_layer3_weights_V_67, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_151"/></StgValue>
</operation>

<operation id="1060" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="7">
<![CDATA[
:876  %input_V_load_67 = load i24* %input_V_addr_67, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_67"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1061" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:221  %tmp_295 = add i10 %tmp_cast5, -344

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1062" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="10">
<![CDATA[
:222  %tmp_315_cast = zext i10 %tmp_295 to i64

]]></Node>
<StgValue><ssdm name="tmp_315_cast"/></StgValue>
</operation>

<operation id="1063" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %fc_layer3_weights_V_68 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_68"/></StgValue>
</operation>

<operation id="1064" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:224  %tmp_296 = add i10 %tmp_cast5, -334

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1065" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="10">
<![CDATA[
:225  %tmp_316_cast = zext i10 %tmp_296 to i64

]]></Node>
<StgValue><ssdm name="tmp_316_cast"/></StgValue>
</operation>

<operation id="1066" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %fc_layer3_weights_V_69 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_69"/></StgValue>
</operation>

<operation id="1067" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:835  %tmp_37_61 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_372, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_61"/></StgValue>
</operation>

<operation id="1068" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="44" op_0_bw="43">
<![CDATA[
:836  %tmp_3810_61_cast = sext i43 %p_Val2_4_61 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_61_cast"/></StgValue>
</operation>

<operation id="1069" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:837  %p_Val2_5_61 = add i44 %tmp_37_61, %tmp_3810_61_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_61"/></StgValue>
</operation>

<operation id="1070" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:843  %tmp_373 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_61, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="1071" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:844  %tmp_37_62 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_373, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_62"/></StgValue>
</operation>

<operation id="1072" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="44" op_0_bw="43">
<![CDATA[
:845  %tmp_3810_62_cast = sext i43 %p_Val2_4_62 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_62_cast"/></StgValue>
</operation>

<operation id="1073" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:846  %p_Val2_5_62 = add i44 %tmp_37_62, %tmp_3810_62_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_62"/></StgValue>
</operation>

<operation id="1074" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="43" op_0_bw="20">
<![CDATA[
:848  %OP1_V_63_cast = sext i20 %fc_layer3_weights_V_148 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_63_cast"/></StgValue>
</operation>

<operation id="1075" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="43" op_0_bw="24">
<![CDATA[
:850  %OP2_V_63_cast = sext i24 %input_V_load_64 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_63_cast"/></StgValue>
</operation>

<operation id="1076" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:851  %p_Val2_4_63 = mul i43 %OP1_V_63_cast, %OP2_V_63_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_63"/></StgValue>
</operation>

<operation id="1077" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:852  %tmp_374 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_62, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1078" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="43" op_0_bw="20">
<![CDATA[
:857  %OP1_V_64_cast = sext i20 %fc_layer3_weights_V_149 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_64_cast"/></StgValue>
</operation>

<operation id="1079" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="43" op_0_bw="24">
<![CDATA[
:859  %OP2_V_64_cast = sext i24 %input_V_load_65 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_64_cast"/></StgValue>
</operation>

<operation id="1080" st_id="36" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:860  %p_Val2_4_64 = mul i43 %OP1_V_64_cast, %OP2_V_64_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_64"/></StgValue>
</operation>

<operation id="1081" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="20" op_0_bw="10">
<![CDATA[
:865  %fc_layer3_weights_V_150 = load i20* %fc_layer3_weights_V_66, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_150"/></StgValue>
</operation>

<operation id="1082" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="7">
<![CDATA[
:867  %input_V_load_66 = load i24* %input_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_66"/></StgValue>
</operation>

<operation id="1083" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="20" op_0_bw="10">
<![CDATA[
:874  %fc_layer3_weights_V_151 = load i20* %fc_layer3_weights_V_67, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_151"/></StgValue>
</operation>

<operation id="1084" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="7">
<![CDATA[
:876  %input_V_load_67 = load i24* %input_V_addr_67, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_67"/></StgValue>
</operation>

<operation id="1085" st_id="36" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="20" op_0_bw="10">
<![CDATA[
:883  %fc_layer3_weights_V_152 = load i20* %fc_layer3_weights_V_68, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_152"/></StgValue>
</operation>

<operation id="1086" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="24" op_0_bw="7">
<![CDATA[
:885  %input_V_load_68 = load i24* %input_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_68"/></StgValue>
</operation>

<operation id="1087" st_id="36" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="20" op_0_bw="10">
<![CDATA[
:892  %fc_layer3_weights_V_153 = load i20* %fc_layer3_weights_V_69, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_153"/></StgValue>
</operation>

<operation id="1088" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="24" op_0_bw="7">
<![CDATA[
:894  %input_V_load_69 = load i24* %input_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_69"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1089" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:227  %tmp_297 = add i10 %tmp_cast5, -324

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1090" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="10">
<![CDATA[
:228  %tmp_317_cast = zext i10 %tmp_297 to i64

]]></Node>
<StgValue><ssdm name="tmp_317_cast"/></StgValue>
</operation>

<operation id="1091" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229  %fc_layer3_weights_V_70 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_70"/></StgValue>
</operation>

<operation id="1092" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:230  %tmp_298 = add i10 %tmp_cast5, -314

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1093" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
:231  %tmp_318_cast = zext i10 %tmp_298 to i64

]]></Node>
<StgValue><ssdm name="tmp_318_cast"/></StgValue>
</operation>

<operation id="1094" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %fc_layer3_weights_V_71 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_71"/></StgValue>
</operation>

<operation id="1095" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:853  %tmp_37_63 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_374, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_63"/></StgValue>
</operation>

<operation id="1096" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="44" op_0_bw="43">
<![CDATA[
:854  %tmp_3810_63_cast = sext i43 %p_Val2_4_63 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_63_cast"/></StgValue>
</operation>

<operation id="1097" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:855  %p_Val2_5_63 = add i44 %tmp_37_63, %tmp_3810_63_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_63"/></StgValue>
</operation>

<operation id="1098" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:861  %tmp_375 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_63, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1099" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:862  %tmp_37_64 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_375, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_64"/></StgValue>
</operation>

<operation id="1100" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="44" op_0_bw="43">
<![CDATA[
:863  %tmp_3810_64_cast = sext i43 %p_Val2_4_64 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_64_cast"/></StgValue>
</operation>

<operation id="1101" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:864  %p_Val2_5_64 = add i44 %tmp_37_64, %tmp_3810_64_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_64"/></StgValue>
</operation>

<operation id="1102" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="43" op_0_bw="20">
<![CDATA[
:866  %OP1_V_65_cast = sext i20 %fc_layer3_weights_V_150 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_65_cast"/></StgValue>
</operation>

<operation id="1103" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="43" op_0_bw="24">
<![CDATA[
:868  %OP2_V_65_cast = sext i24 %input_V_load_66 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_65_cast"/></StgValue>
</operation>

<operation id="1104" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:869  %p_Val2_4_65 = mul i43 %OP1_V_65_cast, %OP2_V_65_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_65"/></StgValue>
</operation>

<operation id="1105" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:870  %tmp_376 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_64, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1106" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="43" op_0_bw="20">
<![CDATA[
:875  %OP1_V_66_cast = sext i20 %fc_layer3_weights_V_151 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_66_cast"/></StgValue>
</operation>

<operation id="1107" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="43" op_0_bw="24">
<![CDATA[
:877  %OP2_V_66_cast = sext i24 %input_V_load_67 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_66_cast"/></StgValue>
</operation>

<operation id="1108" st_id="37" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:878  %p_Val2_4_66 = mul i43 %OP1_V_66_cast, %OP2_V_66_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_66"/></StgValue>
</operation>

<operation id="1109" st_id="37" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="20" op_0_bw="10">
<![CDATA[
:883  %fc_layer3_weights_V_152 = load i20* %fc_layer3_weights_V_68, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_152"/></StgValue>
</operation>

<operation id="1110" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="24" op_0_bw="7">
<![CDATA[
:885  %input_V_load_68 = load i24* %input_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_68"/></StgValue>
</operation>

<operation id="1111" st_id="37" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="20" op_0_bw="10">
<![CDATA[
:892  %fc_layer3_weights_V_153 = load i20* %fc_layer3_weights_V_69, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_153"/></StgValue>
</operation>

<operation id="1112" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="24" op_0_bw="7">
<![CDATA[
:894  %input_V_load_69 = load i24* %input_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_69"/></StgValue>
</operation>

<operation id="1113" st_id="37" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="20" op_0_bw="10">
<![CDATA[
:901  %fc_layer3_weights_V_154 = load i20* %fc_layer3_weights_V_70, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_154"/></StgValue>
</operation>

<operation id="1114" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="24" op_0_bw="7">
<![CDATA[
:903  %input_V_load_70 = load i24* %input_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_70"/></StgValue>
</operation>

<operation id="1115" st_id="37" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="20" op_0_bw="10">
<![CDATA[
:910  %fc_layer3_weights_V_155 = load i20* %fc_layer3_weights_V_71, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_155"/></StgValue>
</operation>

<operation id="1116" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="24" op_0_bw="7">
<![CDATA[
:912  %input_V_load_71 = load i24* %input_V_addr_71, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_71"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1117" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:233  %tmp_299 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 45, i4 %i)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1118" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:234  %fc_layer3_weights_V_72 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_299

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_72"/></StgValue>
</operation>

<operation id="1119" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:235  %tmp_300 = add i10 %tmp_cast5, -294

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1120" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="10">
<![CDATA[
:236  %tmp_320_cast = zext i10 %tmp_300 to i64

]]></Node>
<StgValue><ssdm name="tmp_320_cast"/></StgValue>
</operation>

<operation id="1121" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237  %fc_layer3_weights_V_73 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_73"/></StgValue>
</operation>

<operation id="1122" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:871  %tmp_37_65 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_376, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_65"/></StgValue>
</operation>

<operation id="1123" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="44" op_0_bw="43">
<![CDATA[
:872  %tmp_3810_65_cast = sext i43 %p_Val2_4_65 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_65_cast"/></StgValue>
</operation>

<operation id="1124" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:873  %p_Val2_5_65 = add i44 %tmp_37_65, %tmp_3810_65_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_65"/></StgValue>
</operation>

<operation id="1125" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:879  %tmp_377 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_65, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1126" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:880  %tmp_37_66 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_377, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_66"/></StgValue>
</operation>

<operation id="1127" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="44" op_0_bw="43">
<![CDATA[
:881  %tmp_3810_66_cast = sext i43 %p_Val2_4_66 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_66_cast"/></StgValue>
</operation>

<operation id="1128" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:882  %p_Val2_5_66 = add i44 %tmp_37_66, %tmp_3810_66_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_66"/></StgValue>
</operation>

<operation id="1129" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="43" op_0_bw="20">
<![CDATA[
:884  %OP1_V_67_cast = sext i20 %fc_layer3_weights_V_152 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_67_cast"/></StgValue>
</operation>

<operation id="1130" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="43" op_0_bw="24">
<![CDATA[
:886  %OP2_V_67_cast = sext i24 %input_V_load_68 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_67_cast"/></StgValue>
</operation>

<operation id="1131" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:887  %p_Val2_4_67 = mul i43 %OP1_V_67_cast, %OP2_V_67_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_67"/></StgValue>
</operation>

<operation id="1132" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:888  %tmp_378 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_66, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1133" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="43" op_0_bw="20">
<![CDATA[
:893  %OP1_V_68_cast = sext i20 %fc_layer3_weights_V_153 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_68_cast"/></StgValue>
</operation>

<operation id="1134" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="43" op_0_bw="24">
<![CDATA[
:895  %OP2_V_68_cast = sext i24 %input_V_load_69 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_68_cast"/></StgValue>
</operation>

<operation id="1135" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:896  %p_Val2_4_68 = mul i43 %OP1_V_68_cast, %OP2_V_68_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_68"/></StgValue>
</operation>

<operation id="1136" st_id="38" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="20" op_0_bw="10">
<![CDATA[
:901  %fc_layer3_weights_V_154 = load i20* %fc_layer3_weights_V_70, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_154"/></StgValue>
</operation>

<operation id="1137" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="24" op_0_bw="7">
<![CDATA[
:903  %input_V_load_70 = load i24* %input_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_70"/></StgValue>
</operation>

<operation id="1138" st_id="38" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="20" op_0_bw="10">
<![CDATA[
:910  %fc_layer3_weights_V_155 = load i20* %fc_layer3_weights_V_71, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_155"/></StgValue>
</operation>

<operation id="1139" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="24" op_0_bw="7">
<![CDATA[
:912  %input_V_load_71 = load i24* %input_V_addr_71, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_71"/></StgValue>
</operation>

<operation id="1140" st_id="38" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="20" op_0_bw="10">
<![CDATA[
:919  %fc_layer3_weights_V_156 = load i20* %fc_layer3_weights_V_72, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_156"/></StgValue>
</operation>

<operation id="1141" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="24" op_0_bw="7">
<![CDATA[
:921  %input_V_load_72 = load i24* %input_V_addr_72, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_72"/></StgValue>
</operation>

<operation id="1142" st_id="38" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="20" op_0_bw="10">
<![CDATA[
:928  %fc_layer3_weights_V_157 = load i20* %fc_layer3_weights_V_73, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_157"/></StgValue>
</operation>

<operation id="1143" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="24" op_0_bw="7">
<![CDATA[
:930  %input_V_load_73 = load i24* %input_V_addr_73, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_73"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1144" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:238  %tmp_301 = add i10 %tmp_cast5, -284

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1145" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="10">
<![CDATA[
:239  %tmp_321_cast = zext i10 %tmp_301 to i64

]]></Node>
<StgValue><ssdm name="tmp_321_cast"/></StgValue>
</operation>

<operation id="1146" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:240  %fc_layer3_weights_V_74 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_74"/></StgValue>
</operation>

<operation id="1147" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:241  %tmp_302 = add i10 %tmp_cast5, -274

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1148" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="10">
<![CDATA[
:242  %tmp_322_cast = zext i10 %tmp_302 to i64

]]></Node>
<StgValue><ssdm name="tmp_322_cast"/></StgValue>
</operation>

<operation id="1149" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243  %fc_layer3_weights_V_75 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_75"/></StgValue>
</operation>

<operation id="1150" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:889  %tmp_37_67 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_378, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_67"/></StgValue>
</operation>

<operation id="1151" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="44" op_0_bw="43">
<![CDATA[
:890  %tmp_3810_67_cast = sext i43 %p_Val2_4_67 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_67_cast"/></StgValue>
</operation>

<operation id="1152" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:891  %p_Val2_5_67 = add i44 %tmp_37_67, %tmp_3810_67_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_67"/></StgValue>
</operation>

<operation id="1153" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:897  %tmp_379 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_67, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1154" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:898  %tmp_37_68 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_379, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_68"/></StgValue>
</operation>

<operation id="1155" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="44" op_0_bw="43">
<![CDATA[
:899  %tmp_3810_68_cast = sext i43 %p_Val2_4_68 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_68_cast"/></StgValue>
</operation>

<operation id="1156" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:900  %p_Val2_5_68 = add i44 %tmp_37_68, %tmp_3810_68_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_68"/></StgValue>
</operation>

<operation id="1157" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="43" op_0_bw="20">
<![CDATA[
:902  %OP1_V_69_cast = sext i20 %fc_layer3_weights_V_154 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_69_cast"/></StgValue>
</operation>

<operation id="1158" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="43" op_0_bw="24">
<![CDATA[
:904  %OP2_V_69_cast = sext i24 %input_V_load_70 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_69_cast"/></StgValue>
</operation>

<operation id="1159" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:905  %p_Val2_4_69 = mul i43 %OP1_V_69_cast, %OP2_V_69_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_69"/></StgValue>
</operation>

<operation id="1160" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:906  %tmp_380 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_68, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1161" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="43" op_0_bw="20">
<![CDATA[
:911  %OP1_V_70_cast = sext i20 %fc_layer3_weights_V_155 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_70_cast"/></StgValue>
</operation>

<operation id="1162" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="43" op_0_bw="24">
<![CDATA[
:913  %OP2_V_70_cast = sext i24 %input_V_load_71 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_70_cast"/></StgValue>
</operation>

<operation id="1163" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:914  %p_Val2_4_70 = mul i43 %OP1_V_70_cast, %OP2_V_70_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_70"/></StgValue>
</operation>

<operation id="1164" st_id="39" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="20" op_0_bw="10">
<![CDATA[
:919  %fc_layer3_weights_V_156 = load i20* %fc_layer3_weights_V_72, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_156"/></StgValue>
</operation>

<operation id="1165" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="24" op_0_bw="7">
<![CDATA[
:921  %input_V_load_72 = load i24* %input_V_addr_72, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_72"/></StgValue>
</operation>

<operation id="1166" st_id="39" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="20" op_0_bw="10">
<![CDATA[
:928  %fc_layer3_weights_V_157 = load i20* %fc_layer3_weights_V_73, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_157"/></StgValue>
</operation>

<operation id="1167" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="24" op_0_bw="7">
<![CDATA[
:930  %input_V_load_73 = load i24* %input_V_addr_73, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_73"/></StgValue>
</operation>

<operation id="1168" st_id="39" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="20" op_0_bw="10">
<![CDATA[
:937  %fc_layer3_weights_V_158 = load i20* %fc_layer3_weights_V_74, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_158"/></StgValue>
</operation>

<operation id="1169" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="24" op_0_bw="7">
<![CDATA[
:939  %input_V_load_74 = load i24* %input_V_addr_74, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_74"/></StgValue>
</operation>

<operation id="1170" st_id="39" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="20" op_0_bw="10">
<![CDATA[
:946  %fc_layer3_weights_V_159 = load i20* %fc_layer3_weights_V_75, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_159"/></StgValue>
</operation>

<operation id="1171" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="7">
<![CDATA[
:948  %input_V_load_75 = load i24* %input_V_addr_75, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_75"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1172" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:244  %tmp_303 = add i10 %tmp_cast5, -264

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1173" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="10">
<![CDATA[
:245  %tmp_323_cast = zext i10 %tmp_303 to i64

]]></Node>
<StgValue><ssdm name="tmp_323_cast"/></StgValue>
</operation>

<operation id="1174" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:246  %fc_layer3_weights_V_76 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_76"/></StgValue>
</operation>

<operation id="1175" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:247  %tmp_304 = add i9 %tmp_cast5_cast, -254

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1176" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="9">
<![CDATA[
:248  %tmp_324_cast1 = sext i9 %tmp_304 to i10

]]></Node>
<StgValue><ssdm name="tmp_324_cast1"/></StgValue>
</operation>

<operation id="1177" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="10">
<![CDATA[
:249  %tmp_324_cast = zext i10 %tmp_324_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_324_cast"/></StgValue>
</operation>

<operation id="1178" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250  %fc_layer3_weights_V_77 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_77"/></StgValue>
</operation>

<operation id="1179" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:907  %tmp_37_69 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_380, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_69"/></StgValue>
</operation>

<operation id="1180" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="44" op_0_bw="43">
<![CDATA[
:908  %tmp_3810_69_cast = sext i43 %p_Val2_4_69 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_69_cast"/></StgValue>
</operation>

<operation id="1181" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:909  %p_Val2_5_69 = add i44 %tmp_37_69, %tmp_3810_69_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_69"/></StgValue>
</operation>

<operation id="1182" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:915  %tmp_381 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_69, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="1183" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:916  %tmp_37_70 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_381, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_70"/></StgValue>
</operation>

<operation id="1184" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="44" op_0_bw="43">
<![CDATA[
:917  %tmp_3810_70_cast = sext i43 %p_Val2_4_70 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_70_cast"/></StgValue>
</operation>

<operation id="1185" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:918  %p_Val2_5_70 = add i44 %tmp_37_70, %tmp_3810_70_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_70"/></StgValue>
</operation>

<operation id="1186" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="43" op_0_bw="20">
<![CDATA[
:920  %OP1_V_71_cast = sext i20 %fc_layer3_weights_V_156 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_71_cast"/></StgValue>
</operation>

<operation id="1187" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="43" op_0_bw="24">
<![CDATA[
:922  %OP2_V_71_cast = sext i24 %input_V_load_72 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_71_cast"/></StgValue>
</operation>

<operation id="1188" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:923  %p_Val2_4_71 = mul i43 %OP1_V_71_cast, %OP2_V_71_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_71"/></StgValue>
</operation>

<operation id="1189" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:924  %tmp_382 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_70, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1190" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="43" op_0_bw="20">
<![CDATA[
:929  %OP1_V_72_cast = sext i20 %fc_layer3_weights_V_157 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_72_cast"/></StgValue>
</operation>

<operation id="1191" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="43" op_0_bw="24">
<![CDATA[
:931  %OP2_V_72_cast = sext i24 %input_V_load_73 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_72_cast"/></StgValue>
</operation>

<operation id="1192" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:932  %p_Val2_4_72 = mul i43 %OP1_V_72_cast, %OP2_V_72_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_72"/></StgValue>
</operation>

<operation id="1193" st_id="40" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="20" op_0_bw="10">
<![CDATA[
:937  %fc_layer3_weights_V_158 = load i20* %fc_layer3_weights_V_74, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_158"/></StgValue>
</operation>

<operation id="1194" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="24" op_0_bw="7">
<![CDATA[
:939  %input_V_load_74 = load i24* %input_V_addr_74, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_74"/></StgValue>
</operation>

<operation id="1195" st_id="40" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="20" op_0_bw="10">
<![CDATA[
:946  %fc_layer3_weights_V_159 = load i20* %fc_layer3_weights_V_75, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_159"/></StgValue>
</operation>

<operation id="1196" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="7">
<![CDATA[
:948  %input_V_load_75 = load i24* %input_V_addr_75, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_75"/></StgValue>
</operation>

<operation id="1197" st_id="40" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="20" op_0_bw="10">
<![CDATA[
:955  %fc_layer3_weights_V_160 = load i20* %fc_layer3_weights_V_76, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_160"/></StgValue>
</operation>

<operation id="1198" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="24" op_0_bw="7">
<![CDATA[
:957  %input_V_load_76 = load i24* %input_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_76"/></StgValue>
</operation>

<operation id="1199" st_id="40" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="20" op_0_bw="10">
<![CDATA[
:964  %fc_layer3_weights_V_161 = load i20* %fc_layer3_weights_V_77, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_161"/></StgValue>
</operation>

<operation id="1200" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="24" op_0_bw="7">
<![CDATA[
:966  %input_V_load_77 = load i24* %input_V_addr_77, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_77"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1201" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:251  %tmp_305 = add i9 %tmp_cast5_cast, -244

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1202" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="9">
<![CDATA[
:252  %tmp_325_cast1 = sext i9 %tmp_305 to i10

]]></Node>
<StgValue><ssdm name="tmp_325_cast1"/></StgValue>
</operation>

<operation id="1203" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="10">
<![CDATA[
:253  %tmp_325_cast = zext i10 %tmp_325_cast1 to i64

]]></Node>
<StgValue><ssdm name="tmp_325_cast"/></StgValue>
</operation>

<operation id="1204" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %fc_layer3_weights_V_78 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_78"/></StgValue>
</operation>

<operation id="1205" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:255  %tmp_306 = add i9 %tmp_cast5_cast, -234

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1206" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="9">
<![CDATA[
:256  %tmp_326_cast9 = sext i9 %tmp_306 to i10

]]></Node>
<StgValue><ssdm name="tmp_326_cast9"/></StgValue>
</operation>

<operation id="1207" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="10">
<![CDATA[
:257  %tmp_326_cast = zext i10 %tmp_326_cast9 to i64

]]></Node>
<StgValue><ssdm name="tmp_326_cast"/></StgValue>
</operation>

<operation id="1208" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:258  %fc_layer3_weights_V_79 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_79"/></StgValue>
</operation>

<operation id="1209" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:925  %tmp_37_71 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_382, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_71"/></StgValue>
</operation>

<operation id="1210" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="44" op_0_bw="43">
<![CDATA[
:926  %tmp_3810_71_cast = sext i43 %p_Val2_4_71 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_71_cast"/></StgValue>
</operation>

<operation id="1211" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:927  %p_Val2_5_71 = add i44 %tmp_37_71, %tmp_3810_71_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_71"/></StgValue>
</operation>

<operation id="1212" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:933  %tmp_383 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_71, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="1213" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:934  %tmp_37_72 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_383, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_72"/></StgValue>
</operation>

<operation id="1214" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="44" op_0_bw="43">
<![CDATA[
:935  %tmp_3810_72_cast = sext i43 %p_Val2_4_72 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_72_cast"/></StgValue>
</operation>

<operation id="1215" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:936  %p_Val2_5_72 = add i44 %tmp_37_72, %tmp_3810_72_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_72"/></StgValue>
</operation>

<operation id="1216" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="43" op_0_bw="20">
<![CDATA[
:938  %OP1_V_73_cast = sext i20 %fc_layer3_weights_V_158 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_73_cast"/></StgValue>
</operation>

<operation id="1217" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="43" op_0_bw="24">
<![CDATA[
:940  %OP2_V_73_cast = sext i24 %input_V_load_74 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_73_cast"/></StgValue>
</operation>

<operation id="1218" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:941  %p_Val2_4_73 = mul i43 %OP1_V_73_cast, %OP2_V_73_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_73"/></StgValue>
</operation>

<operation id="1219" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:942  %tmp_384 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_72, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1220" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="43" op_0_bw="20">
<![CDATA[
:947  %OP1_V_74_cast = sext i20 %fc_layer3_weights_V_159 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_74_cast"/></StgValue>
</operation>

<operation id="1221" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="43" op_0_bw="24">
<![CDATA[
:949  %OP2_V_74_cast = sext i24 %input_V_load_75 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_74_cast"/></StgValue>
</operation>

<operation id="1222" st_id="41" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:950  %p_Val2_4_74 = mul i43 %OP1_V_74_cast, %OP2_V_74_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_74"/></StgValue>
</operation>

<operation id="1223" st_id="41" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="20" op_0_bw="10">
<![CDATA[
:955  %fc_layer3_weights_V_160 = load i20* %fc_layer3_weights_V_76, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_160"/></StgValue>
</operation>

<operation id="1224" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="24" op_0_bw="7">
<![CDATA[
:957  %input_V_load_76 = load i24* %input_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_76"/></StgValue>
</operation>

<operation id="1225" st_id="41" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="20" op_0_bw="10">
<![CDATA[
:964  %fc_layer3_weights_V_161 = load i20* %fc_layer3_weights_V_77, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_161"/></StgValue>
</operation>

<operation id="1226" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="24" op_0_bw="7">
<![CDATA[
:966  %input_V_load_77 = load i24* %input_V_addr_77, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_77"/></StgValue>
</operation>

<operation id="1227" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="20" op_0_bw="10">
<![CDATA[
:973  %fc_layer3_weights_V_162 = load i20* %fc_layer3_weights_V_78, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_162"/></StgValue>
</operation>

<operation id="1228" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="24" op_0_bw="7">
<![CDATA[
:975  %input_V_load_78 = load i24* %input_V_addr_78, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_78"/></StgValue>
</operation>

<operation id="1229" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="20" op_0_bw="10">
<![CDATA[
:982  %fc_layer3_weights_V_163 = load i20* %fc_layer3_weights_V_79, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_163"/></StgValue>
</operation>

<operation id="1230" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="24" op_0_bw="7">
<![CDATA[
:984  %input_V_load_79 = load i24* %input_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_79"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1231" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
:259  %tmp_307 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 50, i4 %i)

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1232" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %fc_layer3_weights_V_80 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_307

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_80"/></StgValue>
</operation>

<operation id="1233" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:261  %tmp_308 = add i9 %tmp_cast5_cast, -214

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1234" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="9">
<![CDATA[
:262  %tmp_328_cast8 = sext i9 %tmp_308 to i10

]]></Node>
<StgValue><ssdm name="tmp_328_cast8"/></StgValue>
</operation>

<operation id="1235" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="10">
<![CDATA[
:263  %tmp_328_cast = zext i10 %tmp_328_cast8 to i64

]]></Node>
<StgValue><ssdm name="tmp_328_cast"/></StgValue>
</operation>

<operation id="1236" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:264  %fc_layer3_weights_V_81 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_81"/></StgValue>
</operation>

<operation id="1237" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:943  %tmp_37_73 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_384, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_73"/></StgValue>
</operation>

<operation id="1238" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="44" op_0_bw="43">
<![CDATA[
:944  %tmp_3810_73_cast = sext i43 %p_Val2_4_73 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_73_cast"/></StgValue>
</operation>

<operation id="1239" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:945  %p_Val2_5_73 = add i44 %tmp_37_73, %tmp_3810_73_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_73"/></StgValue>
</operation>

<operation id="1240" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:951  %tmp_385 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_73, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1241" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:952  %tmp_37_74 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_385, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_74"/></StgValue>
</operation>

<operation id="1242" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="44" op_0_bw="43">
<![CDATA[
:953  %tmp_3810_74_cast = sext i43 %p_Val2_4_74 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_74_cast"/></StgValue>
</operation>

<operation id="1243" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:954  %p_Val2_5_74 = add i44 %tmp_37_74, %tmp_3810_74_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_74"/></StgValue>
</operation>

<operation id="1244" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="43" op_0_bw="20">
<![CDATA[
:956  %OP1_V_75_cast = sext i20 %fc_layer3_weights_V_160 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_75_cast"/></StgValue>
</operation>

<operation id="1245" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="43" op_0_bw="24">
<![CDATA[
:958  %OP2_V_75_cast = sext i24 %input_V_load_76 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_75_cast"/></StgValue>
</operation>

<operation id="1246" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:959  %p_Val2_4_75 = mul i43 %OP1_V_75_cast, %OP2_V_75_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_75"/></StgValue>
</operation>

<operation id="1247" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:960  %tmp_386 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_74, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="1248" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="43" op_0_bw="20">
<![CDATA[
:965  %OP1_V_76_cast = sext i20 %fc_layer3_weights_V_161 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_76_cast"/></StgValue>
</operation>

<operation id="1249" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="43" op_0_bw="24">
<![CDATA[
:967  %OP2_V_76_cast = sext i24 %input_V_load_77 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_76_cast"/></StgValue>
</operation>

<operation id="1250" st_id="42" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:968  %p_Val2_4_76 = mul i43 %OP1_V_76_cast, %OP2_V_76_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_76"/></StgValue>
</operation>

<operation id="1251" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="20" op_0_bw="10">
<![CDATA[
:973  %fc_layer3_weights_V_162 = load i20* %fc_layer3_weights_V_78, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_162"/></StgValue>
</operation>

<operation id="1252" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="24" op_0_bw="7">
<![CDATA[
:975  %input_V_load_78 = load i24* %input_V_addr_78, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_78"/></StgValue>
</operation>

<operation id="1253" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="20" op_0_bw="10">
<![CDATA[
:982  %fc_layer3_weights_V_163 = load i20* %fc_layer3_weights_V_79, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_163"/></StgValue>
</operation>

<operation id="1254" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="24" op_0_bw="7">
<![CDATA[
:984  %input_V_load_79 = load i24* %input_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_79"/></StgValue>
</operation>

<operation id="1255" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="20" op_0_bw="10">
<![CDATA[
:991  %fc_layer3_weights_V_164 = load i20* %fc_layer3_weights_V_80, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_164"/></StgValue>
</operation>

<operation id="1256" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="24" op_0_bw="7">
<![CDATA[
:993  %input_V_load_80 = load i24* %input_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_80"/></StgValue>
</operation>

<operation id="1257" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="20" op_0_bw="10">
<![CDATA[
:1000  %fc_layer3_weights_V_165 = load i20* %fc_layer3_weights_V_81, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_165"/></StgValue>
</operation>

<operation id="1258" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="24" op_0_bw="7">
<![CDATA[
:1002  %input_V_load_81 = load i24* %input_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_81"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1259" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:265  %tmp_309 = add i9 %tmp_cast5_cast, -204

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1260" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="9">
<![CDATA[
:266  %tmp_329_cast7 = sext i9 %tmp_309 to i10

]]></Node>
<StgValue><ssdm name="tmp_329_cast7"/></StgValue>
</operation>

<operation id="1261" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
:267  %tmp_329_cast = zext i10 %tmp_329_cast7 to i64

]]></Node>
<StgValue><ssdm name="tmp_329_cast"/></StgValue>
</operation>

<operation id="1262" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268  %fc_layer3_weights_V_82 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_82"/></StgValue>
</operation>

<operation id="1263" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:269  %tmp_310 = add i9 %tmp_cast5_cast, -194

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1264" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="9">
<![CDATA[
:270  %tmp_330_cast6 = sext i9 %tmp_310 to i10

]]></Node>
<StgValue><ssdm name="tmp_330_cast6"/></StgValue>
</operation>

<operation id="1265" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="10">
<![CDATA[
:271  %tmp_330_cast = zext i10 %tmp_330_cast6 to i64

]]></Node>
<StgValue><ssdm name="tmp_330_cast"/></StgValue>
</operation>

<operation id="1266" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %fc_layer3_weights_V_83 = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_83"/></StgValue>
</operation>

<operation id="1267" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:961  %tmp_37_75 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_386, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_75"/></StgValue>
</operation>

<operation id="1268" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="44" op_0_bw="43">
<![CDATA[
:962  %tmp_3810_75_cast = sext i43 %p_Val2_4_75 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_75_cast"/></StgValue>
</operation>

<operation id="1269" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:963  %p_Val2_5_75 = add i44 %tmp_37_75, %tmp_3810_75_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_75"/></StgValue>
</operation>

<operation id="1270" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:969  %tmp_387 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_75, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="1271" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:970  %tmp_37_76 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_387, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_76"/></StgValue>
</operation>

<operation id="1272" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="44" op_0_bw="43">
<![CDATA[
:971  %tmp_3810_76_cast = sext i43 %p_Val2_4_76 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_76_cast"/></StgValue>
</operation>

<operation id="1273" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:972  %p_Val2_5_76 = add i44 %tmp_37_76, %tmp_3810_76_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_76"/></StgValue>
</operation>

<operation id="1274" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="43" op_0_bw="20">
<![CDATA[
:974  %OP1_V_77_cast = sext i20 %fc_layer3_weights_V_162 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_77_cast"/></StgValue>
</operation>

<operation id="1275" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="43" op_0_bw="24">
<![CDATA[
:976  %OP2_V_77_cast = sext i24 %input_V_load_78 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_77_cast"/></StgValue>
</operation>

<operation id="1276" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:977  %p_Val2_4_77 = mul i43 %OP1_V_77_cast, %OP2_V_77_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_77"/></StgValue>
</operation>

<operation id="1277" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:978  %tmp_388 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_76, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="1278" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="43" op_0_bw="20">
<![CDATA[
:983  %OP1_V_78_cast = sext i20 %fc_layer3_weights_V_163 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_78_cast"/></StgValue>
</operation>

<operation id="1279" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="43" op_0_bw="24">
<![CDATA[
:985  %OP2_V_78_cast = sext i24 %input_V_load_79 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_78_cast"/></StgValue>
</operation>

<operation id="1280" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:986  %p_Val2_4_78 = mul i43 %OP1_V_78_cast, %OP2_V_78_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_78"/></StgValue>
</operation>

<operation id="1281" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="20" op_0_bw="10">
<![CDATA[
:991  %fc_layer3_weights_V_164 = load i20* %fc_layer3_weights_V_80, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_164"/></StgValue>
</operation>

<operation id="1282" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="24" op_0_bw="7">
<![CDATA[
:993  %input_V_load_80 = load i24* %input_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_80"/></StgValue>
</operation>

<operation id="1283" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="20" op_0_bw="10">
<![CDATA[
:1000  %fc_layer3_weights_V_165 = load i20* %fc_layer3_weights_V_81, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_165"/></StgValue>
</operation>

<operation id="1284" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="24" op_0_bw="7">
<![CDATA[
:1002  %input_V_load_81 = load i24* %input_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_81"/></StgValue>
</operation>

<operation id="1285" st_id="43" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="20" op_0_bw="10">
<![CDATA[
:1009  %fc_layer3_weights_V_166 = load i20* %fc_layer3_weights_V_82, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_166"/></StgValue>
</operation>

<operation id="1286" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="24" op_0_bw="7">
<![CDATA[
:1011  %input_V_load_82 = load i24* %input_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_82"/></StgValue>
</operation>

<operation id="1287" st_id="43" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="20" op_0_bw="10">
<![CDATA[
:1018  %fc_layer3_weights_V_167 = load i20* %fc_layer3_weights_V_83, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_167"/></StgValue>
</operation>

<operation id="1288" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="24" op_0_bw="7">
<![CDATA[
:1020  %input_V_load_83 = load i24* %input_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_83"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1289" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:979  %tmp_37_77 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_388, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_77"/></StgValue>
</operation>

<operation id="1290" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="44" op_0_bw="43">
<![CDATA[
:980  %tmp_3810_77_cast = sext i43 %p_Val2_4_77 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_77_cast"/></StgValue>
</operation>

<operation id="1291" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:981  %p_Val2_5_77 = add i44 %tmp_37_77, %tmp_3810_77_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_77"/></StgValue>
</operation>

<operation id="1292" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:987  %tmp_389 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_77, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="1293" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:988  %tmp_37_78 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_389, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_78"/></StgValue>
</operation>

<operation id="1294" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="44" op_0_bw="43">
<![CDATA[
:989  %tmp_3810_78_cast = sext i43 %p_Val2_4_78 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_78_cast"/></StgValue>
</operation>

<operation id="1295" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:990  %p_Val2_5_78 = add i44 %tmp_37_78, %tmp_3810_78_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_78"/></StgValue>
</operation>

<operation id="1296" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="43" op_0_bw="20">
<![CDATA[
:992  %OP1_V_79_cast = sext i20 %fc_layer3_weights_V_164 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_79_cast"/></StgValue>
</operation>

<operation id="1297" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="43" op_0_bw="24">
<![CDATA[
:994  %OP2_V_79_cast = sext i24 %input_V_load_80 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_79_cast"/></StgValue>
</operation>

<operation id="1298" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:995  %p_Val2_4_79 = mul i43 %OP1_V_79_cast, %OP2_V_79_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_79"/></StgValue>
</operation>

<operation id="1299" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:996  %tmp_390 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_78, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1300" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="43" op_0_bw="20">
<![CDATA[
:1001  %OP1_V_80_cast = sext i20 %fc_layer3_weights_V_165 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_80_cast"/></StgValue>
</operation>

<operation id="1301" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="43" op_0_bw="24">
<![CDATA[
:1003  %OP2_V_80_cast = sext i24 %input_V_load_81 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_80_cast"/></StgValue>
</operation>

<operation id="1302" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1004  %p_Val2_4_80 = mul i43 %OP1_V_80_cast, %OP2_V_80_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_80"/></StgValue>
</operation>

<operation id="1303" st_id="44" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="20" op_0_bw="10">
<![CDATA[
:1009  %fc_layer3_weights_V_166 = load i20* %fc_layer3_weights_V_82, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_166"/></StgValue>
</operation>

<operation id="1304" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="24" op_0_bw="7">
<![CDATA[
:1011  %input_V_load_82 = load i24* %input_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_82"/></StgValue>
</operation>

<operation id="1305" st_id="44" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="20" op_0_bw="10">
<![CDATA[
:1018  %fc_layer3_weights_V_167 = load i20* %fc_layer3_weights_V_83, align 4

]]></Node>
<StgValue><ssdm name="fc_layer3_weights_V_167"/></StgValue>
</operation>

<operation id="1306" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="24" op_0_bw="7">
<![CDATA[
:1020  %input_V_load_83 = load i24* %input_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name="input_V_load_83"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1307" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:997  %tmp_37_79 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_390, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_79"/></StgValue>
</operation>

<operation id="1308" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="44" op_0_bw="43">
<![CDATA[
:998  %tmp_3810_79_cast = sext i43 %p_Val2_4_79 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_79_cast"/></StgValue>
</operation>

<operation id="1309" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:999  %p_Val2_5_79 = add i44 %tmp_37_79, %tmp_3810_79_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_79"/></StgValue>
</operation>

<operation id="1310" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1005  %tmp_391 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_79, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1311" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:1006  %tmp_37_80 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_391, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_80"/></StgValue>
</operation>

<operation id="1312" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="44" op_0_bw="43">
<![CDATA[
:1007  %tmp_3810_80_cast = sext i43 %p_Val2_4_80 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_80_cast"/></StgValue>
</operation>

<operation id="1313" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:1008  %p_Val2_5_80 = add i44 %tmp_37_80, %tmp_3810_80_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_80"/></StgValue>
</operation>

<operation id="1314" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="43" op_0_bw="20">
<![CDATA[
:1010  %OP1_V_81_cast = sext i20 %fc_layer3_weights_V_166 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_81_cast"/></StgValue>
</operation>

<operation id="1315" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="43" op_0_bw="24">
<![CDATA[
:1012  %OP2_V_81_cast = sext i24 %input_V_load_82 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_81_cast"/></StgValue>
</operation>

<operation id="1316" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1013  %p_Val2_4_81 = mul i43 %OP1_V_81_cast, %OP2_V_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_81"/></StgValue>
</operation>

<operation id="1317" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1014  %tmp_392 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_80, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1318" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="43" op_0_bw="20">
<![CDATA[
:1019  %OP1_V_82_cast = sext i20 %fc_layer3_weights_V_167 to i43

]]></Node>
<StgValue><ssdm name="OP1_V_82_cast"/></StgValue>
</operation>

<operation id="1319" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="43" op_0_bw="24">
<![CDATA[
:1021  %OP2_V_82_cast = sext i24 %input_V_load_83 to i43

]]></Node>
<StgValue><ssdm name="OP2_V_82_cast"/></StgValue>
</operation>

<operation id="1320" st_id="45" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:1022  %p_Val2_4_82 = mul i43 %OP1_V_82_cast, %OP2_V_82_cast

]]></Node>
<StgValue><ssdm name="p_Val2_4_82"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1321" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:1015  %tmp_37_81 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_392, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_81"/></StgValue>
</operation>

<operation id="1322" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="44" op_0_bw="43">
<![CDATA[
:1016  %tmp_3810_81_cast = sext i43 %p_Val2_4_81 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_81_cast"/></StgValue>
</operation>

<operation id="1323" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:1017  %p_Val2_5_81 = add i44 %tmp_37_81, %tmp_3810_81_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_81"/></StgValue>
</operation>

<operation id="1324" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1023  %tmp_393 = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_81, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="1325" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="44" op_0_bw="44" op_1_bw="24" op_2_bw="20">
<![CDATA[
:1024  %tmp_37_82 = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %tmp_393, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_37_82"/></StgValue>
</operation>

<operation id="1326" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="44" op_0_bw="43">
<![CDATA[
:1025  %tmp_3810_82_cast = sext i43 %p_Val2_4_82 to i44

]]></Node>
<StgValue><ssdm name="tmp_3810_82_cast"/></StgValue>
</operation>

<operation id="1327" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:1026  %p_Val2_5_82 = add i44 %tmp_37_82, %tmp_3810_82_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_82"/></StgValue>
</operation>

<operation id="1328" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="24" op_0_bw="24" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1027  %p_Val2_s = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5_82, i32 20, i32 43)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="1329" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="23" op_0_bw="23" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1028  %p_Val2_cast = call i23 @_ssdm_op_PartSelect.i23.i44.i32.i32(i44 %p_Val2_5_82, i32 20, i32 42)

]]></Node>
<StgValue><ssdm name="p_Val2_cast"/></StgValue>
</operation>

<operation id="1330" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:1029  %tmp_i = icmp sgt i24 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1331" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1332" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1334" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1335" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273  %output_V_addr = getelementptr [10 x i24]* %output_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="1336" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
:1030  %a_V_i = select i1 %tmp_i, i23 %p_Val2_cast, i23 0

]]></Node>
<StgValue><ssdm name="a_V_i"/></StgValue>
</operation>

<operation id="1337" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="24" op_0_bw="23">
<![CDATA[
:1031  %a_V_i_cast = zext i23 %a_V_i to i24

]]></Node>
<StgValue><ssdm name="a_V_i_cast"/></StgValue>
</operation>

<operation id="1338" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="24" op_1_bw="4">
<![CDATA[
:1032  store i24 %a_V_i_cast, i24* %output_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1339" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1033  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str36, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1340" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0">
<![CDATA[
:1034  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1341" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
