INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
