# https://riscv-config.readthedocs.io/en/stable/yaml-specs.html
hart_ids: [0]
hart0:
  ISA: RV32IMAUZicsr_Zifencei
  physical_addr_sz: 32
  User_Spec_Version: '2.3'
  Privilege_Spec_Version: '1.11'
  hw_data_misaligned_support: false
  pmp_granularity: 0
  supported_xlen: [32]
  mtval_update: 0
  misa:
    # X bit is disabled because riscv-config doesn't seem to like it
    # 0b01000000000100000001000100000001
    reset-val: 0x40101101
    rv32:
      accessible: true
      extensions:
        implemented: true
        type:
          warl:
            legal:
              - extensions[25:0] in [0x0101101]
            wr_illegal:
              - unchanged
  cycle:
    rv32:
      accessible: true
  cycleh:
    rv32:
      accessible: true
  time:
    rv32:
      accessible: true
  timeh:
    rv32:
      accessible: true
  instret:
    rv32:
      accessible: true
  instreth:
    rv32:
      accessible: true
