
*** Running vivado
    with args -log design_1_matrix_processor_ctrl_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matrix_processor_ctrl_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_matrix_processor_ctrl_0_1.tcl -notrace
Command: synth_design -top design_1_matrix_processor_ctrl_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13956 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 447.621 ; gain = 94.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matrix_processor_ctrl_0_1' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_1/synth/design_1_matrix_processor_ctrl_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'matrix_processor_ctrl' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:1]
	Parameter ope_Wai bound to: 0 - type: integer 
	Parameter ope_Mul bound to: 1 - type: integer 
	Parameter ope_Add bound to: 2 - type: integer 
	Parameter ope_Min bound to: 3 - type: integer 
	Parameter ope_Tra bound to: 4 - type: integer 
	Parameter ope_Det bound to: 5 - type: integer 
	Parameter s_wai bound to: 0 - type: integer 
	Parameter s_rea bound to: 1 - type: integer 
	Parameter s_wri bound to: 2 - type: integer 
	Parameter s_ope bound to: 3 - type: integer 
	Parameter s_fin bound to: 4 - type: integer 
	Parameter cmd_read bound to: 1 - type: integer 
	Parameter cmd_write bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:80]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:141]
WARNING: [Synth 8-3848] Net data_to_A in module/entity matrix_processor_ctrl does not have driver. [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:7]
WARNING: [Synth 8-3848] Net data_to_B in module/entity matrix_processor_ctrl does not have driver. [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'matrix_processor_ctrl' (1#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matrix_processor_ctrl_0_1' (2#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_1/synth/design_1_matrix_processor_ctrl_0_1.v:58]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[31]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[30]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[29]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[28]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[27]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[26]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[25]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[24]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[23]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[22]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[21]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[20]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[19]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[18]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[17]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[16]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[15]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[14]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[13]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[12]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[11]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[10]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[9]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[8]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[7]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[6]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[5]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[4]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[3]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[2]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[1]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_A[0]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[31]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[30]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[29]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[28]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[27]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[26]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[25]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[24]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[23]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[22]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[21]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[20]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[19]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[18]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[17]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[16]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[15]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[14]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[13]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[12]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[11]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[10]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[9]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[8]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[7]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[6]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[5]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[4]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[3]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[2]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[1]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_to_B[0]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port cmd_done_A
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port cmd_done_B
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[31]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[30]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[29]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[28]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[27]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[26]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[25]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[24]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[23]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[22]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[21]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[20]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[19]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[18]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[17]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[16]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[15]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[14]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[13]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[12]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[11]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[10]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[9]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[8]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[7]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[6]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[5]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[4]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[3]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[2]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[1]
WARNING: [Synth 8-3331] design matrix_processor_ctrl has unconnected port data_from_C[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 502.137 ; gain = 149.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 502.137 ; gain = 149.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 502.137 ; gain = 149.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 850.555 ; gain = 2.941
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 850.555 ; gain = 497.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 850.555 ; gain = 497.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 850.555 ; gain = 497.555
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "address_A" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "index" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_C" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_nstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_nstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ope_nstate_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:104]
WARNING: [Synth 8-327] inferring latch for variable 's_nstate_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'cmd_valid_A_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:110]
WARNING: [Synth 8-327] inferring latch for variable 'cmdA_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'cmd_valid_B_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'cmdB_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'cmd_valid_C_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'cmdC_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:130]
WARNING: [Synth 8-327] inferring latch for variable 'numbers_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/26e1/matrix_processor_ctrl.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 850.555 ; gain = 497.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrix_processor_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port rst_n_A driven by constant 1
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_B[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port rst_n_B driven by constant 1
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port address_C[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_matrix_processor_ctrl_0_1 has port rst_n_C driven by constant 1
WARNING: [Synth 8-3331] design design_1_matrix_processor_ctrl_0_1 has unconnected port data_to_A[31]
WARNING: [Synth 8-3331] design design_1_matrix_processor_ctrl_0_1 has unconnected port data_to_A[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ope_nstate_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cmdC_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/cmdC_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/cmdB_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cmdB_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/cmdA_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cmdA_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[6]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[7]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[8]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[9]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[10]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[11]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[12]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[13]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[14]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[15]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[16]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[17]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[18]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[19]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[20]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[21]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[22]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[23]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[24]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[25]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[26]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[27]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[28]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[29]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[30]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/address_A_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ope_cstate_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/ope_nstate_reg[3]) is unused and will be removed from module design_1_matrix_processor_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (inst/cmdA_reg[1]) is unused and will be removed from module design_1_matrix_processor_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (inst/cmdA_reg[0]) is unused and will be removed from module design_1_matrix_processor_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (inst/cmdB_reg[1]) is unused and will be removed from module design_1_matrix_processor_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (inst/cmdB_reg[0]) is unused and will be removed from module design_1_matrix_processor_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (inst/cmdC_reg[1]) is unused and will be removed from module design_1_matrix_processor_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (inst/cmdC_reg[0]) is unused and will be removed from module design_1_matrix_processor_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ope_cstate_reg[3]) is unused and will be removed from module design_1_matrix_processor_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (inst/address_A_reg[31]) is unused and will be removed from module design_1_matrix_processor_ctrl_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:41 . Memory (MB): peak = 850.555 ; gain = 497.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 853.941 ; gain = 500.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 854.168 ; gain = 501.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 874.078 ; gain = 521.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 874.078 ; gain = 521.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 874.078 ; gain = 521.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 874.078 ; gain = 521.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 874.078 ; gain = 521.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 874.078 ; gain = 521.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 874.078 ; gain = 521.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT2   |    41|
|3     |LUT3   |     7|
|4     |LUT4   |    13|
|5     |LUT5   |     5|
|6     |LUT6   |    18|
|7     |FDRE   |    62|
|8     |LD     |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   171|
|2     |  inst   |matrix_processor_ctrl |   171|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 874.078 ; gain = 521.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 107 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 874.078 ; gain = 172.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 874.078 ; gain = 521.078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  LD => LDCE: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:07 . Memory (MB): peak = 874.480 ; gain = 532.949
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_1_synth_1/design_1_matrix_processor_ctrl_0_1.dcp' has been generated.
