Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Aug 20 15:30:07 2024
| Host         : LAPTOP-EI9NHOKJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.435        0.000                      0                  213        0.084        0.000                      0                  213        3.870        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.435        0.000                      0                  213        0.084        0.000                      0                  213        3.870        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 display_unit/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_unit/one_milli_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.794ns (43.920%)  route 2.291ns (56.080%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    display_unit/CLK
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     5.021 r  display_unit/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.702     5.723    display_unit/one_milli_reg[1]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.268 r  display_unit/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    display_unit/one_milli_reg[0]_i_12_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.366 r  display_unit/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.366    display_unit/one_milli_reg[0]_i_9_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  display_unit/one_milli_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.464    display_unit/one_milli_reg[0]_i_8_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.729 f  display_unit/one_milli_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.536    display_unit/enable1[14]
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.250     7.786 r  display_unit/one_milli[0]_i_5/O
                         net (fo=1, routed)           0.231     8.017    display_unit/one_milli[0]_i_5_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  display_unit/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.550     8.673    display_unit/clear
    SLICE_X60Y36         FDRE                                         r  display_unit/one_milli_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.326    14.326    display_unit/CLK
    SLICE_X60Y36         FDRE                                         r  display_unit/one_milli_reg[16]/C
                         clock pessimism              0.240    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X60Y36         FDRE (Setup_fdre_C_R)       -0.423    14.108    display_unit/one_milli_reg[16]
  -------------------------------------------------------------------
                         required time                         14.108    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 display_unit/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_unit/one_milli_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.794ns (45.157%)  route 2.179ns (54.843%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    display_unit/CLK
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     5.021 r  display_unit/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.702     5.723    display_unit/one_milli_reg[1]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.268 r  display_unit/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    display_unit/one_milli_reg[0]_i_12_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.366 r  display_unit/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.366    display_unit/one_milli_reg[0]_i_9_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  display_unit/one_milli_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.464    display_unit/one_milli_reg[0]_i_8_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.729 f  display_unit/one_milli_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.536    display_unit/enable1[14]
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.250     7.786 r  display_unit/one_milli[0]_i_5/O
                         net (fo=1, routed)           0.231     8.017    display_unit/one_milli[0]_i_5_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  display_unit/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.439     8.561    display_unit/clear
    SLICE_X60Y35         FDRE                                         r  display_unit/one_milli_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.325    14.325    display_unit/CLK
    SLICE_X60Y35         FDRE                                         r  display_unit/one_milli_reg[12]/C
                         clock pessimism              0.240    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.423    14.107    display_unit/one_milli_reg[12]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 display_unit/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_unit/one_milli_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.794ns (45.157%)  route 2.179ns (54.843%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    display_unit/CLK
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     5.021 r  display_unit/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.702     5.723    display_unit/one_milli_reg[1]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.268 r  display_unit/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    display_unit/one_milli_reg[0]_i_12_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.366 r  display_unit/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.366    display_unit/one_milli_reg[0]_i_9_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  display_unit/one_milli_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.464    display_unit/one_milli_reg[0]_i_8_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.729 f  display_unit/one_milli_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.536    display_unit/enable1[14]
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.250     7.786 r  display_unit/one_milli[0]_i_5/O
                         net (fo=1, routed)           0.231     8.017    display_unit/one_milli[0]_i_5_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  display_unit/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.439     8.561    display_unit/clear
    SLICE_X60Y35         FDRE                                         r  display_unit/one_milli_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.325    14.325    display_unit/CLK
    SLICE_X60Y35         FDRE                                         r  display_unit/one_milli_reg[13]/C
                         clock pessimism              0.240    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.423    14.107    display_unit/one_milli_reg[13]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 display_unit/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_unit/one_milli_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.794ns (45.157%)  route 2.179ns (54.843%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    display_unit/CLK
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     5.021 r  display_unit/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.702     5.723    display_unit/one_milli_reg[1]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.268 r  display_unit/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    display_unit/one_milli_reg[0]_i_12_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.366 r  display_unit/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.366    display_unit/one_milli_reg[0]_i_9_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  display_unit/one_milli_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.464    display_unit/one_milli_reg[0]_i_8_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.729 f  display_unit/one_milli_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.536    display_unit/enable1[14]
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.250     7.786 r  display_unit/one_milli[0]_i_5/O
                         net (fo=1, routed)           0.231     8.017    display_unit/one_milli[0]_i_5_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  display_unit/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.439     8.561    display_unit/clear
    SLICE_X60Y35         FDRE                                         r  display_unit/one_milli_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.325    14.325    display_unit/CLK
    SLICE_X60Y35         FDRE                                         r  display_unit/one_milli_reg[14]/C
                         clock pessimism              0.240    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.423    14.107    display_unit/one_milli_reg[14]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 display_unit/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_unit/one_milli_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.794ns (45.157%)  route 2.179ns (54.843%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    display_unit/CLK
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     5.021 r  display_unit/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.702     5.723    display_unit/one_milli_reg[1]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.268 r  display_unit/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    display_unit/one_milli_reg[0]_i_12_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.366 r  display_unit/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.366    display_unit/one_milli_reg[0]_i_9_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  display_unit/one_milli_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.464    display_unit/one_milli_reg[0]_i_8_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.729 f  display_unit/one_milli_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.536    display_unit/enable1[14]
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.250     7.786 r  display_unit/one_milli[0]_i_5/O
                         net (fo=1, routed)           0.231     8.017    display_unit/one_milli[0]_i_5_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  display_unit/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.439     8.561    display_unit/clear
    SLICE_X60Y35         FDRE                                         r  display_unit/one_milli_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.325    14.325    display_unit/CLK
    SLICE_X60Y35         FDRE                                         r  display_unit/one_milli_reg[15]/C
                         clock pessimism              0.240    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.423    14.107    display_unit/one_milli_reg[15]
  -------------------------------------------------------------------
                         required time                         14.107    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 display_unit/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_unit/one_milli_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.794ns (45.354%)  route 2.162ns (54.646%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    display_unit/CLK
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     5.021 r  display_unit/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.702     5.723    display_unit/one_milli_reg[1]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.268 r  display_unit/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    display_unit/one_milli_reg[0]_i_12_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.366 r  display_unit/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.366    display_unit/one_milli_reg[0]_i_9_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  display_unit/one_milli_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.464    display_unit/one_milli_reg[0]_i_8_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.729 f  display_unit/one_milli_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.536    display_unit/enable1[14]
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.250     7.786 r  display_unit/one_milli[0]_i_5/O
                         net (fo=1, routed)           0.231     8.017    display_unit/one_milli[0]_i_5_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  display_unit/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.421     8.543    display_unit/clear
    SLICE_X60Y34         FDRE                                         r  display_unit/one_milli_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.324    14.324    display_unit/CLK
    SLICE_X60Y34         FDRE                                         r  display_unit/one_milli_reg[10]/C
                         clock pessimism              0.240    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X60Y34         FDRE (Setup_fdre_C_R)       -0.423    14.106    display_unit/one_milli_reg[10]
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 display_unit/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_unit/one_milli_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.794ns (45.354%)  route 2.162ns (54.646%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    display_unit/CLK
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     5.021 r  display_unit/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.702     5.723    display_unit/one_milli_reg[1]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.268 r  display_unit/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    display_unit/one_milli_reg[0]_i_12_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.366 r  display_unit/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.366    display_unit/one_milli_reg[0]_i_9_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  display_unit/one_milli_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.464    display_unit/one_milli_reg[0]_i_8_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.729 f  display_unit/one_milli_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.536    display_unit/enable1[14]
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.250     7.786 r  display_unit/one_milli[0]_i_5/O
                         net (fo=1, routed)           0.231     8.017    display_unit/one_milli[0]_i_5_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  display_unit/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.421     8.543    display_unit/clear
    SLICE_X60Y34         FDRE                                         r  display_unit/one_milli_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.324    14.324    display_unit/CLK
    SLICE_X60Y34         FDRE                                         r  display_unit/one_milli_reg[11]/C
                         clock pessimism              0.240    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X60Y34         FDRE (Setup_fdre_C_R)       -0.423    14.106    display_unit/one_milli_reg[11]
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 display_unit/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_unit/one_milli_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.794ns (45.354%)  route 2.162ns (54.646%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    display_unit/CLK
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     5.021 r  display_unit/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.702     5.723    display_unit/one_milli_reg[1]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.268 r  display_unit/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    display_unit/one_milli_reg[0]_i_12_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.366 r  display_unit/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.366    display_unit/one_milli_reg[0]_i_9_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  display_unit/one_milli_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.464    display_unit/one_milli_reg[0]_i_8_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.729 f  display_unit/one_milli_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.536    display_unit/enable1[14]
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.250     7.786 r  display_unit/one_milli[0]_i_5/O
                         net (fo=1, routed)           0.231     8.017    display_unit/one_milli[0]_i_5_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  display_unit/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.421     8.543    display_unit/clear
    SLICE_X60Y34         FDRE                                         r  display_unit/one_milli_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.324    14.324    display_unit/CLK
    SLICE_X60Y34         FDRE                                         r  display_unit/one_milli_reg[8]/C
                         clock pessimism              0.240    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X60Y34         FDRE (Setup_fdre_C_R)       -0.423    14.106    display_unit/one_milli_reg[8]
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 display_unit/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_unit/one_milli_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.794ns (45.354%)  route 2.162ns (54.646%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    display_unit/CLK
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     5.021 r  display_unit/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.702     5.723    display_unit/one_milli_reg[1]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.268 r  display_unit/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    display_unit/one_milli_reg[0]_i_12_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.366 r  display_unit/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.366    display_unit/one_milli_reg[0]_i_9_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  display_unit/one_milli_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.464    display_unit/one_milli_reg[0]_i_8_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.729 f  display_unit/one_milli_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.536    display_unit/enable1[14]
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.250     7.786 r  display_unit/one_milli[0]_i_5/O
                         net (fo=1, routed)           0.231     8.017    display_unit/one_milli[0]_i_5_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  display_unit/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.421     8.543    display_unit/clear
    SLICE_X60Y34         FDRE                                         r  display_unit/one_milli_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.324    14.324    display_unit/CLK
    SLICE_X60Y34         FDRE                                         r  display_unit/one_milli_reg[9]/C
                         clock pessimism              0.240    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X60Y34         FDRE (Setup_fdre_C_R)       -0.423    14.106    display_unit/one_milli_reg[9]
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 display_unit/one_milli_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_unit/one_milli_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.794ns (45.224%)  route 2.173ns (54.776%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    display_unit/CLK
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.433     5.021 r  display_unit/one_milli_reg[1]/Q
                         net (fo=2, routed)           0.702     5.723    display_unit/one_milli_reg[1]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     6.268 r  display_unit/one_milli_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.268    display_unit/one_milli_reg[0]_i_12_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.366 r  display_unit/one_milli_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.366    display_unit/one_milli_reg[0]_i_9_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.464 r  display_unit/one_milli_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.464    display_unit/one_milli_reg[0]_i_8_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.729 f  display_unit/one_milli_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.807     7.536    display_unit/enable1[14]
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.250     7.786 r  display_unit/one_milli[0]_i_5/O
                         net (fo=1, routed)           0.231     8.017    display_unit/one_milli[0]_i_5_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  display_unit/one_milli[0]_i_1/O
                         net (fo=18, routed)          0.433     8.555    display_unit/clear
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.323    14.323    display_unit/CLK
    SLICE_X60Y32         FDRE                                         r  display_unit/one_milli_reg[0]/C
                         clock pessimism              0.265    14.588    
                         clock uncertainty           -0.035    14.553    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.423    14.130    display_unit/one_milli_reg[0]
  -------------------------------------------------------------------
                         required time                         14.130    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  5.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 FIFO/wr_control/wc_data_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem/memory_reg_0_7_0_3/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.982%)  route 0.102ns (42.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    FIFO/wr_control/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  FIFO/wr_control/wc_data_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FIFO/wr_control/wc_data_pipe_reg[2]/Q
                         net (fo=1, routed)           0.102     1.708    FIFO/mem/memory_reg_0_7_0_3/DIB0
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.850     1.977    FIFO/mem/memory_reg_0_7_0_3/WCLK
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMB/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.624    FIFO/mem/memory_reg_0_7_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sync_with_1hz/pulse_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_with_1hz/sync_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    sync_with_1hz/CLK
    SLICE_X61Y26         FDRE                                         r  sync_with_1hz/pulse_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sync_with_1hz/pulse_sync_reg_reg/Q
                         net (fo=1, routed)           0.090     1.697    sync_with_1hz/pulse_sync_reg
    SLICE_X60Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.742 r  sync_with_1hz/sync_reset_i_1/O
                         net (fo=1, routed)           0.000     1.742    sync_with_1hz/sync_reset_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  sync_with_1hz/sync_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.849     1.976    sync_with_1hz/CLK
    SLICE_X60Y26         FDRE                                         r  sync_with_1hz/sync_reset_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.121     1.599    sync_with_1hz/sync_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 FIFO/wr_control/wc_data_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem/memory_reg_0_7_0_3/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.156%)  route 0.158ns (52.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    FIFO/wr_control/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  FIFO/wr_control/wc_data_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FIFO/wr_control/wc_data_pipe_reg[3]/Q
                         net (fo=1, routed)           0.158     1.764    FIFO/mem/memory_reg_0_7_0_3/DIB1
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.850     1.977    FIFO/mem/memory_reg_0_7_0_3/WCLK
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMB_D1/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.602    FIFO/mem/memory_reg_0_7_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FIFO/wr_control/wc_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem/memory_reg_0_7_0_3/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.617%)  route 0.352ns (71.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    FIFO/wr_control/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  FIFO/wr_control/wc_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FIFO/wr_control/wc_pointer_reg[1]/Q
                         net (fo=10, routed)          0.352     1.958    FIFO/mem/memory_reg_0_7_0_3/ADDRD1
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.850     1.977    FIFO/mem/memory_reg_0_7_0_3/WCLK
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMA/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.787    FIFO/mem/memory_reg_0_7_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FIFO/wr_control/wc_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem/memory_reg_0_7_0_3/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.617%)  route 0.352ns (71.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    FIFO/wr_control/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  FIFO/wr_control/wc_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FIFO/wr_control/wc_pointer_reg[1]/Q
                         net (fo=10, routed)          0.352     1.958    FIFO/mem/memory_reg_0_7_0_3/ADDRD1
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.850     1.977    FIFO/mem/memory_reg_0_7_0_3/WCLK
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMA_D1/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.787    FIFO/mem/memory_reg_0_7_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FIFO/wr_control/wc_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem/memory_reg_0_7_0_3/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.617%)  route 0.352ns (71.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    FIFO/wr_control/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  FIFO/wr_control/wc_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FIFO/wr_control/wc_pointer_reg[1]/Q
                         net (fo=10, routed)          0.352     1.958    FIFO/mem/memory_reg_0_7_0_3/ADDRD1
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.850     1.977    FIFO/mem/memory_reg_0_7_0_3/WCLK
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMB/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.787    FIFO/mem/memory_reg_0_7_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FIFO/wr_control/wc_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem/memory_reg_0_7_0_3/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.617%)  route 0.352ns (71.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    FIFO/wr_control/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  FIFO/wr_control/wc_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FIFO/wr_control/wc_pointer_reg[1]/Q
                         net (fo=10, routed)          0.352     1.958    FIFO/mem/memory_reg_0_7_0_3/ADDRD1
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.850     1.977    FIFO/mem/memory_reg_0_7_0_3/WCLK
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMB_D1/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.787    FIFO/mem/memory_reg_0_7_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FIFO/wr_control/wc_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem/memory_reg_0_7_0_3/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.617%)  route 0.352ns (71.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    FIFO/wr_control/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  FIFO/wr_control/wc_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FIFO/wr_control/wc_pointer_reg[1]/Q
                         net (fo=10, routed)          0.352     1.958    FIFO/mem/memory_reg_0_7_0_3/ADDRD1
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.850     1.977    FIFO/mem/memory_reg_0_7_0_3/WCLK
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMC/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.787    FIFO/mem/memory_reg_0_7_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FIFO/wr_control/wc_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem/memory_reg_0_7_0_3/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.617%)  route 0.352ns (71.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    FIFO/wr_control/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  FIFO/wr_control/wc_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FIFO/wr_control/wc_pointer_reg[1]/Q
                         net (fo=10, routed)          0.352     1.958    FIFO/mem/memory_reg_0_7_0_3/ADDRD1
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.850     1.977    FIFO/mem/memory_reg_0_7_0_3/WCLK
    SLICE_X64Y25         RAMD32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMC_D1/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.787    FIFO/mem/memory_reg_0_7_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 FIFO/wr_control/wc_pointer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO/mem/memory_reg_0_7_0_3/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.617%)  route 0.352ns (71.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    FIFO/wr_control/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  FIFO/wr_control/wc_pointer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FIFO/wr_control/wc_pointer_reg[1]/Q
                         net (fo=10, routed)          0.352     1.958    FIFO/mem/memory_reg_0_7_0_3/ADDRD1
    SLICE_X64Y25         RAMS32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.850     1.977    FIFO/mem/memory_reg_0_7_0_3/WCLK
    SLICE_X64Y25         RAMS32                                       r  FIFO/mem/memory_reg_0_7_0_3/RAMD/CLK
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.787    FIFO/mem/memory_reg_0_7_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y26   FIFO/fifo_data_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y26   FIFO/fifo_data_count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y26   FIFO/fifo_data_count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y26   FIFO/fifo_data_count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y25   FIFO/mem/rd_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y25   FIFO/mem/rd_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y25   FIFO/mem/rd_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y25   FIFO/mem/rd_data_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y25   FIFO/rd_control/rd_pointer_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         5.000       3.870      SLICE_X64Y25   FIFO/mem/memory_reg_0_7_0_3/RAMD_D1/CLK



