
/*========================================================================*
 *                                                                        *
 *  Distributed by Whiteley Research Inc., Sunnyvale, California, USA     *
 *                       http://wrcad.com                                 *
 *  Copyright (C) 2017 Whiteley Research Inc., all rights reserved.       *
 *  Author: Stephen R. Whiteley, except as indicated.                     *
 *                                                                        *
 *  As fully as possible recognizing licensing terms and conditions       *
 *  imposed by earlier work from which this work was derived, if any,     *
 *  this work is released under the Apache License, Version 2.0 (the      *
 *  "License").  You may not use this file except in compliance with      *
 *  the License, and compliance with inherited licenses which are         *
 *  specified in a sub-header below this one if applicable.  A copy       *
 *  of the License is provided with this distribution, or you may         *
 *  obtain a copy of the License at                                       *
 *                                                                        *
 *        http://www.apache.org/licenses/LICENSE-2.0                      *
 *                                                                        *
 *  See the License for the specific language governing permissions       *
 *  and limitations under the License.                                    *
 *                                                                        *
 *   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,      *
 *   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES      *
 *   OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-        *
 *   INFRINGEMENT.  IN NO EVENT SHALL WHITELEY RESEARCH INCORPORATED      *
 *   OR STEPHEN R. WHITELEY BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER     *
 *   LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,      *
 *   ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE       *
 *   USE OR OTHER DEALINGS IN THE SOFTWARE.                               *
 *                                                                        *
 *========================================================================*
 *               XicTools Integrated Circuit Design System                *
 *                                                                        *
 * WRspice Circuit Simulation and Analysis Tool:  Device Library          *
 *                                                                        *
 *========================================================================*
 $Id:$
 *========================================================================*/

/**********
 * Copyright 2001 Regents of the University of California. All rights reserved.
 * File: b3cvtest.c of BSIM3v3.2.4
 * Author: 1995 Min-Chie Jeng and Mansun Chan
 * Author: 1997-1999 Weidong Liu.
 * Author: 2001 Xuemei Xi
 **********/

#include "b3defs.h"

#define BSIM3nextModel      next()
#define BSIM3nextInstance   next()
#define BSIM3instances      inst()
#define CKTreltol CKTcurTask->TSKreltol
#define CKTabstol CKTcurTask->TSKabstol
#define MAX SPMAX


int
BSIM3dev::convTest(sGENmodel *genmod, sCKT *ckt)
{
    sBSIM3model *model = static_cast<sBSIM3model*>(genmod);
    sBSIM3instance *here;

    double delvbd, delvbs, delvds, delvgd, delvgs, vbd, vbs, vds;
    double cbd, cbhat, cbs, cd, cdhat, tol, vgd, vgdo, vgs;

    /*  loop through all the BSIM3 device models */
    for (; model != NULL; model = model->BSIM3nextModel)
    {
        /* loop through all the instances of the model */
        for (here = model->BSIM3instances; here != NULL ;
                here=here->BSIM3nextInstance)
        {
// SRW -- Check this here to avoid computations below
            if (here->BSIM3off && (ckt->CKTmode & MODEINITFIX))
                continue;

            vbs = model->BSIM3type
                  * (*(ckt->CKTrhsOld+here->BSIM3bNode)
                     - *(ckt->CKTrhsOld+here->BSIM3sNodePrime));
            vgs = model->BSIM3type
                  * (*(ckt->CKTrhsOld+here->BSIM3gNode)
                     - *(ckt->CKTrhsOld+here->BSIM3sNodePrime));
            vds = model->BSIM3type
                  * (*(ckt->CKTrhsOld+here->BSIM3dNodePrime)
                     - *(ckt->CKTrhsOld+here->BSIM3sNodePrime));
            vbd = vbs - vds;
            vgd = vgs - vds;
            vgdo = *(ckt->CKTstate0 + here->BSIM3vgs)
                   - *(ckt->CKTstate0 + here->BSIM3vds);
            delvbs = vbs - *(ckt->CKTstate0 + here->BSIM3vbs);
            delvbd = vbd - *(ckt->CKTstate0 + here->BSIM3vbd);
            delvgs = vgs - *(ckt->CKTstate0 + here->BSIM3vgs);
            delvds = vds - *(ckt->CKTstate0 + here->BSIM3vds);
            delvgd = vgd-vgdo;

            cd = here->BSIM3cd - here->BSIM3cbd;
            if (here->BSIM3mode >= 0)
            {
                cd += here->BSIM3csub;
                cdhat = cd - here->BSIM3gbd * delvbd
                        + (here->BSIM3gmbs + here->BSIM3gbbs) * delvbs
                        + (here->BSIM3gm + here->BSIM3gbgs) * delvgs
                        + (here->BSIM3gds + here->BSIM3gbds) * delvds;
            }
            else
            {
                cdhat = cd + (here->BSIM3gmbs - here->BSIM3gbd) * delvbd
                        + here->BSIM3gm * delvgd - here->BSIM3gds * delvds;
            }

            /*
             *  check convergence
             */
// SRW              if ((here->BSIM3off == 0)  || (!(ckt->CKTmode & MODEINITFIX)))
            {
                tol = ckt->CKTreltol * MAX(FABS(cdhat), FABS(cd))
                      + ckt->CKTabstol;
                if (FABS(cdhat - cd) >= tol)
                {
                    ckt->CKTnoncon++;
                    return(OK);
                }
                cbs = here->BSIM3cbs;
                cbd = here->BSIM3cbd;
                if (here->BSIM3mode >= 0)
                {
                    cbhat = cbs + cbd - here->BSIM3csub
                            + here->BSIM3gbd * delvbd
                            + (here->BSIM3gbs - here->BSIM3gbbs) * delvbs
                            - here->BSIM3gbgs * delvgs
                            - here->BSIM3gbds * delvds;
                }
                else
                {
                    cbhat = cbs + cbd - here->BSIM3csub
                            + here->BSIM3gbs * delvbs
                            + (here->BSIM3gbd - here->BSIM3gbbs) * delvbd
                            - here->BSIM3gbgs * delvgd
                            + here->BSIM3gbds * delvds;
                }
                tol = ckt->CKTreltol * MAX(FABS(cbhat),
                                           FABS(cbs + cbd - here->BSIM3csub)) + ckt->CKTabstol;
                if (FABS(cbhat - (cbs + cbd - here->BSIM3csub)) > tol)
                {
                    ckt->CKTnoncon++;
                    return(OK);
                }
            }
        }
    }
    return(OK);
}

