$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:40:26 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module MultiModuleInjectionTester $end
   $var wire  1 # clock $end
   $var wire  1 $ reset $end
   $var wire  1 # subA0_clock $end
   $var wire  1 $ subA0_reset $end
   $var wire  1 # subA1_clock $end
   $var wire  1 $ subA1_reset $end
   $scope module subA0 $end
    $var wire  1 # clock $end
    $var wire  1 $ reset $end
    $var wire  1 $ wire_ $end
   $upscope $end
   $scope module subA1 $end
    $var wire  1 # clock $end
    $var wire  1 $ reset $end
    $var wire  1 $ wire_ $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
#1
1#
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
