/****************************************************************************
 *     Copyright (c) 1999-2016, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb  4 03:09:16 2016
 *                 Full Compile MD5 Checksum  53901f16bcf96187c32eaa0cd7cb3ede
 *                     (minus title and desc)
 *                 MD5 Checksum               2b08bba54b3ec7cd51a16efbab13f2f5
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     697
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_DDR34_PHY_COMMON_REGS_0_H__
#define BCHP_DDR34_PHY_COMMON_REGS_0_H__

/***************************************************************************
 *DDR34_PHY_COMMON_REGS_0 - DDR34 Common control registers
 ***************************************************************************/
#define BCHP_DDR34_PHY_COMMON_REGS_0_PRIMARY_REVISION 0x21120000 /* [RO] "Primary revision information" */
#define BCHP_DDR34_PHY_COMMON_REGS_0_SECONDARY_REVISION 0x21120004 /* [RO] "Secondary revision information" */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE     0x21120008 /* [RO] "PHY features" */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FIRMWARE_DEBUG 0x2112000c /* [RW] Spare register bits for firmware debug state tracing */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS  0x21120010 /* [RO] PHY PLL status register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG  0x21120014 /* [CFG] PHY PLL configuration register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1 0x21120018 /* [CFG] PHY PLL control register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2 0x2112001c /* [CFG] PHY PLL control register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL3 0x21120020 /* [CFG] PHY PLL control register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS 0x21120024 /* [CFG] PHY PLL integer divider register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_FRAC_DIVIDER 0x21120028 /* [CFG] PHY PLL fractional divider register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_CONTROL 0x2112002c /* [CFG] PHY PLL spread spectrum control register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_LIMIT 0x21120030 /* [CFG] PHY PLL spread spectrum limit register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE 0x21120034 /* [CFG] PHY Frequency change control */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS 0x21120038 /* [RO] PHY Frequency change status */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RESET_CONTROL 0x2112003c /* [CFG] PHY reset control register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE 0x21120040 /* [RW] PHY VDL calibration control register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1 0x21120044 /* [RO] PHY VDL calibration status register #1 */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2 0x21120048 /* [RO] PHY VDL calibration status register #2 */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A 0x2112004c /* [RW] Channel0 VREF DAC Control register for Channel A */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B 0x21120050 /* [RW] Channel1 VREF DAC Control register for Channel B */
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL      0x21120054 /* [RW] ZQ Calibration Control register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL 0x21120058 /* [RW] Ring-Osc control register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_STATUS 0x2112005c /* [RW] Ring-Osc count register */
#define BCHP_DDR34_PHY_COMMON_REGS_0_SPARE_REG   0x21120060 /* [CFG] Common Block Spare register */

/***************************************************************************
 *PRIMARY_REVISION - "Primary revision information"
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: PRIMARY_REVISION :: reserved0 [31:16] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PRIMARY_REVISION_reserved0_MASK 0xffff0000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PRIMARY_REVISION_reserved0_SHIFT 16

/* DDR34_PHY_COMMON_REGS_0 :: PRIMARY_REVISION :: MAJOR [15:08] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PRIMARY_REVISION_MAJOR_MASK   0x0000ff00
#define BCHP_DDR34_PHY_COMMON_REGS_0_PRIMARY_REVISION_MAJOR_SHIFT  8
#define BCHP_DDR34_PHY_COMMON_REGS_0_PRIMARY_REVISION_MAJOR_DEFAULT 0x00000048

/* DDR34_PHY_COMMON_REGS_0 :: PRIMARY_REVISION :: MINOR [07:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PRIMARY_REVISION_MINOR_MASK   0x000000ff
#define BCHP_DDR34_PHY_COMMON_REGS_0_PRIMARY_REVISION_MINOR_SHIFT  0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PRIMARY_REVISION_MINOR_DEFAULT 0x00000000

/***************************************************************************
 *SECONDARY_REVISION - "Secondary revision information"
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: SECONDARY_REVISION :: reserved0 [31:08] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_SECONDARY_REVISION_reserved0_MASK 0xffffff00
#define BCHP_DDR34_PHY_COMMON_REGS_0_SECONDARY_REVISION_reserved0_SHIFT 8

/* DDR34_PHY_COMMON_REGS_0 :: SECONDARY_REVISION :: FIX [07:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_SECONDARY_REVISION_FIX_MASK   0x000000ff
#define BCHP_DDR34_PHY_COMMON_REGS_0_SECONDARY_REVISION_FIX_SHIFT  0

/***************************************************************************
 *FEATURE - "PHY features"
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: FEATURE :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE_reserved0_MASK        0xfffffe00
#define BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE_reserved0_SHIFT       9

/* DDR34_PHY_COMMON_REGS_0 :: FEATURE :: PERFORMANCE [08:07] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE_PERFORMANCE_MASK      0x00000180
#define BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE_PERFORMANCE_SHIFT     7

/* DDR34_PHY_COMMON_REGS_0 :: FEATURE :: TECHNOLOGY [06:04] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE_TECHNOLOGY_MASK       0x00000070
#define BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE_TECHNOLOGY_SHIFT      4

/* DDR34_PHY_COMMON_REGS_0 :: FEATURE :: WB [03:03] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE_WB_MASK               0x00000008
#define BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE_WB_SHIFT              3

/* DDR34_PHY_COMMON_REGS_0 :: FEATURE :: BITS [02:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE_BITS_MASK             0x00000007
#define BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE_BITS_SHIFT            0

/***************************************************************************
 *FIRMWARE_DEBUG - Spare register bits for firmware debug state tracing
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: FIRMWARE_DEBUG :: Reserved [31:04] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FIRMWARE_DEBUG_Reserved_MASK  0xfffffff0
#define BCHP_DDR34_PHY_COMMON_REGS_0_FIRMWARE_DEBUG_Reserved_SHIFT 4
#define BCHP_DDR34_PHY_COMMON_REGS_0_FIRMWARE_DEBUG_Reserved_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FIRMWARE_DEBUG :: STATE [03:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FIRMWARE_DEBUG_STATE_MASK     0x0000000f
#define BCHP_DDR34_PHY_COMMON_REGS_0_FIRMWARE_DEBUG_STATE_SHIFT    0
#define BCHP_DDR34_PHY_COMMON_REGS_0_FIRMWARE_DEBUG_STATE_DEFAULT  0x00000000

/***************************************************************************
 *PLL_STATUS - PHY PLL status register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: PLL_STATUS :: reserved0 [31:17] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_reserved0_MASK     0xfffe0000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_reserved0_SHIFT    17

/* DDR34_PHY_COMMON_REGS_0 :: PLL_STATUS :: LOCK_LOST [16:16] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_LOCK_LOST_MASK     0x00010000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_LOCK_LOST_SHIFT    16

/* DDR34_PHY_COMMON_REGS_0 :: PLL_STATUS :: CLOCKING_8X [15:15] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_CLOCKING_8X_MASK   0x00008000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_CLOCKING_8X_SHIFT  15

/* DDR34_PHY_COMMON_REGS_0 :: PLL_STATUS :: CLOCKING_4X [14:14] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_CLOCKING_4X_MASK   0x00004000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_CLOCKING_4X_SHIFT  14

/* DDR34_PHY_COMMON_REGS_0 :: PLL_STATUS :: reserved1 [13:13] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_reserved1_MASK     0x00002000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_reserved1_SHIFT    13

/* DDR34_PHY_COMMON_REGS_0 :: PLL_STATUS :: STATUS [12:01] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_STATUS_MASK        0x00001ffe
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_STATUS_SHIFT       1

/* DDR34_PHY_COMMON_REGS_0 :: PLL_STATUS :: LOCK [00:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_LOCK_MASK          0x00000001
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS_LOCK_SHIFT         0

/***************************************************************************
 *PLL_CONFIG - PHY PLL configuration register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: PLL_LDO_DVDD1P0V_OUTPUT_V [31:30] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_DVDD1P0V_OUTPUT_V_MASK 0xc0000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_DVDD1P0V_OUTPUT_V_SHIFT 30
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_DVDD1P0V_OUTPUT_V_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: PLL_LDO_AVDD1P0V_OUTPUT_V [29:28] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_AVDD1P0V_OUTPUT_V_MASK 0x30000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_AVDD1P0V_OUTPUT_V_SHIFT 28
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_AVDD1P0V_OUTPUT_V_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: PLL_LDO_DVDD1P0V_BLEEDING_I [27:26] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_DVDD1P0V_BLEEDING_I_MASK 0x0c000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_DVDD1P0V_BLEEDING_I_SHIFT 26
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_DVDD1P0V_BLEEDING_I_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: PLL_LDO_AVDD1P0V_BLEEDING_I [25:24] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_AVDD1P0V_BLEEDING_I_MASK 0x03000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_AVDD1P0V_BLEEDING_I_SHIFT 24
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_AVDD1P0V_BLEEDING_I_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: CK_LDO_PWRDOWN [23:23] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_CK_LDO_PWRDOWN_MASK 0x00800000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_CK_LDO_PWRDOWN_SHIFT 23
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_CK_LDO_PWRDOWN_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: CK_LDO_BIAS20 [22:21] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_CK_LDO_BIAS20_MASK 0x00600000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_CK_LDO_BIAS20_SHIFT 21
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_CK_LDO_BIAS20_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: CK_LDO_BIAS [20:19] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_CK_LDO_BIAS_MASK   0x00180000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_CK_LDO_BIAS_SHIFT  19
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_CK_LDO_BIAS_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: PLL_LDO_PWRDOWN [18:18] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_PWRDOWN_MASK 0x00040000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_PWRDOWN_SHIFT 18
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PLL_LDO_PWRDOWN_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: HOLD [17:17] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_HOLD_MASK          0x00020000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_HOLD_SHIFT         17
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_HOLD_DEFAULT       0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: ENABLE [16:16] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ENABLE_MASK        0x00010000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ENABLE_SHIFT       16
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ENABLE_DEFAULT     0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: reserved0 [15:06] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_reserved0_MASK     0x0000ffc0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_reserved0_SHIFT    6

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: ENABLE_EXT_CTRL [05:05] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ENABLE_EXT_CTRL_MASK 0x00000020
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ENABLE_EXT_CTRL_SHIFT 5
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ENABLE_EXT_CTRL_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: RESET_POST_DIV [04:04] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_RESET_POST_DIV_MASK 0x00000010
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_RESET_POST_DIV_SHIFT 4
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_RESET_POST_DIV_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: ISO_OUT [03:03] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ISO_OUT_MASK       0x00000008
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ISO_OUT_SHIFT      3
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ISO_OUT_DEFAULT    0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: ISO_IN [02:02] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ISO_IN_MASK        0x00000004
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ISO_IN_SHIFT       2
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_ISO_IN_DEFAULT     0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: RESET [01:01] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_RESET_MASK         0x00000002
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_RESET_SHIFT        1
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_RESET_DEFAULT      0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONFIG :: PWRDN [00:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PWRDN_MASK         0x00000001
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PWRDN_SHIFT        0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONFIG_PWRDN_DEFAULT      0x00000001

/***************************************************************************
 *PLL_CONTROL1 - PHY PLL control register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL1 :: reserved0 [31:10] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1_reserved0_MASK   0xfffffc00
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1_reserved0_SHIFT  10

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL1 :: I_KP [09:06] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1_I_KP_MASK        0x000003c0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1_I_KP_SHIFT       6
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1_I_KP_DEFAULT     0x00000008

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL1 :: I_KI [05:03] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1_I_KI_MASK        0x00000038
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1_I_KI_SHIFT       3
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1_I_KI_DEFAULT     0x00000004

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL1 :: I_KA [02:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1_I_KA_MASK        0x00000007
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1_I_KA_SHIFT       0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL1_I_KA_DEFAULT     0x00000000

/***************************************************************************
 *PLL_CONTROL2 - PHY PLL control register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: REF_ALT_OFFS [31:31] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_REF_ALT_OFFS_MASK 0x80000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_REF_ALT_OFFS_SHIFT 31
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_REF_ALT_OFFS_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: VCO_RANGE_CONTROL_FOR_LOW [30:30] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_VCO_RANGE_CONTROL_FOR_LOW_MASK 0x40000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_VCO_RANGE_CONTROL_FOR_LOW_SHIFT 30
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_VCO_RANGE_CONTROL_FOR_LOW_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: AUX_CTRL [29:29] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_AUX_CTRL_MASK    0x20000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_AUX_CTRL_SHIFT   29
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_AUX_CTRL_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: NDIV_RELOCK [28:28] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_NDIV_RELOCK_MASK 0x10000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_NDIV_RELOCK_SHIFT 28
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_NDIV_RELOCK_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: FAST_LOCK [27:27] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_FAST_LOCK_MASK   0x08000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_FAST_LOCK_SHIFT  27
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_FAST_LOCK_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: VCO_FB_DIV2 [26:26] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_VCO_FB_DIV2_MASK 0x04000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_VCO_FB_DIV2_SHIFT 26
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_VCO_FB_DIV2_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: POST_CTRL_RESETB [25:24] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_POST_CTRL_RESETB_MASK 0x03000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_POST_CTRL_RESETB_SHIFT 24
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_POST_CTRL_RESETB_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: PWM_RATE [23:22] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_PWM_RATE_MASK    0x00c00000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_PWM_RATE_SHIFT   22
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_PWM_RATE_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: STAT_MODE [21:20] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_MODE_MASK   0x00300000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_MODE_SHIFT  20
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_MODE_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: VCO_RANGE_CONTROL_FOR_HIGH [19:19] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_VCO_RANGE_CONTROL_FOR_HIGH_MASK 0x00080000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_VCO_RANGE_CONTROL_FOR_HIGH_SHIFT 19
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_VCO_RANGE_CONTROL_FOR_HIGH_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: DITHER_DISABLE [18:18] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_DITHER_DISABLE_MASK 0x00040000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_DITHER_DISABLE_SHIFT 18
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_DITHER_DISABLE_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: STAT_UPDATE [17:17] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_UPDATE_MASK 0x00020000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_UPDATE_SHIFT 17
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_UPDATE_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: STAT_SELECT [16:14] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_SELECT_MASK 0x0001c000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_SELECT_SHIFT 14
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_SELECT_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: STAT_RESET [13:13] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_RESET_MASK  0x00002000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_RESET_SHIFT 13
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_STAT_RESET_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_DCO_CTRL_BYPASS_ENABLE_MASK 0x00001000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_DCO_CTRL_BYPASS_ENABLE_SHIFT 12
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL2 :: DCO_CTRL_BYP [11:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_DCO_CTRL_BYP_MASK 0x00000fff
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_DCO_CTRL_BYP_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL2_DCO_CTRL_BYP_DEFAULT 0x00000000

/***************************************************************************
 *PLL_CONTROL3 - PHY PLL control register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: PLL_CONTROL3 :: PLL_CONTROL [31:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL3_PLL_CONTROL_MASK 0xffffffff
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL3_PLL_CONTROL_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_CONTROL3_PLL_CONTROL_DEFAULT 0x00000000

/***************************************************************************
 *PLL_DIVIDERS - PHY PLL integer divider register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: PLL_DIVIDERS :: reserved0 [31:28] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_reserved0_MASK   0xf0000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_reserved0_SHIFT  28

/* DDR34_PHY_COMMON_REGS_0 :: PLL_DIVIDERS :: MDIV [27:20] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_MDIV_MASK        0x0ff00000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_MDIV_SHIFT       20
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_MDIV_DEFAULT     0x00000004

/* DDR34_PHY_COMMON_REGS_0 :: PLL_DIVIDERS :: reserved1 [19:16] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_reserved1_MASK   0x000f0000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_reserved1_SHIFT  16

/* DDR34_PHY_COMMON_REGS_0 :: PLL_DIVIDERS :: PDIV [15:12] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_PDIV_MASK        0x0000f000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_PDIV_SHIFT       12
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_PDIV_DEFAULT     0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: PLL_DIVIDERS :: reserved2 [11:10] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_reserved2_MASK   0x00000c00
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_reserved2_SHIFT  10

/* DDR34_PHY_COMMON_REGS_0 :: PLL_DIVIDERS :: NDIV_INT [09:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_NDIV_INT_MASK    0x000003ff
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_NDIV_INT_SHIFT   0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_DIVIDERS_NDIV_INT_DEFAULT 0x00000020

/***************************************************************************
 *PLL_FRAC_DIVIDER - PHY PLL fractional divider register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: PLL_FRAC_DIVIDER :: reserved0 [31:20] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_FRAC_DIVIDER_reserved0_MASK 0xfff00000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_FRAC_DIVIDER_reserved0_SHIFT 20

/* DDR34_PHY_COMMON_REGS_0 :: PLL_FRAC_DIVIDER :: NDIV_FRAC [19:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_FRAC_DIVIDER_NDIV_FRAC_MASK 0x000fffff
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_FRAC_DIVIDER_NDIV_FRAC_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_FRAC_DIVIDER_NDIV_FRAC_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SS_CONTROL - PHY PLL spread spectrum control register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: PLL_SS_CONTROL :: reserved0 [31:20] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_CONTROL_reserved0_MASK 0xfff00000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_CONTROL_reserved0_SHIFT 20

/* DDR34_PHY_COMMON_REGS_0 :: PLL_SS_CONTROL :: SSC_STEP [19:04] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_CONTROL_SSC_STEP_MASK  0x000ffff0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_CONTROL_SSC_STEP_SHIFT 4
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_CONTROL_SSC_STEP_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_SS_CONTROL :: reserved1 [03:01] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_CONTROL_reserved1_MASK 0x0000000e
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_CONTROL_reserved1_SHIFT 1

/* DDR34_PHY_COMMON_REGS_0 :: PLL_SS_CONTROL :: SSC_MODE [00:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_CONTROL_SSC_MODE_MASK  0x00000001
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_CONTROL_SSC_MODE_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_CONTROL_SSC_MODE_DEFAULT 0x00000000

/***************************************************************************
 *PLL_SS_LIMIT - PHY PLL spread spectrum limit register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: PLL_SS_LIMIT :: reserved0 [31:26] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_LIMIT_reserved0_MASK   0xfc000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_LIMIT_reserved0_SHIFT  26

/* DDR34_PHY_COMMON_REGS_0 :: PLL_SS_LIMIT :: SSC_LIMIT [25:04] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_LIMIT_SSC_LIMIT_MASK   0x03fffff0
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_LIMIT_SSC_LIMIT_SHIFT  4
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_LIMIT_SSC_LIMIT_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: PLL_SS_LIMIT :: reserved1 [03:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_LIMIT_reserved1_MASK   0x0000000f
#define BCHP_DDR34_PHY_COMMON_REGS_0_PLL_SS_LIMIT_reserved1_SHIFT  0

/***************************************************************************
 *FREQUENCY_CHANGE - PHY Frequency change control
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE :: reserved0 [31:27] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_reserved0_MASK 0xf8000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_reserved0_SHIFT 27

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE :: CHANNEL_B_MODE [26:24] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_CHANNEL_B_MODE_MASK 0x07000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_CHANNEL_B_MODE_SHIFT 24
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_CHANNEL_B_MODE_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE :: reserved1 [23:23] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_reserved1_MASK 0x00800000
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_reserved1_SHIFT 23

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE :: FSP_MODE [22:20] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_FSP_MODE_MASK 0x00700000
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_FSP_MODE_SHIFT 20
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_FSP_MODE_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE :: IDLE_FINAL [19:19] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_IDLE_FINAL_MASK 0x00080000
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_IDLE_FINAL_SHIFT 19
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_IDLE_FINAL_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE :: IDLE_MODE [18:16] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_IDLE_MODE_MASK 0x00070000
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_IDLE_MODE_SHIFT 16
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_IDLE_MODE_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE :: WAIT_CYCLES [15:14] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_WAIT_CYCLES_MASK 0x0000c000
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_WAIT_CYCLES_SHIFT 14
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_WAIT_CYCLES_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE :: M2_IDLE [13:12] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_M2_IDLE_MASK 0x00003000
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_M2_IDLE_SHIFT 12
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_M2_IDLE_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE :: M2_FSP1 [11:06] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_M2_FSP1_MASK 0x00000fc0
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_M2_FSP1_SHIFT 6
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_M2_FSP1_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE :: M2_FSP0 [05:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_M2_FSP0_MASK 0x0000003f
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_M2_FSP0_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_M2_FSP0_DEFAULT 0x00000000

/***************************************************************************
 *FREQUENCY_CHANGE_STATUS - PHY Frequency change status
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE_STATUS :: reserved0 [31:16] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_reserved0_MASK 0xffff0000
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_reserved0_SHIFT 16

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE_STATUS :: M2_CURRENT [15:08] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_M2_CURRENT_MASK 0x0000ff00
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_M2_CURRENT_SHIFT 8
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_M2_CURRENT_DEFAULT 0x0000000f

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE_STATUS :: reserved1 [07:05] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_reserved1_MASK 0x000000e0
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_reserved1_SHIFT 5

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE_STATUS :: CHAN_B_DISABLED [04:04] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_CHAN_B_DISABLED_MASK 0x00000010
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_CHAN_B_DISABLED_SHIFT 4
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_CHAN_B_DISABLED_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE_STATUS :: M2_FSP1 [03:03] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_M2_FSP1_MASK 0x00000008
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_M2_FSP1_SHIFT 3
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_M2_FSP1_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE_STATUS :: M2_FSP0 [02:02] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_M2_FSP0_MASK 0x00000004
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_M2_FSP0_SHIFT 2
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_M2_FSP0_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE_STATUS :: IDLE [01:01] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_IDLE_MASK 0x00000002
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_IDLE_SHIFT 1
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_IDLE_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: FREQUENCY_CHANGE_STATUS :: BUSY [00:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_BUSY_MASK 0x00000001
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_BUSY_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS_BUSY_DEFAULT 0x00000001

/***************************************************************************
 *RESET_CONTROL - PHY reset control register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: RESET_CONTROL :: reserved0 [31:02] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RESET_CONTROL_reserved0_MASK  0xfffffffc
#define BCHP_DDR34_PHY_COMMON_REGS_0_RESET_CONTROL_reserved0_SHIFT 2

/* DDR34_PHY_COMMON_REGS_0 :: RESET_CONTROL :: MEMC_CLOCK_DOMAIN [01:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RESET_CONTROL_MEMC_CLOCK_DOMAIN_MASK 0x00000003
#define BCHP_DDR34_PHY_COMMON_REGS_0_RESET_CONTROL_MEMC_CLOCK_DOMAIN_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_RESET_CONTROL_MEMC_CLOCK_DOMAIN_DEFAULT 0x00000001

/***************************************************************************
 *VDL_CALIBRATE - PHY VDL calibration control register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIBRATE :: reserved0 [31:08] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE_reserved0_MASK  0xffffff00
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE_reserved0_SHIFT 8

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIBRATE :: reserved_for_eco1 [07:02] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE_reserved_for_eco1_MASK 0x000000fc
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE_reserved_for_eco1_SHIFT 2
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE_reserved_for_eco1_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIBRATE :: CALIB_FAST [01:01] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE_CALIB_FAST_MASK 0x00000002
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE_CALIB_FAST_SHIFT 1
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE_CALIB_FAST_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIBRATE :: CALIB_ONCE [00:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE_CALIB_ONCE_MASK 0x00000001
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE_CALIB_ONCE_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIBRATE_CALIB_ONCE_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CALIB_STATUS1 - PHY VDL calibration status register #1
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIB_STATUS1 :: reserved0 [31:18] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_reserved0_MASK 0xfffc0000
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_reserved0_SHIFT 18

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIB_STATUS1 :: CALIB_TOTAL_STEPS [17:08] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_TOTAL_STEPS_MASK 0x0003ff00
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_TOTAL_STEPS_SHIFT 8
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_TOTAL_STEPS_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIB_STATUS1 :: reserved1 [07:04] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_reserved1_MASK 0x000000f0
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_reserved1_SHIFT 4

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIB_STATUS1 :: CALIB_LOCK_6B [03:03] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_LOCK_6B_MASK 0x00000008
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_LOCK_6B_SHIFT 3
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_LOCK_6B_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIB_STATUS1 :: CALIB_LOCK_4B [02:02] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_LOCK_4B_MASK 0x00000004
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_LOCK_4B_SHIFT 2
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_LOCK_4B_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIB_STATUS1 :: CALIB_LOCK_2B [01:01] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_LOCK_2B_MASK 0x00000002
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_LOCK_2B_SHIFT 1
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_LOCK_2B_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIB_STATUS1 :: CALIB_IDLE [00:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_IDLE_MASK 0x00000001
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_IDLE_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1_CALIB_IDLE_DEFAULT 0x00000001

/***************************************************************************
 *VDL_CALIB_STATUS2 - PHY VDL calibration status register #2
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIB_STATUS2 :: reserved0 [31:22] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2_reserved0_MASK 0xffc00000
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2_reserved0_SHIFT 22

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIB_STATUS2 :: CALIB_4B_STEPS [21:12] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2_CALIB_4B_STEPS_MASK 0x003ff000
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2_CALIB_4B_STEPS_SHIFT 12
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2_CALIB_4B_STEPS_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIB_STATUS2 :: reserved1 [11:10] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2_reserved1_MASK 0x00000c00
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2_reserved1_SHIFT 10

/* DDR34_PHY_COMMON_REGS_0 :: VDL_CALIB_STATUS2 :: CALIB_2B_STEPS [09:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2_CALIB_2B_STEPS_MASK 0x000003ff
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2_CALIB_2B_STEPS_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2_CALIB_2B_STEPS_DEFAULT 0x00000000

/***************************************************************************
 *VREF_DAC_CONTROL_CH_A - Channel0 VREF DAC Control register for Channel A
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: VREF_DAC_CONTROL_CH_A :: reserved0 [31:18] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_reserved0_MASK 0xfffc0000
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_reserved0_SHIFT 18

/* DDR34_PHY_COMMON_REGS_0 :: VREF_DAC_CONTROL_CH_A :: PDN_DFE [17:17] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_PDN_DFE_MASK 0x00020000
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_PDN_DFE_SHIFT 17
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_PDN_DFE_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: VREF_DAC_CONTROL_CH_A :: PDN [16:16] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_PDN_MASK 0x00010000
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_PDN_SHIFT 16
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_PDN_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: VREF_DAC_CONTROL_CH_A :: DAC_DFE [15:08] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_DAC_DFE_MASK 0x0000ff00
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_DAC_DFE_SHIFT 8
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_DAC_DFE_DEFAULT 0x00000032

/* DDR34_PHY_COMMON_REGS_0 :: VREF_DAC_CONTROL_CH_A :: DAC [07:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_DAC_MASK 0x000000ff
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_DAC_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_A_DAC_DEFAULT 0x00000032

/***************************************************************************
 *VREF_DAC_CONTROL_CH_B - Channel1 VREF DAC Control register for Channel B
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: VREF_DAC_CONTROL_CH_B :: reserved0 [31:18] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_reserved0_MASK 0xfffc0000
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_reserved0_SHIFT 18

/* DDR34_PHY_COMMON_REGS_0 :: VREF_DAC_CONTROL_CH_B :: PDN_DFE [17:17] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_PDN_DFE_MASK 0x00020000
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_PDN_DFE_SHIFT 17
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_PDN_DFE_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: VREF_DAC_CONTROL_CH_B :: PDN [16:16] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_PDN_MASK 0x00010000
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_PDN_SHIFT 16
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_PDN_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: VREF_DAC_CONTROL_CH_B :: DAC_DFE [15:08] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_DAC_DFE_MASK 0x0000ff00
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_DAC_DFE_SHIFT 8
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_DAC_DFE_DEFAULT 0x00000032

/* DDR34_PHY_COMMON_REGS_0 :: VREF_DAC_CONTROL_CH_B :: DAC [07:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_DAC_MASK 0x000000ff
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_DAC_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_VREF_DAC_CONTROL_CH_B_DAC_DEFAULT 0x00000032

/***************************************************************************
 *ZQ_CAL - ZQ Calibration Control register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: ZQ_CAL :: reserved0 [31:23] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_reserved0_MASK         0xff800000
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_reserved0_SHIFT        23

/* DDR34_PHY_COMMON_REGS_0 :: ZQ_CAL :: ZQ_RX_ITRIM [22:20] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_RX_ITRIM_MASK       0x00700000
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_RX_ITRIM_SHIFT      20
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_RX_ITRIM_DEFAULT    0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: ZQ_CAL :: reserved1 [19:19] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_reserved1_MASK         0x00080000
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_reserved1_SHIFT        19

/* DDR34_PHY_COMMON_REGS_0 :: ZQ_CAL :: ZQ_STATUS [18:18] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_STATUS_MASK         0x00040000
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_STATUS_SHIFT        18
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_STATUS_DEFAULT      0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: ZQ_CAL :: ZQ_RXENB [17:17] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_RXENB_MASK          0x00020000
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_RXENB_SHIFT         17
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_RXENB_DEFAULT       0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: ZQ_CAL :: ZQ_IDDQ [16:16] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_IDDQ_MASK           0x00010000
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_IDDQ_SHIFT          16
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_IDDQ_DEFAULT        0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: ZQ_CAL :: reserved2 [15:13] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_reserved2_MASK         0x0000e000
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_reserved2_SHIFT        13

/* DDR34_PHY_COMMON_REGS_0 :: ZQ_CAL :: ZQ_ND_STRENGTH [12:08] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_ND_STRENGTH_MASK    0x00001f00
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_ND_STRENGTH_SHIFT   8
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_ND_STRENGTH_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: ZQ_CAL :: reserved3 [07:05] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_reserved3_MASK         0x000000e0
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_reserved3_SHIFT        5

/* DDR34_PHY_COMMON_REGS_0 :: ZQ_CAL :: ZQ_PD_STRENGTH [04:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_PD_STRENGTH_MASK    0x0000001f
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_PD_STRENGTH_SHIFT   0
#define BCHP_DDR34_PHY_COMMON_REGS_0_ZQ_CAL_ZQ_PD_STRENGTH_DEFAULT 0x00000000

/***************************************************************************
 *RO_PROC_MON_CTL - Ring-Osc control register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: RO_PROC_MON_CTL :: reserved0 [31:27] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_reserved0_MASK 0xf8000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_reserved0_SHIFT 27

/* DDR34_PHY_COMMON_REGS_0 :: RO_PROC_MON_CTL :: BUSY [26:26] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_BUSY_MASK     0x04000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_BUSY_SHIFT    26
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_BUSY_DEFAULT  0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: RO_PROC_MON_CTL :: TRIGGER [25:25] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_TRIGGER_MASK  0x02000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_TRIGGER_SHIFT 25
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_TRIGGER_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: RO_PROC_MON_CTL :: RESET [24:24] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_RESET_MASK    0x01000000
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_RESET_SHIFT   24
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_RESET_DEFAULT 0x00000001

/* DDR34_PHY_COMMON_REGS_0 :: RO_PROC_MON_CTL :: SEL [23:12] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_SEL_MASK      0x00fff000
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_SEL_SHIFT     12
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_SEL_DEFAULT   0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: RO_PROC_MON_CTL :: EN [11:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_EN_MASK       0x00000fff
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_EN_SHIFT      0
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_CTL_EN_DEFAULT    0x00000000

/***************************************************************************
 *RO_PROC_MON_STATUS - Ring-Osc count register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: RO_PROC_MON_STATUS :: CLK_COUNT [31:08] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_STATUS_CLK_COUNT_MASK 0xffffff00
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_STATUS_CLK_COUNT_SHIFT 8
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_STATUS_CLK_COUNT_DEFAULT 0x00000000

/* DDR34_PHY_COMMON_REGS_0 :: RO_PROC_MON_STATUS :: RO_COUNT [07:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_STATUS_RO_COUNT_MASK 0x000000ff
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_STATUS_RO_COUNT_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_RO_PROC_MON_STATUS_RO_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *SPARE_REG - Common Block Spare register
 ***************************************************************************/
/* DDR34_PHY_COMMON_REGS_0 :: SPARE_REG :: reserved_for_eco0 [31:00] */
#define BCHP_DDR34_PHY_COMMON_REGS_0_SPARE_REG_reserved_for_eco0_MASK 0xffffffff
#define BCHP_DDR34_PHY_COMMON_REGS_0_SPARE_REG_reserved_for_eco0_SHIFT 0
#define BCHP_DDR34_PHY_COMMON_REGS_0_SPARE_REG_reserved_for_eco0_DEFAULT 0x00000000

#endif /* #ifndef BCHP_DDR34_PHY_COMMON_REGS_0_H__ */

/* End of File */
