Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan  7 11:00:03 2026
| Host         : work-dev running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ../vivado_project/cyan_hd_timing_synth.rpt
| Design       : cyan_hd_top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (28)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.767        0.000                      0                 1780       -4.906    -2287.696                    561                 1780        2.845        0.000                       0                   798  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
DCLK_CH0               {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_2      {0.000 854.700}        1709.400        0.585           
DCLK_CH1               {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_1      {0.000 854.700}        1709.400        0.585           
DCLK_CH10              {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_5      {0.000 854.700}        1709.400        0.585           
DCLK_CH11              {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0        {0.000 854.700}        1709.400        0.585           
DCLK_CH12              {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_4      {0.000 854.700}        1709.400        0.585           
DCLK_CH13              {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_3      {0.000 854.700}        1709.400        0.585           
DCLK_CH2               {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_13     {0.000 854.700}        1709.400        0.585           
DCLK_CH3               {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_12     {0.000 854.700}        1709.400        0.585           
DCLK_CH4               {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_11     {0.000 854.700}        1709.400        0.585           
DCLK_CH5               {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_10     {0.000 854.700}        1709.400        0.585           
DCLK_CH6               {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_9      {0.000 854.700}        1709.400        0.585           
DCLK_CH7               {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_8      {0.000 854.700}        1709.400        0.585           
DCLK_CH8               {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_7      {0.000 854.700}        1709.400        0.585           
DCLK_CH9               {0.000 213.675}        427.350         2.340           
  bufr_inst_n_0_6      {0.000 854.700}        1709.400        0.585           
MCLK_50M               {0.000 10.000}         20.000          50.000          
  clk_out1_clk_ctrl_1  {0.000 5.000}          10.000          100.000         
  clk_out2_clk_ctrl_1  {0.000 2.500}          5.000           200.000         
  clk_out3_clk_ctrl_1  {0.000 20.000}         40.000          25.000          
  clkfbout_clk_ctrl_1  {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DCLK_CH0                   212.831        0.000                      0                    1       -3.945       -3.945                      1                    1      425.683        0.000                       0                     6  
  bufr_inst_n_0_2         1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH1                                                                                                                                                               425.683        0.000                       0                     6  
  bufr_inst_n_0_1         1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH10                                                                                                                                                              425.683        0.000                       0                     6  
  bufr_inst_n_0_5         1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH11                                                                                                                                                              425.683        0.000                       0                     6  
  bufr_inst_n_0           1705.756        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH12                                                                                                                                                              425.683        0.000                       0                     6  
  bufr_inst_n_0_4         1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH13                                                                                                                                                              425.683        0.000                       0                     6  
  bufr_inst_n_0_3         1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH2                                                                                                                                                               425.683        0.000                       0                     6  
  bufr_inst_n_0_13        1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH3                                                                                                                                                               425.683        0.000                       0                     6  
  bufr_inst_n_0_12        1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH4                                                                                                                                                               425.683        0.000                       0                     6  
  bufr_inst_n_0_11        1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH5                                                                                                                                                               425.683        0.000                       0                     6  
  bufr_inst_n_0_10        1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH6                                                                                                                                                               425.683        0.000                       0                     6  
  bufr_inst_n_0_9         1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH7                                                                                                                                                               425.683        0.000                       0                     6  
  bufr_inst_n_0_8         1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH8                                                                                                                                                               425.683        0.000                       0                     6  
  bufr_inst_n_0_7         1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
DCLK_CH9                                                                                                                                                               425.683        0.000                       0                     6  
  bufr_inst_n_0_6         1705.751        0.000                      0                   44        0.144        0.000                      0                   44      854.200        0.000                       0                    32  
MCLK_50M                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_ctrl_1        6.767        0.000                      0                  461        0.045        0.000                      0                  461        4.500        0.000                       0                   258  
  clk_out2_clk_ctrl_1                                                                                                                                                    2.845        0.000                       0                     2  
  clk_out3_clk_ctrl_1                                                                                                                                                   37.845        0.000                       0                     2  
  clkfbout_clk_ctrl_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_ctrl_1  bufr_inst_n_0_2            7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_1            7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_5            7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0              7.581        0.000                      0                   10       -4.569      -41.184                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_4            7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_3            7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_13           7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_12           7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_11           7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_10           7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_9            7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_8            7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_7            7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  
clk_out1_clk_ctrl_1  bufr_inst_n_0_6            7.454        0.000                      0                   10       -4.906      -40.833                     10                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0              7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_1            7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_10           7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_11           7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_12           7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_13           7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_2            7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_3            7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_4            7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_5            7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_6            7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_7            7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_8            7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  bufr_inst_n_0_9            7.700        0.000                      0                   30       -4.076     -122.267                     30                   30  
**async_default**    clk_out1_clk_ctrl_1  clk_out1_clk_ctrl_1        7.361        0.000                      0                  254        0.705        0.000                      0                  254  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH0
  To Clock:  DCLK_CH0

Setup :            0  Failing Endpoints,  Worst Slack      212.831ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -3.945ns,  Total Violation       -3.945ns
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             212.831ns  (required time - arrival time)
  Source:                 DOUTN[0]
                            (input port clocked by DCLK_CH0  {rise@0.000ns fall@213.675ns period=427.350ns})
  Destination:            u_afe2256_lvds/lvds_channel[11].deser_inst/iserdes_dout/D
                            (falling edge-triggered cell ISERDESE2 clocked by DCLK_CH0  {rise@0.000ns fall@213.675ns period=427.350ns})
  Path Group:             DCLK_CH0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            213.675ns  (DCLK_CH0 fall@213.675ns - DCLK_CH0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.411ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.086ns = ( 214.761 - 213.675 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCLK_CH0 rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.500     1.500    
                                                      0.000     1.500 f  DOUTN[0] (IN)
                         net (fo=0)                   0.000     1.500    u_afe2256_lvds/lvds_channel[11].deser_inst/DOUTN[0]
                         IBUFDS (Prop_ibufds_IB_O)    0.411     1.911 r  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dout/O
                         net (fo=1, unplaced)         0.000     1.911    u_afe2256_lvds/lvds_channel[11].deser_inst/dout_buf
                         ISERDESE2                                    r  u_afe2256_lvds/lvds_channel[11].deser_inst/iserdes_dout/D
  -------------------------------------------------------------------    -------------------

                         (clock DCLK_CH0 fall edge)
                                                    213.675   213.675 f  
                                                      0.000   213.675 f  DCLKP[0] (IN)
                         net (fo=0)                   0.000   213.675    u_afe2256_lvds/lvds_channel[11].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374   214.049 f  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114   214.163    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_buf
                         BUFIO (Prop_bufio_I_O)       0.484   214.647 f  u_afe2256_lvds/lvds_channel[11].deser_inst/bufio_inst/O
                         net (fo=4, unplaced)         0.114   214.761    u_afe2256_lvds/lvds_channel[11].deser_inst/CLKB0_23
                         ISERDESE2                                    r  u_afe2256_lvds/lvds_channel[11].deser_inst/iserdes_dout/CLKB  (IS_INVERTED)
                         clock pessimism              0.000   214.761    
                         clock uncertainty           -0.035   214.726    
                         ISERDESE2 (Setup_iserdese2_CLKB_D)
                                                      0.016   214.742    u_afe2256_lvds/lvds_channel[11].deser_inst/iserdes_dout
  -------------------------------------------------------------------
                         required time                        214.742    
                         arrival time                          -1.911    
  -------------------------------------------------------------------
                         slack                                212.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.945ns  (arrival time - required time)
  Source:                 DOUTP[0]
                            (input port clocked by DCLK_CH0  {rise@0.000ns fall@213.675ns period=427.350ns})
  Destination:            u_afe2256_lvds/lvds_channel[11].deser_inst/iserdes_dout/D
                            (rising edge-triggered cell ISERDESE2 clocked by DCLK_CH0  {rise@0.000ns fall@213.675ns period=427.350ns})
  Path Group:             DCLK_CH0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (DCLK_CH0 rise@0.000ns - DCLK_CH0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.903ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUFDS=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        3.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCLK_CH0 rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
                                                      0.000    -1.000 r  DOUTP[0] (IN)
                         net (fo=0)                   0.000    -1.000    u_afe2256_lvds/lvds_channel[11].deser_inst/DOUTP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903    -0.097 r  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dout/O
                         net (fo=1, unplaced)         0.000    -0.097    u_afe2256_lvds/lvds_channel[11].deser_inst/dout_buf
                         ISERDESE2                                    r  u_afe2256_lvds/lvds_channel[11].deser_inst/iserdes_dout/D
  -------------------------------------------------------------------    -------------------

                         (clock DCLK_CH0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[0] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[11].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_buf
                         BUFIO (Prop_bufio_I_O)       1.533     3.063 r  u_afe2256_lvds/lvds_channel[11].deser_inst/bufio_inst/O
                         net (fo=4, unplaced)         0.584     3.647    u_afe2256_lvds/lvds_channel[11].deser_inst/ioclk_10
                         ISERDESE2                                    r  u_afe2256_lvds/lvds_channel[11].deser_inst/iserdes_dout/CLK
                         clock pessimism              0.000     3.647    
                         clock uncertainty            0.035     3.682    
                         ISERDESE2 (Hold_iserdese2_CLK_D)
                                                      0.165     3.847    u_afe2256_lvds/lvds_channel[11].deser_inst/iserdes_dout
  -------------------------------------------------------------------
                         required time                         -3.847    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                 -3.945    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH0
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[0] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[11].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_2
  To Clock:  bufr_inst_n_0_2

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_2  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_2  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_2 rise@1709.400ns - bufr_inst_n_0_2 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_2 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[0] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[11].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state[4]_i_3__10/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state[4]_i_3__10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state[4]_i_1__10/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state[4]_i_1__10_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_2 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[0] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[11].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_2  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_2  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_2 rise@0.000ns - bufr_inst_n_0_2 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_2 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[0] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[11].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state[0]_i_1__10/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state[0]_i_1__10_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_2 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[0] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[11].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_2
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[11].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH1
  To Clock:  DCLK_CH1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH1
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[1] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[10].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_1
  To Clock:  bufr_inst_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_1  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_1  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_1 rise@1709.400ns - bufr_inst_n_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[1] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[10].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[10].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state[4]_i_3__9/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state[4]_i_3__9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state[4]_i_1__9/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state[4]_i_1__9_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_1 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[1] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[10].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[10].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_1  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_1  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_1 rise@0.000ns - bufr_inst_n_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[1] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[10].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[10].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state[0]_i_1__9/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state[0]_i_1__9_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[1] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[10].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[10].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_1
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[10].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH10
  To Clock:  DCLK_CH10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH10
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[10] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[1].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_5
  To Clock:  bufr_inst_n_0_5

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_5  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_5  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_5 rise@1709.400ns - bufr_inst_n_0_5 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_5 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[10] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[1].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[1].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state[4]_i_3__0/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state[4]_i_3__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state[4]_i_1__0/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state[4]_i_1__0_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_5 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[10] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[1].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[1].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_5  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_5  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_5 rise@0.000ns - bufr_inst_n_0_5 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_5 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[10] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[1].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[1].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state[0]_i_1__0_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_5 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[10] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[1].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[1].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_5
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[1].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH11
  To Clock:  DCLK_CH11

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH11
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[11] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[0].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0
  To Clock:  bufr_inst_n_0

Setup :            0  Failing Endpoints,  Worst Slack     1705.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.756ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[0].deser_inst/iserdes_dout/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by bufr_inst_n_0  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0 rise@1709.400ns - bufr_inst_n_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 1.025ns (31.425%)  route 2.237ns (68.575%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[11] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[0].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[0].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst_n_0
                         ISERDESE2                                    r  u_afe2256_lvds/lvds_channel[0].deser_inst/iserdes_dout/CLKDIV
  -------------------------------------------------------------------    -------------------
                         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.750 r  u_afe2256_lvds/lvds_channel[0].deser_inst/iserdes_dout/Q1
                         net (fo=7, unplaced)         0.800     4.550    u_afe2256_lvds/lvds_channel[0].deser_inst/iserdes_data[0]
                         LUT4 (Prop_lut4_I3_O)        0.124     4.674 r  u_afe2256_lvds/lvds_channel[0].deser_inst/align_detect_cnt[7]_i_3/O
                         net (fo=8, unplaced)         0.487     5.161    u_afe2256_lvds/lvds_channel[0].deser_inst/align_detect_cnt[7]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     5.285 r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state[4]_i_3/O
                         net (fo=1, unplaced)         0.449     5.734    u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state[4]_i_3_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     5.858 r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state[4]_i_1/O
                         net (fo=5, unplaced)         0.501     6.359    u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state[4]_i_1_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[11] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[0].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[0].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                               1705.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0 rise@0.000ns - bufr_inst_n_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[11] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[0].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[0].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state[0]_i_1_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[11] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[0].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[0].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[0].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH12
  To Clock:  DCLK_CH12

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH12
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP_12_13[12] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[13].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_4
  To Clock:  bufr_inst_n_0_4

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_4  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_4  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_4 rise@1709.400ns - bufr_inst_n_0_4 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_4 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP_12_13[12] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[13].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[13].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state[4]_i_3__12/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state[4]_i_3__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state[4]_i_1__12/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state[4]_i_1__12_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_4 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP_12_13[12] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[13].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[13].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_4  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_4  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_4 rise@0.000ns - bufr_inst_n_0_4 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_4 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP_12_13[12] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[13].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[13].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state[0]_i_1__12/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state[0]_i_1__12_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_4 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP_12_13[12] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[13].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[13].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_4
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[13].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH13
  To Clock:  DCLK_CH13

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH13
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP_12_13[13] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[12].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_3
  To Clock:  bufr_inst_n_0_3

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_3  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_3  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_3 rise@1709.400ns - bufr_inst_n_0_3 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_3 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP_12_13[13] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[12].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[12].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state[4]_i_3__11/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state[4]_i_3__11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state[4]_i_1__11/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state[4]_i_1__11_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_3 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP_12_13[13] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[12].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[12].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_3  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_3  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_3 rise@0.000ns - bufr_inst_n_0_3 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_3 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP_12_13[13] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[12].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[12].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state[0]_i_1__11/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state[0]_i_1__11_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_3 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP_12_13[13] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[12].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[12].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_3
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[12].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH2
  To Clock:  DCLK_CH2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH2
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[2] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[9].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_13
  To Clock:  bufr_inst_n_0_13

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_13  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_13  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_13
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_13 rise@1709.400ns - bufr_inst_n_0_13 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_13 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[2] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[9].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[9].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state[4]_i_3__8/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state[4]_i_3__8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state[4]_i_1__8/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state[4]_i_1__8_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_13 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[2] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[9].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[9].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_13  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_13  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_13
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_13 rise@0.000ns - bufr_inst_n_0_13 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_13 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[2] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[9].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[9].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state[0]_i_1__8/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state[0]_i_1__8_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_13 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[2] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[9].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[9].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_13
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[9].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH3
  To Clock:  DCLK_CH3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH3
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[3] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[8].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_12
  To Clock:  bufr_inst_n_0_12

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_12  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_12  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_12 rise@1709.400ns - bufr_inst_n_0_12 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_12 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[3] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[8].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[8].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state[4]_i_3__7/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state[4]_i_3__7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state[4]_i_1__7/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state[4]_i_1__7_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_12 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[3] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[8].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[8].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_12  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_12  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_12 rise@0.000ns - bufr_inst_n_0_12 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_12 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[3] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[8].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[8].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state[0]_i_1__7/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state[0]_i_1__7_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_12 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[3] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[8].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[8].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_12
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[8].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH4
  To Clock:  DCLK_CH4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH4
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[4] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[7].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_11
  To Clock:  bufr_inst_n_0_11

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_11  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_11  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_11
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_11 rise@1709.400ns - bufr_inst_n_0_11 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_11 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[4] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[7].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[7].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state[4]_i_3__6/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state[4]_i_3__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state[4]_i_1__6/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state[4]_i_1__6_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_11 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[4] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[7].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[7].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_11  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_11  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_11
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_11 rise@0.000ns - bufr_inst_n_0_11 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_11 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[4] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[7].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[7].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state[0]_i_1__6/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state[0]_i_1__6_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_11 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[4] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[7].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[7].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_11
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[7].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH5
  To Clock:  DCLK_CH5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH5
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[5] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[6].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_10
  To Clock:  bufr_inst_n_0_10

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_10  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_10  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_10 rise@1709.400ns - bufr_inst_n_0_10 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_10 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[5] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[6].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[6].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state[4]_i_3__5/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state[4]_i_3__5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state[4]_i_1__5/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state[4]_i_1__5_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_10 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[5] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[6].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[6].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_10  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_10  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_10 rise@0.000ns - bufr_inst_n_0_10 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_10 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[5] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[6].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[6].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state[0]_i_1__5/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state[0]_i_1__5_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_10 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[5] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[6].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[6].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_10
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[6].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH6
  To Clock:  DCLK_CH6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH6
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[6] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[5].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_9
  To Clock:  bufr_inst_n_0_9

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_9  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_9  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_9 rise@1709.400ns - bufr_inst_n_0_9 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_9 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[6] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[5].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[5].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state[4]_i_3__4/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state[4]_i_3__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state[4]_i_1__4/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state[4]_i_1__4_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_9 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[6] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[5].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[5].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_9  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_9  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_9 rise@0.000ns - bufr_inst_n_0_9 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_9 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[6] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[5].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[5].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state[0]_i_1__4/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state[0]_i_1__4_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_9 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[6] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[5].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[5].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_9
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[5].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH7
  To Clock:  DCLK_CH7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH7
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[7] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[4].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_8
  To Clock:  bufr_inst_n_0_8

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_8  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_8  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_8 rise@1709.400ns - bufr_inst_n_0_8 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_8 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[7] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[4].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[4].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state[4]_i_3__3/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state[4]_i_3__3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state[4]_i_1__3/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state[4]_i_1__3_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_8 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[7] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[4].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[4].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_8  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_8  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_8 rise@0.000ns - bufr_inst_n_0_8 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_8 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[7] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[4].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[4].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state[0]_i_1__3/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state[0]_i_1__3_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_8 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[7] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[4].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[4].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_8
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[4].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH8
  To Clock:  DCLK_CH8

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH8
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[8] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[3].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_7
  To Clock:  bufr_inst_n_0_7

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_7  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_7  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_7 rise@1709.400ns - bufr_inst_n_0_7 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_7 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[8] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[3].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[3].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state[4]_i_3__2/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state[4]_i_3__2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state[4]_i_1__2/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state[4]_i_1__2_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_7 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[8] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[3].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[3].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_7  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_7  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_7 rise@0.000ns - bufr_inst_n_0_7 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_7 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[8] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[3].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[3].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state[0]_i_1__2/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state[0]_i_1__2_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_7 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[8] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[3].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[3].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_7
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[3].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  DCLK_CH9
  To Clock:  DCLK_CH9

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      425.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCLK_CH9
Waveform(ns):       { 0.000 213.675 }
Period(ns):         427.350
Sources:            { DCLKP[9] }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         427.350     425.683              u_afe2256_lvds/lvds_channel[2].deser_inst/iserdes_dout/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bufr_inst_n_0_6
  To Clock:  bufr_inst_n_0_6

Setup :            0  Failing Endpoints,  Worst Slack     1705.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      854.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1705.751ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_6  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_6  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1709.400ns  (bufr_inst_n_0_6 rise@1709.400ns - bufr_inst_n_0_6 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.875ns (26.783%)  route 2.392ns (73.217%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 1712.100 - 1709.400 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_6 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[9] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[2].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[2].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.553 r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.542    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.837 r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state[4]_i_3__1/O
                         net (fo=1, unplaced)         0.902     5.739    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state[4]_i_3__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.863 r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state[4]_i_1__1/O
                         net (fo=5, unplaced)         0.501     6.364    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state[4]_i_1__1_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_6 rise edge)
                                                   1709.400  1709.400 r  
                                                      0.000  1709.400 r  DCLKP[9] (IN)
                         net (fo=0)                   0.000  1709.400    u_afe2256_lvds/lvds_channel[2].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.903  1710.303 r  u_afe2256_lvds/lvds_channel[2].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.439  1710.742    u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.919  1711.661 r  u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.439  1712.099    u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.253  1712.352    
                         clock uncertainty           -0.035  1712.317    
                         FDPE (Setup_fdpe_C_CE)      -0.202  1712.115    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1712.115    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                               1705.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_6  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Destination:            u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_6  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_6 rise@0.000ns - bufr_inst_n_0_6 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bufr_inst_n_0_6 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[9] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[2].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374     0.374 r  u_afe2256_lvds/lvds_channel[2].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114     0.488    u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271     0.759 r  u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114     0.873    u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     1.014 r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[4]/Q
                         net (fo=4, unplaced)         0.141     1.155    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg_n_0_[4]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.253 r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state[0]_i_1__1/O
                         net (fo=1, unplaced)         0.000     1.253    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state[0]_i_1__1_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_6 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[9] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[2].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.409     0.409 r  u_afe2256_lvds/lvds_channel[2].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.259     0.668    u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.432     1.100 r  u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.259     1.359    u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism             -0.341     1.018    
                         FDPE (Hold_fdpe_C_D)         0.091     1.109    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bufr_inst_n_0_6
Waveform(ns):       { 0.000 854.700 }
Period(ns):         1709.400
Sources:            { u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         1709.400    1707.733             u_afe2256_lvds/lvds_channel[2].deser_inst/iserdes_dout/CLKDIV
Low Pulse Width   Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         854.700     854.200              u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MCLK_50M
  To Clock:  MCLK_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCLK_50M_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751               u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000               u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000                u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000                u_clk_ctrl/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  clk_out1_clk_ctrl_1

Setup :            0  Failing Endpoints,  Worst Slack        6.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 u_afe2256_spi/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_spi/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.875ns (31.239%)  route 1.926ns (68.761%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 7.272 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.079ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.549    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.559 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.759    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.096    -2.663 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.584    -2.079    u_afe2256_spi/CLK
                         FDCE                                         r  u_afe2256_spi/bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -1.623 r  u_afe2256_spi/bit_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.976    -0.647    u_afe2256_spi/bit_cnt_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.295    -0.352 r  u_afe2256_spi/FSM_onehot_state[4]_i_2/O
                         net (fo=1, unplaced)         0.449     0.097    u_afe2256_spi/FSM_onehot_state[4]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     0.221 r  u_afe2256_spi/FSM_onehot_state[4]_i_1/O
                         net (fo=5, unplaced)         0.501     0.722    u_afe2256_spi/FSM_onehot_state[4]_i_1_n_0
                         FDPE                                         r  u_afe2256_spi/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    11.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.982 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.742    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091     6.833 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439     7.272    u_afe2256_spi/CLK
                         FDPE                                         r  u_afe2256_spi/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.504     7.776    
                         clock uncertainty           -0.085     7.691    
                         FDPE (Setup_fdpe_C_CE)      -0.202     7.489    u_afe2256_spi/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  6.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reset_sync/sync_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_ctrl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.506    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.270 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.933    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.026    -0.907 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.114    -0.793    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.646 r  u_reset_sync/sync_ff1_reg/Q
                         net (fo=1, unplaced)         0.081    -0.565    u_reset_sync/sync_ff1
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.686    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.724 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.369    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029    -1.340 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259    -1.081    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
                         clock pessimism              0.433    -0.648    
                         FDCE (Hold_fdce_C_D)         0.038    -0.610    u_reset_sync/sync_ff2_reg
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_ctrl_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                u_clk_ctrl/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500                led_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500                led_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_ctrl_1
  To Clock:  clk_out2_clk_ctrl_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_ctrl_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845                u_clk_ctrl/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360              u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_ctrl_1
  To Clock:  clk_out3_clk_ctrl_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_ctrl_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845               u_clk_ctrl/inst/clkout3_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360              u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_ctrl_1
  To Clock:  clkfbout_clk_ctrl_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_ctrl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_ctrl/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845               u_clk_ctrl/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       20.000      80.000               u_clk_ctrl/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_2  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_2 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[11].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state[4]_i_3__10/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state[4]_i_3__10_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state[4]_i_1__10/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state[4]_i_1__10_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_2 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[0] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[11].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[11].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_2  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_2 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[11].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[11].deser_inst/bitslip_cnt[2]_i_2__10/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[11].deser_inst/bitslip_cnt[2]_i_2__10_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[11].deser_inst/bitslip_cnt[0]_i_1__10/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[11].deser_inst/bitslip_cnt[0]_i_1__10_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_2 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[0] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[11].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[11].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_1  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_1 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[10].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state[4]_i_3__9/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state[4]_i_3__9_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state[4]_i_1__9/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state[4]_i_1__9_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_1 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[1] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[10].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[10].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[10].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_1  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[10].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[10].deser_inst/bitslip_cnt[2]_i_2__9/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[10].deser_inst/bitslip_cnt[2]_i_2__9_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[10].deser_inst/bitslip_cnt[0]_i_1__9/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[10].deser_inst/bitslip_cnt[0]_i_1__9_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[1] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[10].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[10].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[10].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_5

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_5  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_5
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_5 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[1].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state[4]_i_3__0/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state[4]_i_3__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state[4]_i_1__0/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state[4]_i_1__0_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_5 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[10] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[1].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[1].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[1].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_5  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_5 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[1].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[1].deser_inst/bitslip_cnt[2]_i_2__0/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[1].deser_inst/bitslip_cnt[2]_i_2__0_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[1].deser_inst/bitslip_cnt[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[1].deser_inst/bitslip_cnt[0]_i_1__0_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_5 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[10] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[1].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[1].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[1].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0

Setup :            0  Failing Endpoints,  Worst Slack        7.581ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.569ns,  Total Violation      -41.184ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.067ns  (logic 0.353ns (33.072%)  route 0.714ns (66.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[0].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.306  8539.400    u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I2_O)        0.122  8539.522 r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state[4]_i_4/O
                         net (fo=1, unplaced)         0.186  8539.708    u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state[4]_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.056  8539.764 r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state[4]_i_1/O
                         net (fo=5, unplaced)         0.222  8539.986    u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state[4]_i_1_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[11] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[0].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[0].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8539.986    
  -------------------------------------------------------------------
                         slack                                  7.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.569ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[0].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.705ns (39.704%)  route 1.071ns (60.296%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[0].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.655    -1.706    u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I1_O)        0.238    -1.468 r  u_afe2256_lvds/lvds_channel[0].deser_inst/bitslip_cnt[2]_i_2/O
                         net (fo=3, unplaced)         0.415    -1.053    u_afe2256_lvds/lvds_channel[0].deser_inst/bitslip_cnt[2]_i_2_n_0
                         LUT4 (Prop_lut4_I0_O)        0.100    -0.953 r  u_afe2256_lvds/lvds_channel[0].deser_inst/bitslip_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.953    u_afe2256_lvds/lvds_channel[0].deser_inst/bitslip_cnt[0]_i_1_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[11] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[0].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[0].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[0].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 -4.569    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_4

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_4  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_4
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_4 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[13].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state[4]_i_3__12/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state[4]_i_3__12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state[4]_i_1__12/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state[4]_i_1__12_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_4 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP_12_13[12] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[13].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[13].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[13].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_4  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_4
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_4 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[13].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[13].deser_inst/bitslip_cnt[2]_i_2__12/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[13].deser_inst/bitslip_cnt[2]_i_2__12_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[13].deser_inst/bitslip_cnt[0]_i_1__12/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[13].deser_inst/bitslip_cnt[0]_i_1__12_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_4 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP_12_13[12] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[13].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[13].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[13].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_3

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_3  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_3 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[12].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state[4]_i_3__11/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state[4]_i_3__11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state[4]_i_1__11/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state[4]_i_1__11_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_3 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP_12_13[13] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[12].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[12].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[12].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_3  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_3 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[12].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[12].deser_inst/bitslip_cnt[2]_i_2__11/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[12].deser_inst/bitslip_cnt[2]_i_2__11_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[12].deser_inst/bitslip_cnt[0]_i_1__11/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[12].deser_inst/bitslip_cnt[0]_i_1__11_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_3 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP_12_13[13] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[12].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[12].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[12].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_13

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_13  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_13
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_13 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[9].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state[4]_i_3__8/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state[4]_i_3__8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state[4]_i_1__8/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state[4]_i_1__8_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_13 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[2] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[9].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[9].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[9].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_13  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_13
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_13 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[9].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[9].deser_inst/bitslip_cnt[2]_i_2__8/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[9].deser_inst/bitslip_cnt[2]_i_2__8_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[9].deser_inst/bitslip_cnt[0]_i_1__8/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[9].deser_inst/bitslip_cnt[0]_i_1__8_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_13 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[2] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[9].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[9].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[9].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_12

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_12  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_12
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_12 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[8].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state[4]_i_3__7/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state[4]_i_3__7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state[4]_i_1__7/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state[4]_i_1__7_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_12 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[3] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[8].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[8].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[8].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_12  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_12
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_12 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[8].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[8].deser_inst/bitslip_cnt[2]_i_2__7/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[8].deser_inst/bitslip_cnt[2]_i_2__7_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[8].deser_inst/bitslip_cnt[0]_i_1__7/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[8].deser_inst/bitslip_cnt[0]_i_1__7_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_12 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[3] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[8].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[8].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[8].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_11

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_11  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_11
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_11 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[7].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state[4]_i_3__6/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state[4]_i_3__6_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state[4]_i_1__6/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state[4]_i_1__6_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_11 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[4] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[7].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[7].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[7].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_11  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_11
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_11 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[7].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[7].deser_inst/bitslip_cnt[2]_i_2__6/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[7].deser_inst/bitslip_cnt[2]_i_2__6_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[7].deser_inst/bitslip_cnt[0]_i_1__6/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[7].deser_inst/bitslip_cnt[0]_i_1__6_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_11 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[4] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[7].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[7].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[7].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_10

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_10  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_10
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_10 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[6].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state[4]_i_3__5/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state[4]_i_3__5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state[4]_i_1__5/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state[4]_i_1__5_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_10 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[5] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[6].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[6].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[6].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_10  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_10
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_10 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[6].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[6].deser_inst/bitslip_cnt[2]_i_2__5/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[6].deser_inst/bitslip_cnt[2]_i_2__5_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[6].deser_inst/bitslip_cnt[0]_i_1__5/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[6].deser_inst/bitslip_cnt[0]_i_1__5_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_10 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[5] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[6].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[6].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[6].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_9

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_9  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_9
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_9 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[5].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state[4]_i_3__4/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state[4]_i_3__4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state[4]_i_1__4/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state[4]_i_1__4_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_9 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[6] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[5].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[5].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[5].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_9  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_9
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_9 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[5].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[5].deser_inst/bitslip_cnt[2]_i_2__4/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[5].deser_inst/bitslip_cnt[2]_i_2__4_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[5].deser_inst/bitslip_cnt[0]_i_1__4/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[5].deser_inst/bitslip_cnt[0]_i_1__4_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_9 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[6] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[5].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[5].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[5].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_8

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_8  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_8
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_8 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[4].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state[4]_i_3__3/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state[4]_i_3__3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state[4]_i_1__3/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state[4]_i_1__3_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_8 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[7] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[4].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[4].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[4].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_8  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_8
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_8 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[4].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[4].deser_inst/bitslip_cnt[2]_i_2__3/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[4].deser_inst/bitslip_cnt[2]_i_2__3_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[4].deser_inst/bitslip_cnt[0]_i_1__3/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[4].deser_inst/bitslip_cnt[0]_i_1__3_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_8 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[7] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[4].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[4].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[4].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_7

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_7  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_7
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_7 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[3].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state[4]_i_3__2/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state[4]_i_3__2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state[4]_i_1__2/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state[4]_i_1__2_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_7 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[8] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[3].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[3].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[3].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_7  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_7
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_7 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[3].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[3].deser_inst/bitslip_cnt[2]_i_2__2/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[3].deser_inst/bitslip_cnt[2]_i_2__2_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[3].deser_inst/bitslip_cnt[0]_i_1__2/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[3].deser_inst/bitslip_cnt[0]_i_1__2_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_7 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[8] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[3].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[3].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[3].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_6

Setup :            0  Failing Endpoints,  Worst Slack        7.454ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -4.906ns,  Total Violation      -40.833ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by bufr_inst_n_0_6  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_6
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_6 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        1.195ns  (logic 0.353ns (29.547%)  route 0.842ns (70.453%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_afe2256_lvds/lvds_channel[2].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175  8539.094 r  u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.219  8539.312    u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_locked_reg_n_0
                         LUT6 (Prop_lut6_I4_O)        0.122  8539.435 r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state[4]_i_3__1/O
                         net (fo=1, unplaced)         0.400  8539.835    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state[4]_i_3__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.056  8539.891 r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state[4]_i_1__1/O
                         net (fo=5, unplaced)         0.222  8540.113    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state[4]_i_1__1_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_6 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[9] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[2].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[2].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDPE (Setup_fdpe_C_CE)      -0.056  8547.568    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                       8547.567    
                         arrival time                       -8540.113    
  -------------------------------------------------------------------
                         slack                                  7.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.906ns  (arrival time - required time)
  Source:                 u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[2].deser_inst/bitslip_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bufr_inst_n_0_6  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             bufr_inst_n_0_6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_6 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.705ns (49.013%)  route 0.733ns (50.987%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_afe2256_lvds/lvds_channel[2].deser_inst/clk_out1
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_locked_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -2.361 r  u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_locked_reg/Q
                         net (fo=4, unplaced)         0.318    -2.043    u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_locked_reg_n_0
                         LUT5 (Prop_lut5_I4_O)        0.238    -1.805 r  u_afe2256_lvds/lvds_channel[2].deser_inst/bitslip_cnt[2]_i_2__1/O
                         net (fo=3, unplaced)         0.415    -1.390    u_afe2256_lvds/lvds_channel[2].deser_inst/bitslip_cnt[2]_i_2__1_n_0
                         LUT4 (Prop_lut4_I1_O)        0.100    -1.290 r  u_afe2256_lvds/lvds_channel[2].deser_inst/bitslip_cnt[0]_i_1__1/O
                         net (fo=1, unplaced)         0.000    -1.290    u_afe2256_lvds/lvds_channel[2].deser_inst/bitslip_cnt[0]_i_1__1_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/bitslip_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_6 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[9] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[2].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[2].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/bitslip_cnt_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDCE (Hold_fdce_C_D)         0.269     3.616    u_afe2256_lvds/lvds_channel[2].deser_inst/bitslip_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.616    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 -4.906    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[0].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[11] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[0].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[0].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[0].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[11] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[0].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[0].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[0].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[0].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[0].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_1  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_1 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[10].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_1 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[1] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[10].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[10].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_1  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[10].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[1] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[10].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[10].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[10].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[10].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[10].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_10

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_10  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_10 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[6].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_10 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[5] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[6].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[6].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_10  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_10 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[6].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_10 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[5] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[6].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[6].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[6].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[6].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[6].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_11

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_11  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_11 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[7].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_11 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[4] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[7].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[7].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_11  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_11 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[7].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_11 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[4] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[7].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[7].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[7].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[7].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[7].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_12

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_12  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_12 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[8].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_12 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[3] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[8].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[8].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_12  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_12 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[8].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_12 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[3] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[8].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[8].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[8].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[8].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[8].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_13

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_13  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_13 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[9].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_13 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[2] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[9].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[9].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_13  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_13 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[9].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_13 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[2] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[9].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[9].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[9].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[9].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[9].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_2  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_2 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[11].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_2 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[0] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[11].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_2  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_2 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[11].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_2 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[0] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[11].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[11].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[11].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[11].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[11].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_3

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_3  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_3 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[12].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_3 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP_12_13[13] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[12].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[12].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_3  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_3 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[12].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_3 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP_12_13[13] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[12].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[12].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[12].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[12].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[12].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_4

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_4  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_4 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[13].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_4 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP_12_13[12] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[13].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[13].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_4  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_4 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[13].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_4 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP_12_13[12] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[13].deser_inst/DCLKP_12_13[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[13].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[13].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[13].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[13].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_5

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_5  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_5 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[1].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_5 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[10] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[1].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[1].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_5  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_5 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[1].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_5 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[10] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[1].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[1].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[1].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[1].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[1].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_6

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_6  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_6 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[2].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_6 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[9] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[2].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[2].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_6  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_6 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[2].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_6 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[9] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[2].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[2].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[2].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[2].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[2].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_7

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_7  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_7 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[3].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_7 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[8] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[3].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[3].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_7  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_7 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[3].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_7 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[8] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[3].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[3].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[3].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[3].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[3].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_8

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_8  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_8 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[4].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_8 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[7] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[4].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[4].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_8  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_8 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[4].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_8 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[7] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[4].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[4].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[4].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[4].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[4].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  bufr_inst_n_0_9

Setup :            0  Failing Endpoints,  Worst Slack        7.700ns,  Total Violation        0.000ns
Hold  :           30  Failing Endpoints,  Worst Slack       -4.076ns,  Total Violation     -122.267ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[1]/CLR
                            (recovery check against rising-edge clock bufr_inst_n_0_9  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            7.000ns  (bufr_inst_n_0_9 rise@8547.000ns - clk_out1_clk_ctrl_1 rise@8540.000ns)
  Data Path Delay:        0.849ns  (logic 0.305ns (35.907%)  route 0.544ns (64.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 8547.873 - 8547.000 ) 
    Source Clock Delay      (SCD):    -1.081ns = ( 8538.919 - 8540.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                   8540.000  8540.000 r  
    L3                                                0.000  8540.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000  8540.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427  8540.428 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259  8540.687    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410  8538.276 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355  8538.631    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029  8538.660 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259  8538.919    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.183  8539.102 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.138  8539.239    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.122  8539.361 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.406  8539.768    u_afe2256_lvds/lvds_channel[5].deser_inst/RST0
                         FDCE                                         f  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_9 rise edge)
                                                   8547.000  8547.000 r  
                                                      0.000  8547.000 r  DCLKP[6] (IN)
                         net (fo=0)                   0.000  8547.000    u_afe2256_lvds/lvds_channel[5].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.374  8547.374 r  u_afe2256_lvds/lvds_channel[5].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.114  8547.488    u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.271  8547.760 r  u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.114  8547.874    u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst_n_0
                         FDCE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[1]/C
                         clock pessimism              0.000  8547.874    
                         clock uncertainty           -0.250  8547.624    
                         FDCE (Recov_fdce_C_CLR)     -0.155  8547.469    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[1]
  -------------------------------------------------------------------
                         required time                       8547.469    
                         arrival time                       -8539.769    
  -------------------------------------------------------------------
                         slack                                  7.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.076ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/PRE
                            (removal check against rising-edge clock bufr_inst_n_0_9  {rise@0.000ns fall@854.700ns period=1709.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (bufr_inst_n_0_9 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.623ns (34.831%)  route 1.166ns (65.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    -2.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921     0.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439     1.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -4.018 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -3.258    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091    -3.167 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439    -2.728    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.385    -2.343 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.295    -2.048    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.238    -1.810 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.870    -0.940    u_afe2256_lvds/lvds_channel[5].deser_inst/RST0
                         FDPE                                         f  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock bufr_inst_n_0_9 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  DCLKP[6] (IN)
                         net (fo=0)                   0.000     0.000    u_afe2256_lvds/lvds_channel[5].deser_inst/DCLKP[0]
                         IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  u_afe2256_lvds/lvds_channel[5].deser_inst/ibufds_dclk/O
                         net (fo=2, unplaced)         0.584     1.530    u_afe2256_lvds/lvds_channel[5].deser_inst/dclk_buf
                         BUFR (Prop_bufr_I_O)         0.983     2.513 r  u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst/O
                         net (fo=32, unplaced)        0.584     3.097    u_afe2256_lvds/lvds_channel[5].deser_inst/bufr_inst_n_0
                         FDPE                                         r  u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]/C
                         clock pessimism              0.000     3.097    
                         clock uncertainty            0.250     3.347    
                         FDPE (Remov_fdpe_C_PRE)     -0.211     3.136    u_afe2256_lvds/lvds_channel[5].deser_inst/FSM_onehot_align_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                 -4.076    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ctrl_1
  To Clock:  clk_out1_clk_ctrl_1

Setup :            0  Failing Endpoints,  Worst Slack        7.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_ctrl_1 rise@10.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.773ns (38.650%)  route 1.227ns (61.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 7.272 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.079ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.965     0.965 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.584     1.549    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.559 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.759    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.096    -2.663 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.584    -2.079    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.601 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.311    -1.290    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.995 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.916    -0.079    lvds_channel[0].deser_inst/RST0
                         FDCE                                         f  led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                     10.000    10.000 r  
    L3                                                0.000    10.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000    10.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.921    10.921 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.439    11.360    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     5.982 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     6.742    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.091     6.833 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.439     7.272    clk_100mhz
                         FDCE                                         r  led_counter_reg[0]/C
                         clock pessimism              0.504     7.776    
                         clock uncertainty           -0.085     7.691    
                         FDCE (Recov_fdce_C_CLR)     -0.409     7.282    led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  7.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 u_reset_sync/sync_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_ctrl_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ctrl_1 rise@0.000ns - clk_out1_clk_ctrl_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.245ns (32.144%)  route 0.517ns (67.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.081ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.114     0.506    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.270 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -0.933    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.026    -0.907 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.114    -0.793    u_reset_sync/CLK
                         FDCE                                         r  u_reset_sync/sync_ff2_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.646 r  u_reset_sync/sync_ff2_reg/Q
                         net (fo=1, unplaced)         0.131    -0.515    u_reset_sync/sync_ff2
                         LUT1 (Prop_lut1_I0_O)        0.098    -0.417 f  u_reset_sync/iserdes_dout_i_2/O
                         net (fo=702, unplaced)       0.386    -0.031    lvds_channel[0].deser_inst/RST0
                         FDCE                                         f  led_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ctrl_1 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  MCLK_50M_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_ctrl/inst/clk_in1_p
    L3                   IBUFDS (Prop_ibufds_I_O)     0.427     0.427 r  u_clk_ctrl/inst/clkin1_ibufgds/O
                         net (fo=1, unplaced)         0.259     0.686    u_clk_ctrl/inst/clk_in1_clk_ctrl
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.724 r  u_clk_ctrl/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.369    u_clk_ctrl/inst/clk_out1_clk_ctrl
                         BUFG (Prop_bufg_I_O)         0.029    -1.340 r  u_clk_ctrl/inst/clkout1_buf/O
                         net (fo=256, unplaced)       0.259    -1.081    clk_100mhz
                         FDCE                                         r  led_counter_reg[10]/C
                         clock pessimism              0.433    -0.648    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.736    led_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.705    





