// Seed: 4286283660
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output wire  id_4,
    input  tri0  id_5,
    output uwire id_6,
    output uwire id_7,
    input  wor   id_8
);
  tri0 id_10;
  wor  id_11;
  always @(id_8 or 1) begin
    id_10 = {"", id_2 <= 1} + id_11;
  end
  assign id_7 = 1;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  tri  id_3
);
  wire id_5;
  module_0(
      id_3, id_0, id_2, id_3, id_0, id_1, id_0, id_0, id_3
  );
endmodule
