#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan  5 18:44:08 2023
# Process ID: 2928
# Current directory: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1
# Command line: vivado.exe -log design_1_proc_sys_reset_fclk0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_proc_sys_reset_fclk0_0.tcl
# Log file: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1/design_1_proc_sys_reset_fclk0_0.vds
# Journal file: D:/Facultate/Disertatie/Disertation_Project/FPGA/hw/hw.runs/design_1_proc_sys_reset_fclk0_0_synth_1\vivado.jou
# Running On: DESKTOP-UR3KT7E, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17031 MB
#-----------------------------------------------------------
source design_1_proc_sys_reset_fclk0_0.tcl -notrace
