Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Oct 30 20:29:44 2021
| Host         : DESKTOP-NDG2QTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/Matteo/Desktop/Sistemi_Digitali/ConvSimd/timing_report22.txt
| Design       : CONV_SIMD_3X3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

RST
SIMD
START
w00[0]
w00[1]
w00[2]
w00[3]
w01[0]
w01[1]
w01[2]
w01[3]
w02[0]
w02[1]
w02[2]
w02[3]
w10[0]
w10[1]
w10[2]
w10[3]
w11[0]
w11[1]
w11[2]
w11[3]
w12[0]
w12[1]
w12[2]
w12[3]
w20[0]
w20[1]
w20[2]
w20[3]
w21[0]
w21[1]
w21[2]
w21[3]
w22[0]
w22[1]
w22[2]
w22[3]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

PIXEL_OUT[0]
PIXEL_OUT[10]
PIXEL_OUT[11]
PIXEL_OUT[12]
PIXEL_OUT[13]
PIXEL_OUT[14]
PIXEL_OUT[15]
PIXEL_OUT[16]
PIXEL_OUT[17]
PIXEL_OUT[18]
PIXEL_OUT[19]
PIXEL_OUT[1]
PIXEL_OUT[20]
PIXEL_OUT[21]
PIXEL_OUT[22]
PIXEL_OUT[23]
PIXEL_OUT[24]
PIXEL_OUT[25]
PIXEL_OUT[26]
PIXEL_OUT[27]
PIXEL_OUT[28]
PIXEL_OUT[29]
PIXEL_OUT[2]
PIXEL_OUT[30]
PIXEL_OUT[31]
PIXEL_OUT[3]
PIXEL_OUT[4]
PIXEL_OUT[5]
PIXEL_OUT[6]
PIXEL_OUT[7]
PIXEL_OUT[8]
PIXEL_OUT[9]
valid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.869        0.000                      0                 7848        0.026        0.000                      0                 7848       24.020        0.000                       0                  2668  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                36.869        0.000                      0                 7848        0.026        0.000                      0                 7848       24.020        0.000                       0                  2668  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       36.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.869ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.952ns  (logic 3.954ns (30.529%)  route 8.998ns (69.471%))
  Logic Levels:           12  (LUT3=1 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 54.327 - 50.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.641     4.701    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.419     5.120 r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/Q
                         net (fo=3, routed)           1.512     6.631    CONVOLUTORE/SOMMA_FINALE/PL_2_REG[1]
    SLICE_X13Y99                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/I2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.299     6.930 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.862     7.792    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_2
    SLICE_X15Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/I0
    SLICE_X15Y92         LUT5 (Prop_lut5_I0_O)        0.153     7.945 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.563     8.508    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_4
    SLICE_X15Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.830 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.280     9.110    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_6
    SLICE_X15Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.325     9.435 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.953    10.388    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_8
    SLICE_X15Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/I0
    SLICE_X15Y92         LUT5 (Prop_lut5_I0_O)        0.360    10.748 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/O
                         net (fo=2, routed)           0.409    11.157    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_10
    SLICE_X15Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/I0
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.321    11.478 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/O
                         net (fo=5, routed)           0.755    12.233    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_11
    SLICE_X29Y94                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/I0
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.332    12.565 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.558    13.123    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_1
    SLICE_X29Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/I0
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.118    13.241 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.583    13.824    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_3
    SLICE_X28Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/I0
    SLICE_X28Y91         LUT5 (Prop_lut5_I0_O)        0.321    14.145 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.703    14.848    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_5
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.327    15.175 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.280    15.455    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_7
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.325    15.780 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/O
                         net (fo=3, routed)           0.611    16.391    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_9
    SLICE_X13Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_1/I4
    SLICE_X13Y92         LUT5 (Prop_lut5_I4_O)        0.332    16.723 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_1/O
                         net (fo=1, routed)           0.929    17.652    CONVOLUTORE/SOMMA_FINALE/PMM_1[11]
    SLICE_X12Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    N15                                               0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.511    54.327    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]/C
                         clock pessimism              0.243    54.570    
                         clock uncertainty           -0.035    54.534    
    SLICE_X12Y104        FDRE (Setup_fdre_C_D)       -0.013    54.521    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         54.521    
                         arrival time                         -17.652    
  -------------------------------------------------------------------
                         slack                                 36.869    

Slack (MET) :             36.883ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        13.092ns  (logic 4.279ns (32.685%)  route 8.813ns (67.315%))
  Logic Levels:           13  (LUT3=2 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 54.339 - 50.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.641     4.701    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.419     5.120 r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/Q
                         net (fo=3, routed)           1.512     6.631    CONVOLUTORE/SOMMA_FINALE/PL_2_REG[1]
    SLICE_X13Y99                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/I2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.299     6.930 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.862     7.792    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_2
    SLICE_X15Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/I0
    SLICE_X15Y92         LUT5 (Prop_lut5_I0_O)        0.153     7.945 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.563     8.508    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_4
    SLICE_X15Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.830 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.280     9.110    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_6
    SLICE_X15Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.325     9.435 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.953    10.388    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_8
    SLICE_X15Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/I0
    SLICE_X15Y92         LUT5 (Prop_lut5_I0_O)        0.360    10.748 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/O
                         net (fo=2, routed)           0.409    11.157    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_10
    SLICE_X15Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/I0
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.321    11.478 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/O
                         net (fo=5, routed)           0.755    12.233    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_11
    SLICE_X29Y94                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/I0
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.332    12.565 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.558    13.123    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_1
    SLICE_X29Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/I0
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.118    13.241 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.583    13.824    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_3
    SLICE_X28Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/I0
    SLICE_X28Y91         LUT5 (Prop_lut5_I0_O)        0.321    14.145 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.703    14.848    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_5
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.327    15.175 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.280    15.455    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_7
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.325    15.780 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/O
                         net (fo=3, routed)           0.611    16.391    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_9
    SLICE_X13Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/I0
    SLICE_X13Y92         LUT5 (Prop_lut5_I0_O)        0.325    16.716 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/O
                         net (fo=2, routed)           0.744    17.460    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_11
    SLICE_X13Y99                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[12]_i_1/I2
    SLICE_X13Y99         LUT3 (Prop_lut3_I2_O)        0.332    17.792 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[12]_i_1/O
                         net (fo=1, routed)           0.000    17.792    CONVOLUTORE/SOMMA_FINALE/PMM_1[12]
    SLICE_X13Y99         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    N15                                               0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.522    54.339    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]/C
                         clock pessimism              0.341    54.680    
                         clock uncertainty           -0.035    54.644    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.031    54.675    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         54.675    
                         arrival time                         -17.792    
  -------------------------------------------------------------------
                         slack                                 36.883    

Slack (MET) :             36.931ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        13.088ns  (logic 4.275ns (32.664%)  route 8.813ns (67.335%))
  Logic Levels:           13  (LUT3=2 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 54.339 - 50.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.641     4.701    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.419     5.120 f  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/Q
                         net (fo=3, routed)           1.512     6.631    CONVOLUTORE/SOMMA_FINALE/PL_2_REG[1]
    SLICE_X13Y99                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/I2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.299     6.930 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.862     7.792    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_2
    SLICE_X15Y92                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/I0
    SLICE_X15Y92         LUT5 (Prop_lut5_I0_O)        0.153     7.945 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.563     8.508    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_4
    SLICE_X15Y89                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.830 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.280     9.110    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_6
    SLICE_X15Y89                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.325     9.435 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.953    10.388    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_8
    SLICE_X15Y92                                                      f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/I0
    SLICE_X15Y92         LUT5 (Prop_lut5_I0_O)        0.360    10.748 f  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/O
                         net (fo=2, routed)           0.409    11.157    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_10
    SLICE_X15Y93                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/I0
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.321    11.478 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/O
                         net (fo=5, routed)           0.755    12.233    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_11
    SLICE_X29Y94                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/I0
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.332    12.565 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.558    13.123    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_1
    SLICE_X29Y92                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/I0
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.118    13.241 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.583    13.824    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_3
    SLICE_X28Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/I0
    SLICE_X28Y91         LUT5 (Prop_lut5_I0_O)        0.321    14.145 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.703    14.848    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_5
    SLICE_X15Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.327    15.175 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.280    15.455    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_7
    SLICE_X15Y91                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.325    15.780 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[11]_i_2/O
                         net (fo=3, routed)           0.611    16.391    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_9
    SLICE_X13Y92                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/I0
    SLICE_X13Y92         LUT5 (Prop_lut5_I0_O)        0.325    16.716 f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_2/O
                         net (fo=2, routed)           0.744    17.460    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_11
    SLICE_X13Y99                                                      f  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_1/I2
    SLICE_X13Y99         LUT3 (Prop_lut3_I2_O)        0.328    17.788 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[13]_i_1/O
                         net (fo=1, routed)           0.000    17.788    CONVOLUTORE/SOMMA_FINALE/PMM_1[13]
    SLICE_X13Y99         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    N15                                               0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.522    54.339    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]/C
                         clock pessimism              0.341    54.680    
                         clock uncertainty           -0.035    54.644    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.075    54.719    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[13]
  -------------------------------------------------------------------
                         required time                         54.719    
                         arrival time                         -17.788    
  -------------------------------------------------------------------
                         slack                                 36.931    

Slack (MET) :             37.031ns  (required time - arrival time)
  Source:                 CONVOLUTORE/PIXEL01/Pout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.759ns  (logic 2.436ns (19.093%)  route 10.323ns (80.907%))
  Logic Levels:           13  (LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 54.339 - 50.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.719     4.779    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL01/Pout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.198 r  CONVOLUTORE/PIXEL01/Pout_reg[14]/Q
                         net (fo=4, routed)           1.533     6.731    CONVOLUTORE/PIXEL01/pp7[14]
    SLICE_X2Y100                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_4/I3
    SLICE_X2Y100         LUT4 (Prop_lut4_I3_O)        0.325     7.056 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_4/O
                         net (fo=1, routed)           0.452     7.508    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X2Y100                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I3
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.328     7.836 f  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           1.240     9.076    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X2Y88                                                       f  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.200 f  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.703     9.903    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X10Y88                                                      f  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.027 f  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.451    10.478    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X13Y89                                                      f  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.602 f  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.324    10.926    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X12Y91                                                      f  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.050 f  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.889    11.939    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X4Y94                                                       f  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X4Y94          LUT6 (Prop_lut6_I2_O)        0.124    12.063 f  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.661    12.723    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X2Y96                                                       f  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124    12.847 f  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.885    13.733    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X2Y89                                                       f  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.124    13.857 f  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.700    14.556    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X9Y88                                                       f  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.124    14.680 f  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.498    15.179    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X12Y89                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/I0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124    15.303 f  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.739    16.041    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_8
    SLICE_X11Y92                                                      f  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_2/I0
    SLICE_X11Y92         LUT5 (Prop_lut5_I0_O)        0.124    16.165 f  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_2/O
                         net (fo=1, routed)           0.552    16.717    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_10
    SLICE_X9Y93                                                       f  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_1/I4
    SLICE_X9Y93          LUT5 (Prop_lut5_I4_O)        0.124    16.841 r  CONVOLUTORE/PIXEL01/PM_3_REG[12]_i_1/O
                         net (fo=1, routed)           0.696    17.537    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[12]
    SLICE_X13Y99         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    N15                                               0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.522    54.339    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[12]/C
                         clock pessimism              0.323    54.662    
                         clock uncertainty           -0.035    54.626    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)       -0.058    54.568    CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         54.568    
                         arrival time                         -17.537    
  -------------------------------------------------------------------
                         slack                                 37.031    

Slack (MET) :             37.430ns  (required time - arrival time)
  Source:                 CONVOLUTORE/PIXEL01/Pout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 2.636ns (21.306%)  route 9.736ns (78.694%))
  Logic Levels:           13  (LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 54.337 - 50.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.719     4.779    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL01/Pout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.198 r  CONVOLUTORE/PIXEL01/Pout_reg[14]/Q
                         net (fo=4, routed)           1.533     6.731    CONVOLUTORE/PIXEL01/pp7[14]
    SLICE_X2Y100                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_4/I3
    SLICE_X2Y100         LUT4 (Prop_lut4_I3_O)        0.325     7.056 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_4/O
                         net (fo=1, routed)           0.452     7.508    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X2Y100                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I3
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.328     7.836 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           1.240     9.076    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X2Y88                                                       r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.703     9.903    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X10Y88                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.027 r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.451    10.478    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X13Y89                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.602 r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.324    10.926    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X12Y91                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.050 r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.889    11.939    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X4Y94                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X4Y94          LUT6 (Prop_lut6_I2_O)        0.124    12.063 r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.661    12.723    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X2Y96                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124    12.847 r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.885    13.733    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X2Y89                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.124    13.857 r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.700    14.556    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X9Y88                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.124    14.680 r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.498    15.179    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X12Y89                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/I0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124    15.303 r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.574    15.876    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_8
    SLICE_X12Y91                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_3/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.117    15.993 r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_3/O
                         net (fo=2, routed)           0.447    16.441    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_9
    SLICE_X12Y92                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[10]_i_1/I4
    SLICE_X12Y92         LUT5 (Prop_lut5_I4_O)        0.331    16.772 r  CONVOLUTORE/PIXEL01/PM_3_REG[10]_i_1/O
                         net (fo=1, routed)           0.379    17.151    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[10]
    SLICE_X13Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    N15                                               0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.520    54.337    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]/C
                         clock pessimism              0.323    54.660    
                         clock uncertainty           -0.035    54.624    
    SLICE_X13Y92         FDRE (Setup_fdre_C_D)       -0.043    54.581    CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[10]
  -------------------------------------------------------------------
                         required time                         54.581    
                         arrival time                         -17.151    
  -------------------------------------------------------------------
                         slack                                 37.430    

Slack (MET) :             37.657ns  (required time - arrival time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        12.132ns  (logic 3.629ns (29.913%)  route 8.503ns (70.087%))
  Logic Levels:           11  (LUT3=1 LUT5=8 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 54.327 - 50.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.641     4.701    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y88         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y88         FDRE (Prop_fdre_C_Q)         0.419     5.120 r  CONVOLUTORE/SOMMA_FINALE/PL_2_REG_reg[1]/Q
                         net (fo=3, routed)           1.512     6.631    CONVOLUTORE/SOMMA_FINALE/PL_2_REG[1]
    SLICE_X13Y99                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/I2
    SLICE_X13Y99         LUT6 (Prop_lut6_I2_O)        0.299     6.930 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.862     7.792    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_2
    SLICE_X15Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/I0
    SLICE_X15Y92         LUT5 (Prop_lut5_I0_O)        0.153     7.945 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.563     8.508    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_4
    SLICE_X15Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.322     8.830 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.280     9.110    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_6
    SLICE_X15Y89                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/I0
    SLICE_X15Y89         LUT5 (Prop_lut5_I0_O)        0.325     9.435 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.953    10.388    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_8
    SLICE_X15Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/I0
    SLICE_X15Y92         LUT5 (Prop_lut5_I0_O)        0.360    10.748 r  CONVOLUTORE/SOMMA_FINALE/PLL_1_REG[11]_i_2/O
                         net (fo=2, routed)           0.409    11.157    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_10
    SLICE_X15Y93                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/I0
    SLICE_X15Y93         LUT3 (Prop_lut3_I0_O)        0.321    11.478 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[1]_i_2/O
                         net (fo=5, routed)           0.755    12.233    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cint_11
    SLICE_X29Y94                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/I0
    SLICE_X29Y94         LUT6 (Prop_lut6_I0_O)        0.332    12.565 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.558    13.123    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_1
    SLICE_X29Y92                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/I0
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.118    13.241 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.583    13.824    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_3
    SLICE_X28Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/I0
    SLICE_X28Y91         LUT5 (Prop_lut5_I0_O)        0.321    14.145 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.703    14.848    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_5
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/I0
    SLICE_X15Y91         LUT5 (Prop_lut5_I0_O)        0.327    15.175 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.280    15.455    CONVOLUTORE/SOMMA_FINALE/SUM2_LVL2/cintM_7
    SLICE_X15Y91                                                      r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_1/I4
    SLICE_X15Y91         LUT5 (Prop_lut5_I4_O)        0.332    15.787 r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG[9]_i_1/O
                         net (fo=1, routed)           1.045    16.832    CONVOLUTORE/SOMMA_FINALE/PMM_1[9]
    SLICE_X12Y103        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    N15                                               0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.511    54.327    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y103        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[9]/C
                         clock pessimism              0.243    54.570    
                         clock uncertainty           -0.035    54.534    
    SLICE_X12Y103        FDRE (Setup_fdre_C_D)       -0.045    54.489    CONVOLUTORE/SOMMA_FINALE/PMM_1_REG_reg[9]
  -------------------------------------------------------------------
                         required time                         54.489    
                         arrival time                         -16.832    
  -------------------------------------------------------------------
                         slack                                 37.657    

Slack (MET) :             37.926ns  (required time - arrival time)
  Source:                 CONVOLUTORE/PIXEL01/Pout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.890ns  (logic 2.508ns (21.093%)  route 9.382ns (78.907%))
  Logic Levels:           12  (LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.336ns = ( 54.336 - 50.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.719     4.779    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL01/Pout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.198 r  CONVOLUTORE/PIXEL01/Pout_reg[14]/Q
                         net (fo=4, routed)           1.533     6.731    CONVOLUTORE/PIXEL01/pp7[14]
    SLICE_X2Y100                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_4/I3
    SLICE_X2Y100         LUT4 (Prop_lut4_I3_O)        0.325     7.056 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_4/O
                         net (fo=1, routed)           0.452     7.508    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X2Y100                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I3
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.328     7.836 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           1.240     9.076    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X2Y88                                                       r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.703     9.903    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X10Y88                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.027 r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.451    10.478    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X13Y89                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.602 r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.324    10.926    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X12Y91                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.050 r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.889    11.939    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X4Y94                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X4Y94          LUT6 (Prop_lut6_I2_O)        0.124    12.063 r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.661    12.723    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X2Y96                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124    12.847 r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.885    13.733    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X2Y89                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.124    13.857 r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.700    14.556    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X9Y88                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.124    14.680 r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.586    15.266    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X12Y89                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_2/I0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.116    15.382 r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_2/O
                         net (fo=1, routed)           0.440    15.822    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_7
    SLICE_X12Y89                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_1/I4
    SLICE_X12Y89         LUT5 (Prop_lut5_I4_O)        0.328    16.150 r  CONVOLUTORE/PIXEL01/PM_3_REG[8]_i_1/O
                         net (fo=1, routed)           0.519    16.669    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[8]
    SLICE_X12Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    N15                                               0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.519    54.336    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y89         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[8]/C
                         clock pessimism              0.323    54.659    
                         clock uncertainty           -0.035    54.623    
    SLICE_X12Y89         FDRE (Setup_fdre_C_D)       -0.028    54.595    CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[8]
  -------------------------------------------------------------------
                         required time                         54.595    
                         arrival time                         -16.669    
  -------------------------------------------------------------------
                         slack                                 37.926    

Slack (MET) :             37.935ns  (required time - arrival time)
  Source:                 CONVOLUTORE/PIXEL01/Pout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 2.636ns (21.986%)  route 9.353ns (78.014%))
  Logic Levels:           13  (LUT4=1 LUT5=10 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 54.337 - 50.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.719     4.779    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CONVOLUTORE/PIXEL01/Pout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.198 r  CONVOLUTORE/PIXEL01/Pout_reg[14]/Q
                         net (fo=4, routed)           1.533     6.731    CONVOLUTORE/PIXEL01/pp7[14]
    SLICE_X2Y100                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_4/I3
    SLICE_X2Y100         LUT4 (Prop_lut4_I3_O)        0.325     7.056 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_4/O
                         net (fo=1, routed)           0.452     7.508    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X2Y100                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/I3
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.328     7.836 r  CONVOLUTORE/PIXEL01/PL_3_REG[3]_i_2/O
                         net (fo=3, routed)           1.240     9.076    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_2
    SLICE_X2Y88                                                       r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/I0
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.200 r  CONVOLUTORE/PIXEL01/PL_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.703     9.903    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_4
    SLICE_X10Y88                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/I0
    SLICE_X10Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.027 r  CONVOLUTORE/PIXEL01/PL_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.451    10.478    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_6
    SLICE_X13Y89                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/I0
    SLICE_X13Y89         LUT5 (Prop_lut5_I0_O)        0.124    10.602 r  CONVOLUTORE/PIXEL01/PL_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.324    10.926    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_8
    SLICE_X12Y91                                                      r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.124    11.050 r  CONVOLUTORE/PIXEL01/PL_3_REG[12]_i_2/O
                         net (fo=3, routed)           0.889    11.939    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cint_10
    SLICE_X4Y94                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/I2
    SLICE_X4Y94          LUT6 (Prop_lut6_I2_O)        0.124    12.063 r  CONVOLUTORE/PIXEL01/PM_3_REG[1]_i_2/O
                         net (fo=3, routed)           0.661    12.723    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_0
    SLICE_X2Y96                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/I0
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124    12.847 r  CONVOLUTORE/PIXEL01/PM_3_REG[3]_i_2/O
                         net (fo=3, routed)           0.885    13.733    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_2
    SLICE_X2Y89                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/I0
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.124    13.857 r  CONVOLUTORE/PIXEL01/PM_3_REG[5]_i_2/O
                         net (fo=3, routed)           0.700    14.556    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_4
    SLICE_X9Y88                                                       r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/I0
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.124    14.680 r  CONVOLUTORE/PIXEL01/PM_3_REG[7]_i_2/O
                         net (fo=3, routed)           0.498    15.179    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_6
    SLICE_X12Y89                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/I0
    SLICE_X12Y89         LUT5 (Prop_lut5_I0_O)        0.124    15.303 r  CONVOLUTORE/PIXEL01/PM_3_REG[9]_i_2/O
                         net (fo=3, routed)           0.574    15.876    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_8
    SLICE_X12Y91                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_3/I0
    SLICE_X12Y91         LUT5 (Prop_lut5_I0_O)        0.117    15.993 r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_3/O
                         net (fo=2, routed)           0.443    16.437    CONVOLUTORE/PIXEL01/SOMMA_FINALE/SUM4_LVL1/cintM_9
    SLICE_X12Y92                                                      r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_1/I5
    SLICE_X12Y92         LUT6 (Prop_lut6_I5_O)        0.331    16.768 r  CONVOLUTORE/PIXEL01/PM_3_REG[11]_i_1/O
                         net (fo=1, routed)           0.000    16.768    CONVOLUTORE/SOMMA_FINALE/Pout_reg[11]_1[11]
    SLICE_X12Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    N15                                               0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.520    54.337    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y92         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[11]/C
                         clock pessimism              0.323    54.660    
                         clock uncertainty           -0.035    54.624    
    SLICE_X12Y92         FDRE (Setup_fdre_C_D)        0.079    54.703    CONVOLUTORE/SOMMA_FINALE/PM_3_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         54.703    
                         arrival time                         -16.768    
  -------------------------------------------------------------------
                         slack                                 37.935    

Slack (MET) :             37.965ns  (required time - arrival time)
  Source:                 CONVOLUTORE/PIXEL12/Pout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.900ns  (logic 4.031ns (33.875%)  route 7.869ns (66.125%))
  Logic Levels:           12  (LUT3=1 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 54.328 - 50.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.640     4.700    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X29Y94         FDRE                                         r  CONVOLUTORE/PIXEL12/Pout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     5.119 r  CONVOLUTORE/PIXEL12/Pout_reg[2]/Q
                         net (fo=2, routed)           1.091     6.209    CONVOLUTORE/PIXEL20/pp3[2]
    SLICE_X30Y101                                                     r  CONVOLUTORE/PIXEL20/PL_1_REG[4]_i_2/I4
    SLICE_X30Y101        LUT6 (Prop_lut6_I4_O)        0.299     6.508 r  CONVOLUTORE/PIXEL20/PL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.599     7.107    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cint_2
    SLICE_X30Y100                                                     r  CONVOLUTORE/PIXEL20/PL_1_REG[6]_i_2/I0
    SLICE_X30Y100        LUT5 (Prop_lut5_I0_O)        0.150     7.257 r  CONVOLUTORE/PIXEL20/PL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.631     7.889    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cint_4
    SLICE_X30Y99                                                      r  CONVOLUTORE/PIXEL20/PL_1_REG[8]_i_2/I0
    SLICE_X30Y99         LUT5 (Prop_lut5_I0_O)        0.341     8.229 r  CONVOLUTORE/PIXEL20/PL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.447     8.676    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cint_6
    SLICE_X28Y99                                                      r  CONVOLUTORE/PIXEL20/PL_1_REG[10]_i_2/I0
    SLICE_X28Y99         LUT5 (Prop_lut5_I0_O)        0.344     9.020 r  CONVOLUTORE/PIXEL20/PL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.293     9.313    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cint_8
    SLICE_X28Y99                                                      r  CONVOLUTORE/PIXEL20/PM_1_REG[0]_i_2/I0
    SLICE_X28Y99         LUT5 (Prop_lut5_I0_O)        0.321     9.634 r  CONVOLUTORE/PIXEL20/PM_1_REG[0]_i_2/O
                         net (fo=4, routed)           0.833    10.467    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cint_10
    SLICE_X28Y100                                                     r  CONVOLUTORE/PIXEL20/PM_1_REG[2]_i_2/I2
    SLICE_X28Y100        LUT6 (Prop_lut6_I2_O)        0.326    10.793 r  CONVOLUTORE/PIXEL20/PM_1_REG[2]_i_2/O
                         net (fo=3, routed)           0.805    11.598    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_0
    SLICE_X28Y98                                                      r  CONVOLUTORE/PIXEL20/PM_1_REG[4]_i_2/I0
    SLICE_X28Y98         LUT5 (Prop_lut5_I0_O)        0.150    11.748 r  CONVOLUTORE/PIXEL20/PM_1_REG[4]_i_2/O
                         net (fo=3, routed)           1.223    12.971    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_2
    SLICE_X15Y101                                                     r  CONVOLUTORE/PIXEL20/PM_1_REG[6]_i_2/I0
    SLICE_X15Y101        LUT5 (Prop_lut5_I0_O)        0.360    13.331 r  CONVOLUTORE/PIXEL20/PM_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.585    13.916    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_4
    SLICE_X14Y101                                                     r  CONVOLUTORE/PIXEL20/PM_1_REG[8]_i_2/I0
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.325    14.241 r  CONVOLUTORE/PIXEL20/PM_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.429    14.670    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_6
    SLICE_X12Y101                                                     r  CONVOLUTORE/PIXEL20/PM_1_REG[10]_i_2/I0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.341    15.011 r  CONVOLUTORE/PIXEL20/PM_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.437    15.448    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_8
    SLICE_X12Y102                                                     r  CONVOLUTORE/PIXEL20/PM_1_REG[12]_i_2/I0
    SLICE_X12Y102        LUT5 (Prop_lut5_I0_O)        0.324    15.772 r  CONVOLUTORE/PIXEL20/PM_1_REG[12]_i_2/O
                         net (fo=2, routed)           0.496    16.268    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_10
    SLICE_X13Y102                                                     r  CONVOLUTORE/PIXEL20/PM_1_REG[11]_i_1/I2
    SLICE_X13Y102        LUT3 (Prop_lut3_I2_O)        0.331    16.599 r  CONVOLUTORE/PIXEL20/PM_1_REG[11]_i_1/O
                         net (fo=1, routed)           0.000    16.599    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][11]
    SLICE_X13Y102        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    N15                                               0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.512    54.328    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[11]/C
                         clock pessimism              0.243    54.571    
                         clock uncertainty           -0.035    54.535    
    SLICE_X13Y102        FDRE (Setup_fdre_C_D)        0.029    54.564    CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         54.564    
                         arrival time                         -16.599    
  -------------------------------------------------------------------
                         slack                                 37.965    

Slack (MET) :             37.985ns  (required time - arrival time)
  Source:                 CONVOLUTORE/PIXEL12/Pout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@50.000ns - clk rise@0.000ns)
  Data Path Delay:        11.926ns  (logic 4.057ns (34.019%)  route 7.869ns (65.981%))
  Logic Levels:           12  (LUT3=1 LUT5=9 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 54.328 - 50.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.640     4.700    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X29Y94         FDRE                                         r  CONVOLUTORE/PIXEL12/Pout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     5.119 f  CONVOLUTORE/PIXEL12/Pout_reg[2]/Q
                         net (fo=2, routed)           1.091     6.209    CONVOLUTORE/PIXEL20/pp3[2]
    SLICE_X30Y101                                                     f  CONVOLUTORE/PIXEL20/PL_1_REG[4]_i_2/I4
    SLICE_X30Y101        LUT6 (Prop_lut6_I4_O)        0.299     6.508 f  CONVOLUTORE/PIXEL20/PL_1_REG[4]_i_2/O
                         net (fo=3, routed)           0.599     7.107    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cint_2
    SLICE_X30Y100                                                     f  CONVOLUTORE/PIXEL20/PL_1_REG[6]_i_2/I0
    SLICE_X30Y100        LUT5 (Prop_lut5_I0_O)        0.150     7.257 f  CONVOLUTORE/PIXEL20/PL_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.631     7.889    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cint_4
    SLICE_X30Y99                                                      f  CONVOLUTORE/PIXEL20/PL_1_REG[8]_i_2/I0
    SLICE_X30Y99         LUT5 (Prop_lut5_I0_O)        0.341     8.229 f  CONVOLUTORE/PIXEL20/PL_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.447     8.676    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cint_6
    SLICE_X28Y99                                                      f  CONVOLUTORE/PIXEL20/PL_1_REG[10]_i_2/I0
    SLICE_X28Y99         LUT5 (Prop_lut5_I0_O)        0.344     9.020 f  CONVOLUTORE/PIXEL20/PL_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.293     9.313    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cint_8
    SLICE_X28Y99                                                      f  CONVOLUTORE/PIXEL20/PM_1_REG[0]_i_2/I0
    SLICE_X28Y99         LUT5 (Prop_lut5_I0_O)        0.321     9.634 f  CONVOLUTORE/PIXEL20/PM_1_REG[0]_i_2/O
                         net (fo=4, routed)           0.833    10.467    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cint_10
    SLICE_X28Y100                                                     f  CONVOLUTORE/PIXEL20/PM_1_REG[2]_i_2/I2
    SLICE_X28Y100        LUT6 (Prop_lut6_I2_O)        0.326    10.793 f  CONVOLUTORE/PIXEL20/PM_1_REG[2]_i_2/O
                         net (fo=3, routed)           0.805    11.598    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_0
    SLICE_X28Y98                                                      f  CONVOLUTORE/PIXEL20/PM_1_REG[4]_i_2/I0
    SLICE_X28Y98         LUT5 (Prop_lut5_I0_O)        0.150    11.748 f  CONVOLUTORE/PIXEL20/PM_1_REG[4]_i_2/O
                         net (fo=3, routed)           1.223    12.971    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_2
    SLICE_X15Y101                                                     f  CONVOLUTORE/PIXEL20/PM_1_REG[6]_i_2/I0
    SLICE_X15Y101        LUT5 (Prop_lut5_I0_O)        0.360    13.331 f  CONVOLUTORE/PIXEL20/PM_1_REG[6]_i_2/O
                         net (fo=3, routed)           0.585    13.916    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_4
    SLICE_X14Y101                                                     f  CONVOLUTORE/PIXEL20/PM_1_REG[8]_i_2/I0
    SLICE_X14Y101        LUT5 (Prop_lut5_I0_O)        0.325    14.241 f  CONVOLUTORE/PIXEL20/PM_1_REG[8]_i_2/O
                         net (fo=3, routed)           0.429    14.670    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_6
    SLICE_X12Y101                                                     f  CONVOLUTORE/PIXEL20/PM_1_REG[10]_i_2/I0
    SLICE_X12Y101        LUT5 (Prop_lut5_I0_O)        0.341    15.011 f  CONVOLUTORE/PIXEL20/PM_1_REG[10]_i_2/O
                         net (fo=3, routed)           0.437    15.448    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_8
    SLICE_X12Y102                                                     f  CONVOLUTORE/PIXEL20/PM_1_REG[12]_i_2/I0
    SLICE_X12Y102        LUT5 (Prop_lut5_I0_O)        0.324    15.772 f  CONVOLUTORE/PIXEL20/PM_1_REG[12]_i_2/O
                         net (fo=2, routed)           0.496    16.268    CONVOLUTORE/PIXEL20/SOMMA_FINALE/SUM2_LVL1/cintM_10
    SLICE_X13Y102                                                     f  CONVOLUTORE/PIXEL20/PM_1_REG[12]_i_1/I2
    SLICE_X13Y102        LUT3 (Prop_lut3_I2_O)        0.357    16.625 r  CONVOLUTORE/PIXEL20/PM_1_REG[12]_i_1/O
                         net (fo=1, routed)           0.000    16.625    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][12]
    SLICE_X13Y102        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       50.000    50.000 r  
    N15                                               0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    52.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.512    54.328    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y102        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[12]/C
                         clock pessimism              0.243    54.571    
                         clock uncertainty           -0.035    54.535    
    SLICE_X13Y102        FDRE (Setup_fdre_C_D)        0.075    54.610    CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         54.610    
                         arrival time                         -16.625    
  -------------------------------------------------------------------
                         slack                                 37.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL21/RegSum6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/PIXEL21/RegSum9_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.580%)  route 0.224ns (61.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.569     1.411    CONVOLUTORE/PIXEL21/CLK_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  CONVOLUTORE/PIXEL21/RegSum6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  CONVOLUTORE/PIXEL21/RegSum6_reg[5]/Q
                         net (fo=1, routed)           0.224     1.777    CONVOLUTORE/PIXEL21/RegSum6[5]
    SLICE_X33Y102        FDRE                                         r  CONVOLUTORE/PIXEL21/RegSum9_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.838     1.928    CONVOLUTORE/PIXEL21/CLK_IBUF_BUFG
    SLICE_X33Y102        FDRE                                         r  CONVOLUTORE/PIXEL21/RegSum9_reg[5]/C
                         clock pessimism             -0.246     1.681    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.070     1.751    CONVOLUTORE/PIXEL21/RegSum9_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL21/RegSum2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/PIXEL21/RegSum6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.807%)  route 0.229ns (55.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.567     1.409    CONVOLUTORE/PIXEL21/CLK_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  CONVOLUTORE/PIXEL21/RegSum2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.141     1.550 r  CONVOLUTORE/PIXEL21/RegSum2_reg[6]/Q
                         net (fo=2, routed)           0.229     1.780    CONVOLUTORE/PIXEL21/RegSum2[6]
    SLICE_X37Y99                                                      r  CONVOLUTORE/PIXEL21/RegSum6[6]_i_1__0/I0
    SLICE_X37Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  CONVOLUTORE/PIXEL21/RegSum6[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    CONVOLUTORE/PIXEL21/outsum5[6]
    SLICE_X37Y99         FDRE                                         r  CONVOLUTORE/PIXEL21/RegSum6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.840     1.929    CONVOLUTORE/PIXEL21/CLK_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  CONVOLUTORE/PIXEL21/RegSum6_reg[6]/C
                         clock pessimism             -0.246     1.682    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.774    CONVOLUTORE/PIXEL21/RegSum6_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL20/Pout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.184%)  route 0.226ns (54.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.570     1.412    CONVOLUTORE/PIXEL20/CLK_IBUF_BUFG
    SLICE_X31Y98         FDRE                                         r  CONVOLUTORE/PIXEL20/Pout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  CONVOLUTORE/PIXEL20/Pout_reg[12]/Q
                         net (fo=2, routed)           0.226     1.779    CONVOLUTORE/PIXEL20/pp2[12]
    SLICE_X28Y100                                                     r  CONVOLUTORE/PIXEL20/PM_1_REG[0]_i_1/I0
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  CONVOLUTORE/PIXEL20/PM_1_REG[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][0]
    SLICE_X28Y100        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.838     1.928    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X28Y100        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[0]/C
                         clock pessimism             -0.246     1.681    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.092     1.773    CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL20/zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/PIXEL20/two_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.016%)  route 0.250ns (63.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.569     1.411    CONVOLUTORE/PIXEL20/CLK_IBUF_BUFG
    SLICE_X31Y96         FDRE                                         r  CONVOLUTORE/PIXEL20/zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  CONVOLUTORE/PIXEL20/zero_reg/Q
                         net (fo=3, routed)           0.250     1.803    CONVOLUTORE/PIXEL20/zero
    SLICE_X31Y101        FDRE                                         r  CONVOLUTORE/PIXEL20/two_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.838     1.928    CONVOLUTORE/PIXEL20/CLK_IBUF_BUFG
    SLICE_X31Y101        FDRE                                         r  CONVOLUTORE/PIXEL20/two_reg/C
                         clock pessimism             -0.246     1.681    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.066     1.747    CONVOLUTORE/PIXEL20/two_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CONVOLUTORE/P22_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/P21_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.642%)  route 0.255ns (64.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.563     1.405    CONVOLUTORE/CLK_IBUF_BUFG
    SLICE_X40Y107        FDRE                                         r  CONVOLUTORE/P22_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDRE (Prop_fdre_C_Q)         0.141     1.546 r  CONVOLUTORE/P22_reg[3]/Q
                         net (fo=2, routed)           0.255     1.801    CONVOLUTORE/P21_reg[15]_0[3]
    SLICE_X38Y99         FDRE                                         r  CONVOLUTORE/P21_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.839     1.928    CONVOLUTORE/CLK_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  CONVOLUTORE/P21_reg[3]/C
                         clock pessimism             -0.246     1.681    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.063     1.744    CONVOLUTORE/P21_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL20/RegSum6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/PIXEL20/RegSum9_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.976%)  route 0.240ns (63.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.569     1.411    CONVOLUTORE/PIXEL20/CLK_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  CONVOLUTORE/PIXEL20/RegSum6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  CONVOLUTORE/PIXEL20/RegSum6_reg[2]/Q
                         net (fo=1, routed)           0.240     1.793    CONVOLUTORE/PIXEL20/RegSum6[2]
    SLICE_X30Y101        FDRE                                         r  CONVOLUTORE/PIXEL20/RegSum9_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.838     1.928    CONVOLUTORE/PIXEL20/CLK_IBUF_BUFG
    SLICE_X30Y101        FDRE                                         r  CONVOLUTORE/PIXEL20/RegSum9_reg[2]/C
                         clock pessimism             -0.246     1.681    
    SLICE_X30Y101        FDRE (Hold_fdre_C_D)         0.052     1.733    CONVOLUTORE/PIXEL20/RegSum9_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL21/nove_bit2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/PIXEL21/RegSum2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.247ns (58.369%)  route 0.176ns (41.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.567     1.409    CONVOLUTORE/PIXEL21/CLK_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  CONVOLUTORE/PIXEL21/nove_bit2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.148     1.557 r  CONVOLUTORE/PIXEL21/nove_bit2_reg[3]/Q
                         net (fo=3, routed)           0.176     1.734    CONVOLUTORE/PIXEL21/nove_bit2[3]
    SLICE_X36Y100                                                     r  CONVOLUTORE/PIXEL21/RegSum2[6]_i_1__0/I0
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.099     1.833 r  CONVOLUTORE/PIXEL21/RegSum2[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    CONVOLUTORE/PIXEL21/outsum2[6]
    SLICE_X36Y100        FDRE                                         r  CONVOLUTORE/PIXEL21/RegSum2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.838     1.927    CONVOLUTORE/PIXEL21/CLK_IBUF_BUFG
    SLICE_X36Y100        FDRE                                         r  CONVOLUTORE/PIXEL21/RegSum2_reg[6]/C
                         clock pessimism             -0.246     1.680    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.091     1.771    CONVOLUTORE/PIXEL21/RegSum2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 CONVOLUTORE/P21_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/P20_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.779%)  route 0.264ns (65.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.565     1.407    CONVOLUTORE/CLK_IBUF_BUFG
    SLICE_X40Y101        FDRE                                         r  CONVOLUTORE/P21_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     1.548 r  CONVOLUTORE/P21_reg[4]/Q
                         net (fo=3, routed)           0.264     1.813    CONVOLUTORE/P20_reg[15]_0[4]
    SLICE_X35Y95         FDRE                                         r  CONVOLUTORE/P20_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.839     1.928    CONVOLUTORE/CLK_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  CONVOLUTORE/P20_reg[4]/C
                         clock pessimism             -0.246     1.681    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.070     1.751    CONVOLUTORE/P20_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL21/bit8_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/PIXEL21/RegSum1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.226ns (53.274%)  route 0.198ns (46.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.569     1.411    CONVOLUTORE/PIXEL21/CLK_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  CONVOLUTORE/PIXEL21/bit8_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.128     1.539 r  CONVOLUTORE/PIXEL21/bit8_2_reg[5]/Q
                         net (fo=4, routed)           0.198     1.738    CONVOLUTORE/PIXEL21/bit8_2[5]
    SLICE_X37Y100                                                     r  CONVOLUTORE/PIXEL21/RegSum1[9]_i_1__0/I3
    SLICE_X37Y100        LUT6 (Prop_lut6_I3_O)        0.098     1.836 r  CONVOLUTORE/PIXEL21/RegSum1[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    CONVOLUTORE/PIXEL21/adder1/cint_8
    SLICE_X37Y100        FDRE                                         r  CONVOLUTORE/PIXEL21/RegSum1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.838     1.927    CONVOLUTORE/PIXEL21/CLK_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  CONVOLUTORE/PIXEL21/RegSum1_reg[9]/C
                         clock pessimism             -0.246     1.680    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.092     1.772    CONVOLUTORE/PIXEL21/RegSum1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL22/pix_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CONVOLUTORE/PIXEL22/bit8_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.246ns (55.750%)  route 0.195ns (44.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.567     1.409    CONVOLUTORE/PIXEL22/CLK_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  CONVOLUTORE/PIXEL22/pix_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.148     1.557 r  CONVOLUTORE/PIXEL22/pix_in_reg[3]/Q
                         net (fo=4, routed)           0.195     1.753    CONVOLUTORE/PIXEL22/pix_in_reg_n_0_[3]
    SLICE_X41Y100                                                     r  CONVOLUTORE/PIXEL22/bit8_2[3]_i_1/I0
    SLICE_X41Y100        LUT2 (Prop_lut2_I0_O)        0.098     1.851 r  CONVOLUTORE/PIXEL22/bit8_2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.851    CONVOLUTORE/PIXEL22/p1[3]
    SLICE_X41Y100        FDRE                                         r  CONVOLUTORE/PIXEL22/bit8_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.837     1.926    CONVOLUTORE/PIXEL22/CLK_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  CONVOLUTORE/PIXEL22/bit8_2_reg[3]/C
                         clock pessimism             -0.246     1.679    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.107     1.786    CONVOLUTORE/PIXEL22/bit8_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y20  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y20  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y22  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y22  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y21  CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y21  CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y21  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y21  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y23  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y23  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X14Y89  CONVOLUTORE/PIXEL11/RegSum6_reg[0]_srl3___CONVOLUTORE_FIFO1_my_fifo_reg_r_1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y93  CONVOLUTORE/FIFO1/my_fifo_reg[31][0]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y93  CONVOLUTORE/FIFO1/my_fifo_reg[59][0]_srl28___CONVOLUTORE_FIFO1_my_fifo_reg_r_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y93  CONVOLUTORE/FIFO2/my_fifo_reg[31][15]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y93  CONVOLUTORE/FIFO2/my_fifo_reg[59][15]_srl28___CONVOLUTORE_FIFO1_my_fifo_reg_r_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X34Y99  CONVOLUTORE/PIXEL20/RegSum6_reg[0]_srl3___CONVOLUTORE_FIFO1_my_fifo_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X2Y104  CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[1]_srl5___CONVOLUTORE_FIFO1_my_fifo_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X2Y104  CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[3]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y102  CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[5]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X2Y104  CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[8]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y106  CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[10]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y99   CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[11]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X2Y104  CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[1]_srl5___CONVOLUTORE_FIFO1_my_fifo_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y106  CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[2]_srl4___CONVOLUTORE_FIFO1_my_fifo_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X2Y104  CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[3]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y102  CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[5]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y99   CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[7]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X2Y104  CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[8]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X6Y102  CONVOLUTORE/SOMMA_FINALE/r_pp7_reg[9]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X2Y104  CONVOLUTORE/SOMMA_FINALE/r_pp8_reg[0]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.281ns  (logic 3.548ns (56.492%)  route 2.733ns (43.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.663     4.723    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     5.605 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.733     8.337    PIXEL_OUT_OBUF[31]
    A14                                                               r  PIXEL_OUT_OBUF[31]_inst/I
    A14                  OBUF (Prop_obuf_I_O)         2.666    11.003 r  PIXEL_OUT_OBUF[31]_inst/O
                         net (fo=0)                   0.000    11.003    PIXEL_OUT[31]
    A14                                                               r  PIXEL_OUT[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.128ns  (logic 3.513ns (57.330%)  route 2.615ns (42.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.669     4.729    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.882     5.611 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.615     8.225    PIXEL_OUT_OBUF[26]
    D15                                                               r  PIXEL_OUT_OBUF[26]_inst/I
    D15                  OBUF (Prop_obuf_I_O)         2.631    10.857 r  PIXEL_OUT_OBUF[26]_inst/O
                         net (fo=0)                   0.000    10.857    PIXEL_OUT[26]
    D15                                                               r  PIXEL_OUT[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 3.509ns (57.498%)  route 2.594ns (42.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.663     4.723    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     5.605 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.594     8.199    PIXEL_OUT_OBUF[28]
    E15                                                               r  PIXEL_OUT_OBUF[28]_inst/I
    E15                  OBUF (Prop_obuf_I_O)         2.627    10.826 r  PIXEL_OUT_OBUF[28]_inst/O
                         net (fo=0)                   0.000    10.826    PIXEL_OUT[28]
    E15                                                               r  PIXEL_OUT[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.076ns  (logic 3.514ns (57.837%)  route 2.562ns (42.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.669     4.729    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     5.611 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.562     8.172    PIXEL_OUT_OBUF[25]
    C15                                                               r  PIXEL_OUT_OBUF[25]_inst/I
    C15                  OBUF (Prop_obuf_I_O)         2.632    10.804 r  PIXEL_OUT_OBUF[25]_inst/O
                         net (fo=0)                   0.000    10.804    PIXEL_OUT[25]
    C15                                                               r  PIXEL_OUT[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL_UNIT/VALID_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.095ns  (logic 3.104ns (50.933%)  route 2.991ns (49.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.644     4.704    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  CONTROL_UNIT/VALID_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.456     5.160 r  CONTROL_UNIT/VALID_s_reg/Q
                         net (fo=1, routed)           2.991     8.150    valid_OBUF
    R10                                                               r  valid_OBUF_inst/I
    R10                  OBUF (Prop_obuf_I_O)         2.648    10.799 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000    10.799    valid
    R10                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.055ns  (logic 3.501ns (57.815%)  route 2.554ns (42.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.669     4.729    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.611 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.554     8.165    PIXEL_OUT_OBUF[24]
    H16                                                               r  PIXEL_OUT_OBUF[24]_inst/I
    H16                  OBUF (Prop_obuf_I_O)         2.619    10.784 r  PIXEL_OUT_OBUF[24]_inst/O
                         net (fo=0)                   0.000    10.784    PIXEL_OUT[24]
    H16                                                               r  PIXEL_OUT[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 3.528ns (58.352%)  route 2.518ns (41.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.673     4.733    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.615 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.518     8.132    PIXEL_OUT_OBUF[15]
    J13                                                               r  PIXEL_OUT_OBUF[15]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         2.646    10.778 r  PIXEL_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.778    PIXEL_OUT[15]
    J13                                                               r  PIXEL_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.036ns  (logic 3.503ns (58.033%)  route 2.533ns (41.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.669     4.729    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     5.611 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.533     8.144    PIXEL_OUT_OBUF[22]
    F15                                                               r  PIXEL_OUT_OBUF[22]_inst/I
    F15                  OBUF (Prop_obuf_I_O)         2.621    10.764 r  PIXEL_OUT_OBUF[22]_inst/O
                         net (fo=0)                   0.000    10.764    PIXEL_OUT[22]
    F15                                                               r  PIXEL_OUT[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.986ns  (logic 3.534ns (59.033%)  route 2.452ns (40.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.663     4.723    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     5.605 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.452     8.057    PIXEL_OUT_OBUF[29]
    A18                                                               r  PIXEL_OUT_OBUF[29]_inst/I
    A18                  OBUF (Prop_obuf_I_O)         2.652    10.709 r  PIXEL_OUT_OBUF[29]_inst/O
                         net (fo=0)                   0.000    10.709    PIXEL_OUT[29]
    A18                                                               r  PIXEL_OUT[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.962ns  (logic 3.521ns (59.060%)  route 2.441ns (40.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.663     4.723    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     5.605 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.441     8.045    PIXEL_OUT_OBUF[27]
    E16                                                               r  PIXEL_OUT_OBUF[27]_inst/I
    E16                  OBUF (Prop_obuf_I_O)         2.639    10.685 r  PIXEL_OUT_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.685    PIXEL_OUT[27]
    E16                                                               r  PIXEL_OUT[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.307ns (69.532%)  route 0.573ns (30.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.573     2.227    PIXEL_OUT_OBUF[0]
    K16                                                               r  PIXEL_OUT_OBUF[0]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         1.103     3.330 r  PIXEL_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.330    PIXEL_OUT[0]
    K16                                                               r  PIXEL_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.346ns (70.673%)  route 0.559ns (29.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.559     2.212    PIXEL_OUT_OBUF[1]
    J15                                                               r  PIXEL_OUT_OBUF[1]_inst/I
    J15                  OBUF (Prop_obuf_I_O)         1.142     3.355 r  PIXEL_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    PIXEL_OUT[1]
    J15                                                               r  PIXEL_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.349ns (70.200%)  route 0.573ns (29.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.573     2.227    PIXEL_OUT_OBUF[3]
    J18                                                               r  PIXEL_OUT_OBUF[3]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         1.145     3.372 r  PIXEL_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    PIXEL_OUT[3]
    J18                                                               r  PIXEL_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.349ns (70.073%)  route 0.576ns (29.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.576     2.230    PIXEL_OUT_OBUF[2]
    K15                                                               r  PIXEL_OUT_OBUF[2]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         1.145     3.375 r  PIXEL_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.375    PIXEL_OUT[2]
    K15                                                               r  PIXEL_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.352ns (70.105%)  route 0.576ns (29.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.607     1.450    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.654 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.576     2.230    PIXEL_OUT_OBUF[5]
    F18                                                               r  PIXEL_OUT_OBUF[5]_inst/I
    F18                  OBUF (Prop_obuf_I_O)         1.148     3.378 r  PIXEL_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.378    PIXEL_OUT[5]
    F18                                                               r  PIXEL_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.334ns (69.018%)  route 0.599ns (30.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.606     1.449    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.653 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.599     2.252    PIXEL_OUT_OBUF[14]
    H17                                                               r  PIXEL_OUT_OBUF[14]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         1.130     3.382 r  PIXEL_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.382    PIXEL_OUT[14]
    H17                                                               r  PIXEL_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.353ns (69.307%)  route 0.599ns (30.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.606     1.449    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.653 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.599     2.252    PIXEL_OUT_OBUF[11]
    H15                                                               r  PIXEL_OUT_OBUF[11]_inst/I
    H15                  OBUF (Prop_obuf_I_O)         1.149     3.400 r  PIXEL_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.400    PIXEL_OUT[11]
    H15                                                               r  PIXEL_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.366ns (69.892%)  route 0.588ns (30.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.606     1.449    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.653 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.588     2.241    PIXEL_OUT_OBUF[12]
    J14                                                               r  PIXEL_OUT_OBUF[12]_inst/I
    J14                  OBUF (Prop_obuf_I_O)         1.162     3.403 r  PIXEL_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.403    PIXEL_OUT[12]
    J14                                                               r  PIXEL_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.379ns (70.087%)  route 0.588ns (29.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.606     1.449    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.653 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           0.588     2.241    PIXEL_OUT_OBUF[9]
    C17                                                               r  PIXEL_OUT_OBUF[9]_inst/I
    C17                  OBUF (Prop_obuf_I_O)         1.175     3.416 r  PIXEL_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.416    PIXEL_OUT[9]
    C17                                                               r  PIXEL_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PIXEL_OUT[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.348ns (67.565%)  route 0.647ns (32.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.603     1.446    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.650 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.647     2.297    PIXEL_OUT_OBUF[19]
    G14                                                               r  PIXEL_OUT_OBUF[19]_inst/I
    G14                  OBUF (Prop_obuf_I_O)         1.144     3.441 r  PIXEL_OUT_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.441    PIXEL_OUT[19]
    G14                                                               r  PIXEL_OUT[19] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1050 Endpoints
Min Delay          1050 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.258ns  (logic 2.838ns (15.543%)  route 15.420ns (84.457%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         9.225    10.218    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/I1
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.154    10.372 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/O
                         net (fo=1, routed)           0.431    10.802    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X31Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I1
    SLICE_X31Y107        LUT5 (Prop_lut5_I1_O)        0.327    11.129 f  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.362    11.491    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X30Y107                                                     f  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    11.615 f  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.593    12.209    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X33Y103                                                     f  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X33Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.333 f  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.444    12.776    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X33Y104                                                     f  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.900 f  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.411    13.312    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X33Y105                                                     f  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X33Y105        LUT5 (Prop_lut5_I0_O)        0.124    13.436 f  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.361    13.797    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X32Y105                                                     f  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.921 f  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486    14.407    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X31Y106                                                     f  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X31Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.531 f  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.415    14.946    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X31Y105                                                     f  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X31Y105        LUT5 (Prop_lut5_I0_O)        0.124    15.070 f  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.576    15.646    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X32Y103                                                     f  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X32Y103        LUT5 (Prop_lut5_I0_O)        0.124    15.770 f  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.313    16.083    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X32Y104                                                     f  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/I0
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    16.207 f  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.429    16.636    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_8
    SLICE_X30Y104                                                     f  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_2/I0
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.124    16.760 f  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_2/O
                         net (fo=1, routed)           0.575    17.335    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_10
    SLICE_X31Y104                                                     f  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_1/I4
    SLICE_X31Y104        LUT5 (Prop_lut5_I4_O)        0.124    17.459 r  CONVOLUTORE/PIXEL21/PM_0_REG[12]_i_1/O
                         net (fo=1, routed)           0.799    18.258    CONVOLUTORE/SOMMA_FINALE/D[12]
    SLICE_X14Y103        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.511     4.327    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X14Y103        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[12]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.092ns  (logic 2.950ns (16.305%)  route 15.142ns (83.695%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         9.225    10.218    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/I1
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.154    10.372 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/O
                         net (fo=1, routed)           0.431    10.802    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X31Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I1
    SLICE_X31Y107        LUT5 (Prop_lut5_I1_O)        0.327    11.129 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.362    11.491    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X30Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    11.615 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.593    12.209    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X33Y103                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X33Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.333 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.444    12.776    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X33Y104                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.411    13.312    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X33Y105                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X33Y105        LUT5 (Prop_lut5_I0_O)        0.124    13.436 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.361    13.797    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X32Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486    14.407    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X31Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.531 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.415    14.946    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X31Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X31Y105        LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.576    15.646    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X32Y103                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X32Y103        LUT5 (Prop_lut5_I0_O)        0.124    15.770 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.699    16.469    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X32Y104                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_2/I0
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.152    16.621 r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_2/O
                         net (fo=1, routed)           0.288    16.909    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_7
    SLICE_X32Y104                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_1/I4
    SLICE_X32Y104        LUT5 (Prop_lut5_I4_O)        0.332    17.241 r  CONVOLUTORE/PIXEL21/PM_0_REG[8]_i_1/O
                         net (fo=1, routed)           0.851    18.092    CONVOLUTORE/SOMMA_FINALE/D[8]
    SLICE_X12Y103        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.511     4.327    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y103        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.068ns  (logic 3.038ns (16.814%)  route 15.030ns (83.186%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         9.225    10.218    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/I1
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.154    10.372 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/O
                         net (fo=1, routed)           0.431    10.802    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X31Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I1
    SLICE_X31Y107        LUT5 (Prop_lut5_I1_O)        0.327    11.129 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.362    11.491    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X30Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    11.615 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.593    12.209    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X33Y103                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X33Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.333 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.444    12.776    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X33Y104                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.411    13.312    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X33Y105                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X33Y105        LUT5 (Prop_lut5_I0_O)        0.124    13.436 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.361    13.797    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X32Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486    14.407    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X31Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.531 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.415    14.946    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X31Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X31Y105        LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.576    15.646    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X32Y103                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X32Y103        LUT5 (Prop_lut5_I0_O)        0.124    15.770 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.313    16.083    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X32Y104                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/I0
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    16.207 r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.425    16.632    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_8
    SLICE_X30Y104                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/I0
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.117    16.749 r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/O
                         net (fo=2, routed)           0.293    17.042    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_9
    SLICE_X30Y104                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[10]_i_1/I4
    SLICE_X30Y104        LUT5 (Prop_lut5_I4_O)        0.331    17.373 r  CONVOLUTORE/PIXEL21/PM_0_REG[10]_i_1/O
                         net (fo=1, routed)           0.695    18.068    CONVOLUTORE/SOMMA_FINALE/D[10]
    SLICE_X13Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.511     4.327    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.558ns  (logic 2.714ns (15.457%)  route 14.844ns (84.543%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         9.225    10.218    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/I1
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.154    10.372 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/O
                         net (fo=1, routed)           0.431    10.802    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X31Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I1
    SLICE_X31Y107        LUT5 (Prop_lut5_I1_O)        0.327    11.129 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.362    11.491    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X30Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    11.615 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.593    12.209    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X33Y103                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X33Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.333 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.444    12.776    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X33Y104                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.411    13.312    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X33Y105                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X33Y105        LUT5 (Prop_lut5_I0_O)        0.124    13.436 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.361    13.797    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X32Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486    14.407    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X31Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.531 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.415    14.946    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X31Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X31Y105        LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.576    15.646    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X32Y103                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X32Y103        LUT5 (Prop_lut5_I0_O)        0.124    15.770 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.313    16.083    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X32Y104                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/I0
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    16.207 r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.425    16.632    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_8
    SLICE_X30Y104                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_1/I4
    SLICE_X30Y104        LUT5 (Prop_lut5_I4_O)        0.124    16.756 r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_1/O
                         net (fo=1, routed)           0.801    17.558    CONVOLUTORE/SOMMA_FINALE/D[9]
    SLICE_X14Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.511     4.327    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.384ns  (logic 3.038ns (17.476%)  route 14.346ns (82.524%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=10 LUT6=2)
  Clock Path Skew:        4.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         9.225    10.218    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/I1
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.154    10.372 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/O
                         net (fo=1, routed)           0.431    10.802    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X31Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I1
    SLICE_X31Y107        LUT5 (Prop_lut5_I1_O)        0.327    11.129 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.362    11.491    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X30Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    11.615 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.593    12.209    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X33Y103                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X33Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.333 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.444    12.776    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X33Y104                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.411    13.312    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X33Y105                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X33Y105        LUT5 (Prop_lut5_I0_O)        0.124    13.436 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.361    13.797    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X32Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486    14.407    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X31Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.531 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.415    14.946    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X31Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X31Y105        LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.576    15.646    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X32Y103                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X32Y103        LUT5 (Prop_lut5_I0_O)        0.124    15.770 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.313    16.083    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X32Y104                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/I0
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    16.207 r  CONVOLUTORE/PIXEL21/PM_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.425    16.632    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_8
    SLICE_X30Y104                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/I0
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.117    16.749 r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_3/O
                         net (fo=2, routed)           0.304    17.053    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_9
    SLICE_X30Y104                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_1/I5
    SLICE_X30Y104        LUT6 (Prop_lut6_I5_O)        0.331    17.384 r  CONVOLUTORE/PIXEL21/PM_0_REG[11]_i_1/O
                         net (fo=1, routed)           0.000    17.384    CONVOLUTORE/SOMMA_FINALE/D[11]
    SLICE_X30Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.507     4.323    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X30Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[11]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.192ns  (logic 2.786ns (16.205%)  route 14.406ns (83.795%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=9 LUT6=1)
  Clock Path Skew:        4.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         9.225    10.218    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/I1
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.154    10.372 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/O
                         net (fo=1, routed)           0.431    10.802    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X31Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I1
    SLICE_X31Y107        LUT5 (Prop_lut5_I1_O)        0.327    11.129 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.362    11.491    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X30Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    11.615 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.593    12.209    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X33Y103                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X33Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.333 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.444    12.776    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X33Y104                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.411    13.312    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X33Y105                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X33Y105        LUT5 (Prop_lut5_I0_O)        0.124    13.436 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.361    13.797    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X32Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486    14.407    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X31Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.531 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.415    14.946    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X31Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X31Y105        LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.556    15.626    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X31Y103                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[6]_i_2/I0
    SLICE_X31Y103        LUT5 (Prop_lut5_I0_O)        0.118    15.744 r  CONVOLUTORE/PIXEL21/PM_0_REG[6]_i_2/O
                         net (fo=1, routed)           0.608    16.352    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_5
    SLICE_X31Y103                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[6]_i_1/I4
    SLICE_X31Y103        LUT5 (Prop_lut5_I4_O)        0.326    16.678 r  CONVOLUTORE/PIXEL21/PM_0_REG[6]_i_1/O
                         net (fo=1, routed)           0.514    17.192    CONVOLUTORE/SOMMA_FINALE/D[6]
    SLICE_X15Y103        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.511     4.327    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X15Y103        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[6]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.115ns  (logic 2.590ns (15.133%)  route 14.525ns (84.867%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=9 LUT6=1)
  Clock Path Skew:        4.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         9.225    10.218    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/I1
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.154    10.372 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/O
                         net (fo=1, routed)           0.431    10.802    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X31Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I1
    SLICE_X31Y107        LUT5 (Prop_lut5_I1_O)        0.327    11.129 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.362    11.491    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X30Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    11.615 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.593    12.209    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X33Y103                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X33Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.333 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.444    12.776    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X33Y104                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.411    13.312    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X33Y105                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X33Y105        LUT5 (Prop_lut5_I0_O)        0.124    13.436 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.361    13.797    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X32Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486    14.407    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X31Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.531 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.415    14.946    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X31Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X31Y105        LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.576    15.646    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X32Y103                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/I0
    SLICE_X32Y103        LUT5 (Prop_lut5_I0_O)        0.124    15.770 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.699    16.469    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_6
    SLICE_X32Y104                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_1/I4
    SLICE_X32Y104        LUT5 (Prop_lut5_I4_O)        0.124    16.593 r  CONVOLUTORE/PIXEL21/PM_0_REG[7]_i_1/O
                         net (fo=1, routed)           0.522    17.115    CONVOLUTORE/SOMMA_FINALE/D[7]
    SLICE_X15Y103        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.511     4.327    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X15Y103        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[7]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.491ns  (logic 2.662ns (16.142%)  route 13.829ns (83.858%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT5=8 LUT6=1)
  Clock Path Skew:        4.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         9.225    10.218    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/I1
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.154    10.372 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/O
                         net (fo=1, routed)           0.431    10.802    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X31Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I1
    SLICE_X31Y107        LUT5 (Prop_lut5_I1_O)        0.327    11.129 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.362    11.491    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X30Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    11.615 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.593    12.209    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X33Y103                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X33Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.333 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.444    12.776    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X33Y104                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.411    13.312    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X33Y105                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X33Y105        LUT5 (Prop_lut5_I0_O)        0.124    13.436 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.361    13.797    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X32Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486    14.407    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X31Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.531 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.556    15.087    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X31Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[4]_i_2/I0
    SLICE_X31Y105        LUT5 (Prop_lut5_I0_O)        0.118    15.205 r  CONVOLUTORE/PIXEL21/PM_0_REG[4]_i_2/O
                         net (fo=1, routed)           0.458    15.663    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_3
    SLICE_X31Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[4]_i_1/I4
    SLICE_X31Y105        LUT5 (Prop_lut5_I4_O)        0.326    15.989 r  CONVOLUTORE/PIXEL21/PM_0_REG[4]_i_1/O
                         net (fo=1, routed)           0.503    16.491    CONVOLUTORE/SOMMA_FINALE/D[4]
    SLICE_X14Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.511     4.327    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[4]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.404ns  (logic 2.466ns (15.032%)  route 13.938ns (84.968%))
  Logic Levels:           11  (IBUF=1 LUT4=1 LUT5=8 LUT6=1)
  Clock Path Skew:        4.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         9.225    10.218    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/I1
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.154    10.372 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/O
                         net (fo=1, routed)           0.431    10.802    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X31Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I1
    SLICE_X31Y107        LUT5 (Prop_lut5_I1_O)        0.327    11.129 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.362    11.491    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X30Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    11.615 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.593    12.209    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X33Y103                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X33Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.333 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.444    12.776    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X33Y104                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.411    13.312    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X33Y105                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X33Y105        LUT5 (Prop_lut5_I0_O)        0.124    13.436 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.361    13.797    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X32Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.486    14.407    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/I0
    SLICE_X31Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.531 r  CONVOLUTORE/PIXEL21/PM_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.415    14.946    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_2
    SLICE_X31Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/I0
    SLICE_X31Y105        LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.556    15.626    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_4
    SLICE_X31Y103                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_1/I4
    SLICE_X31Y103        LUT5 (Prop_lut5_I4_O)        0.124    15.750 r  CONVOLUTORE/PIXEL21/PM_0_REG[5]_i_1/O
                         net (fo=1, routed)           0.654    16.404    CONVOLUTORE/SOMMA_FINALE/D[5]
    SLICE_X14Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.511     4.327    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[5]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.788ns  (logic 2.538ns (16.075%)  route 13.250ns (83.925%))
  Logic Levels:           10  (IBUF=1 LUT4=1 LUT5=7 LUT6=1)
  Clock Path Skew:        4.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         9.225    10.218    CONVOLUTORE/PIXEL21/SIMD_IBUF
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/I1
    SLICE_X31Y106        LUT4 (Prop_lut4_I1_O)        0.154    10.372 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_3/O
                         net (fo=1, routed)           0.431    10.802    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/GEN_FA[1].FAX/p__0
    SLICE_X31Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/I1
    SLICE_X31Y107        LUT5 (Prop_lut5_I1_O)        0.327    11.129 r  CONVOLUTORE/PIXEL21/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.362    11.491    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_2
    SLICE_X30Y107                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/I0
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    11.615 r  CONVOLUTORE/PIXEL21/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.593    12.209    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_4
    SLICE_X33Y103                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/I0
    SLICE_X33Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.333 r  CONVOLUTORE/PIXEL21/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.444    12.776    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_6
    SLICE_X33Y104                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/I0
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    12.900 r  CONVOLUTORE/PIXEL21/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.411    13.312    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_8
    SLICE_X33Y105                                                     r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/I0
    SLICE_X33Y105        LUT5 (Prop_lut5_I0_O)        0.124    13.436 r  CONVOLUTORE/PIXEL21/PL_0_REG[12]_i_2/O
                         net (fo=3, routed)           0.361    13.797    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cint_10
    SLICE_X32Y105                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/I2
    SLICE_X32Y105        LUT6 (Prop_lut6_I2_O)        0.124    13.921 r  CONVOLUTORE/PIXEL21/PM_0_REG[1]_i_2/O
                         net (fo=3, routed)           0.404    14.325    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_0
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[2]_i_2/I0
    SLICE_X31Y106        LUT5 (Prop_lut5_I0_O)        0.118    14.443 r  CONVOLUTORE/PIXEL21/PM_0_REG[2]_i_2/O
                         net (fo=1, routed)           0.458    14.900    CONVOLUTORE/PIXEL21/SOMMA_FINALE/SUM1_LVL1/cintM_1
    SLICE_X31Y106                                                     r  CONVOLUTORE/PIXEL21/PM_0_REG[2]_i_1/I4
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.326    15.226 r  CONVOLUTORE/PIXEL21/PM_0_REG[2]_i_1/O
                         net (fo=1, routed)           0.562    15.788    CONVOLUTORE/SOMMA_FINALE/D[2]
    SLICE_X13Y106        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        1.511     4.327    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CONTROL_UNIT/PADDING_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.193ns (25.035%)  route 0.579ns (74.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L13                                                               r  RST_IBUF_inst/I
    L13                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  RST_IBUF_inst/O
                         net (fo=21, routed)          0.579     0.772    CONTROL_UNIT/RST_IBUF
    SLICE_X8Y88          FDRE                                         r  CONTROL_UNIT/PADDING_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.842     1.931    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  CONTROL_UNIT/PADDING_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CONTROL_UNIT/PADDING_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.193ns (25.035%)  route 0.579ns (74.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L13                                                               r  RST_IBUF_inst/I
    L13                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  RST_IBUF_inst/O
                         net (fo=21, routed)          0.579     0.772    CONTROL_UNIT/RST_IBUF
    SLICE_X8Y88          FDRE                                         r  CONTROL_UNIT/PADDING_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.842     1.931    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  CONTROL_UNIT/PADDING_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CONTROL_UNIT/PADDING_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.193ns (25.035%)  route 0.579ns (74.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L13                                                               r  RST_IBUF_inst/I
    L13                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  RST_IBUF_inst/O
                         net (fo=21, routed)          0.579     0.772    CONTROL_UNIT/RST_IBUF
    SLICE_X8Y88          FDRE                                         r  CONTROL_UNIT/PADDING_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.842     1.931    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  CONTROL_UNIT/PADDING_reg[6]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/pix_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.269ns (34.702%)  route 0.507ns (65.298%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.507     0.729    CONTROL_UNIT/SIMD_IBUF
    SLICE_X5Y83                                                       r  CONTROL_UNIT/MUX_SIMD_5/pix_in[6]_i_1/I2
    SLICE_X5Y83          LUT5 (Prop_lut5_I2_O)        0.048     0.777 r  CONTROL_UNIT/MUX_SIMD_5/pix_in[6]_i_1/O
                         net (fo=1, routed)           0.000     0.777    CONVOLUTORE/PIXEL02/PADDING_reg[2][6]
    SLICE_X5Y83          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.865     1.954    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[6]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/pix_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.263ns (33.750%)  route 0.517ns (66.250%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.517     0.739    CONTROL_UNIT/SIMD_IBUF
    SLICE_X0Y83                                                       r  CONTROL_UNIT/MUX_SIMD_5/pix_in[1]_i_1/I2
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.042     0.781 r  CONTROL_UNIT/MUX_SIMD_5/pix_in[1]_i_1/O
                         net (fo=1, routed)           0.000     0.781    CONVOLUTORE/PIXEL02/PADDING_reg[2][1]
    SLICE_X0Y83          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.868     1.957    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[1]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/pix_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.269ns (34.236%)  route 0.518ns (65.764%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SIMD_IBUF_inst/O
                         net (fo=730, routed)         0.518     0.739    CONTROL_UNIT/SIMD_IBUF
    SLICE_X0Y84                                                       r  CONTROL_UNIT/MUX_SIMD_5/pix_in[0]_i_1/I2
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.048     0.787 r  CONTROL_UNIT/MUX_SIMD_5/pix_in[0]_i_1/O
                         net (fo=1, routed)           0.000     0.787    CONVOLUTORE/PIXEL02/PADDING_reg[2][0]
    SLICE_X0Y84          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.869     1.958    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CONTROL_UNIT/PADDING_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.193ns (24.482%)  route 0.596ns (75.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L13                                                               r  RST_IBUF_inst/I
    L13                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  RST_IBUF_inst/O
                         net (fo=21, routed)          0.596     0.790    CONTROL_UNIT/RST_IBUF
    SLICE_X8Y87          FDRE                                         r  CONTROL_UNIT/PADDING_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.840     1.929    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CONTROL_UNIT/PADDING_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CONTROL_UNIT/PADDING_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.193ns (24.482%)  route 0.596ns (75.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L13                                                               r  RST_IBUF_inst/I
    L13                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  RST_IBUF_inst/O
                         net (fo=21, routed)          0.596     0.790    CONTROL_UNIT/RST_IBUF
    SLICE_X8Y87          FDRE                                         r  CONTROL_UNIT/PADDING_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.840     1.929    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CONTROL_UNIT/PADDING_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CONTROL_UNIT/PADDING_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.193ns (24.482%)  route 0.596ns (75.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L13                                                               r  RST_IBUF_inst/I
    L13                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  RST_IBUF_inst/O
                         net (fo=21, routed)          0.596     0.790    CONTROL_UNIT/RST_IBUF
    SLICE_X8Y87          FDRE                                         r  CONTROL_UNIT/PADDING_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.840     1.929    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CONTROL_UNIT/PADDING_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            CONTROL_UNIT/PADDING_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.193ns (24.482%)  route 0.596ns (75.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.929ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L13                                                               r  RST_IBUF_inst/I
    L13                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  RST_IBUF_inst/O
                         net (fo=21, routed)          0.596     0.790    CONTROL_UNIT/RST_IBUF
    SLICE_X8Y87          FDRE                                         r  CONTROL_UNIT/PADDING_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2667, routed)        0.840     1.929    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  CONTROL_UNIT/PADDING_reg[4]/C





