Fitter Status : Successful - Tue Apr 30 15:59:32 2019
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Full Version
Revision Name : Processor
Top-level Entity Name : MainSchema
Family : Stratix II
Device : EP2S130F1020C3
Timing Models : Final
Logic utilization : 3 %
    Combinational ALUTs : 1,173 / 106,032 ( 1 % )
    Dedicated logic registers : 2,497 / 106,032 ( 2 % )
Total registers : 2497
Total pins : 107 / 743 ( 14 % )
Total virtual pins : 0
Total block memory bits : 2,097,152 / 6,747,840 ( 31 % )
DSP block 9-bit elements : 0 / 504 ( 0 % )
Total PLLs : 0 / 12 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
