
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_prim_all_0.1/rtl/prim_subreg.sv Cov: 72% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Register slice conforming to Comportibility guide.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int            DW       = 32  ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter                SWACCESS = "RW",  // {RW, RO, WO, W1C, W1S, W0C, RC}</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [DW-1:0] RESVAL   = '0     // Reset value</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // From SW: valid for RW, WO, W1C, W1S, W0C, RC</pre>
<pre style="margin:0; padding:0 ">  // In case of RC, Top connects Read Pulse to we</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input          we,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input [DW-1:0] wd,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // From HW: valid for HRW, HWO</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input          de,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input [DW-1:0] d,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // output to HW and Reg Read</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic          qe,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [DW-1:0] q,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [DW-1:0] qs</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic          wr_en ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0] wr_data;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  if ((SWACCESS == "RW") || (SWACCESS == "WO")) begin : gen_w</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign wr_en   = we | de ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign wr_data = (we == 1'b1) ? wd : d ; // SW higher priority</pre>
<pre id="id36" style="background-color: #FFB6C1; margin:0; padding:0 ">  end else if (SWACCESS == "RO") begin : gen_ro</pre>
<pre style="margin:0; padding:0 ">    // Unused we, wd</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign wr_en   = de ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign wr_data = d  ;</pre>
<pre id="id40" style="background-color: #FFB6C1; margin:0; padding:0 ">  end else if (SWACCESS == "W1S") begin : gen_w1s</pre>
<pre style="margin:0; padding:0 ">    // If SWACCESS is W1S, then assume hw tries to clear.</pre>
<pre style="margin:0; padding:0 ">    // So, give a chance HW to clear when SW tries to set.</pre>
<pre style="margin:0; padding:0 ">    // If both try to set/clr at the same bit pos, SW wins.</pre>
<pre id="id44" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign wr_en   = we | de ;</pre>
<pre id="id45" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign wr_data = (de ? d : q) | (we ? wd : '0);</pre>
<pre id="id46" style="background-color: #FFB6C1; margin:0; padding:0 ">  end else if (SWACCESS == "W1C") begin : gen_w1c</pre>
<pre style="margin:0; padding:0 ">    // If SWACCESS is W1C, then assume hw tries to set.</pre>
<pre style="margin:0; padding:0 ">    // So, give a chance HW to set when SW tries to clear.</pre>
<pre style="margin:0; padding:0 ">    // If both try to set/clr at the same bit pos, SW wins.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign wr_en   = we | de ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign wr_data = (de ? d : q) & (we ? ~wd : '1);</pre>
<pre id="id52" style="background-color: #FFB6C1; margin:0; padding:0 ">  end else if (SWACCESS == "W0C") begin : gen_w0c</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign wr_en   = we | de ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    assign wr_data = (de ? d : q) & (we ? wd : '1);</pre>
<pre id="id55" style="background-color: #FFB6C1; margin:0; padding:0 ">  end else if (SWACCESS == "RC") begin : gen_rc</pre>
<pre style="margin:0; padding:0 ">    // This swtype is not recommended but exists for compatibility.</pre>
<pre style="margin:0; padding:0 ">    // WARN: we signal is actually read signal not write enable.</pre>
<pre id="id58" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign wr_en  = we | de ;</pre>
<pre id="id59" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign wr_data = (de ? d : q) & (we ? '0 : '1);</pre>
<pre id="id60" style="background-color: #FFB6C1; margin:0; padding:0 ">  end else begin : gen_hw</pre>
<pre id="id61" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign wr_en   = de ;</pre>
<pre id="id62" style="background-color: #FFB6C1; margin:0; padding:0 ">    assign wr_data = d  ;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni) qe <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    else        qe <= we  ;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (!rst_ni)     q <= RESVAL ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    else if (wr_en) q <= wr_data;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign qs = q;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
