m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/CMP/CMP 3/CMP 302/VLSI/In_Proj
X_16_bit_mux_v_unit
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1622378252
V1BlDc[RoiG2g23TLU648`0
r1
!s85 0
!i10b 1
!s100 `QheA1QZ`6B=[S@?edQlP2
I1BlDc[RoiG2g23TLU648`0
!i103 1
S1
Z2 d/run/media/bahaa/CMP/projects/VLSI20/modules
Z3 w1622038482
Z4 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v
Z5 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v
!i122 592
L0 48 0
Z6 OV;L;2020.1;71
31
Z7 !s108 1622378251.000000
Z8 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v|
!i113 1
Z10 o-work work
Z11 tCvgOpt 0
n@_16_bit_mux_v_unit
vcoordinator
R1
!i10b 1
!s100 XHcNMKE9P2oTkgVNmF:253
Z12 !s11b Dg1SIo80bB@j0V0VzS_@n1
ID>N228c6M]T1W:EFciI_R0
Z13 VDg1SIo80bB@j0V0VzS_@n1
R2
Z14 w1622071898
Z15 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v
Z16 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v
!i122 593
Z17 L0 1 50
R6
r1
!s85 0
31
Z18 !s108 1622378252.000000
Z19 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v|
Z20 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v|
!i113 1
R10
R11
Xcpu_v_unit
R0
R1
VHBXSF3O<N8Ho_DEDc^>OD3
r1
!s85 0
!i10b 1
!s100 a<6BiaQjPbPdHNWJ4@eZg0
IHBXSF3O<N8Ho_DEDc^>OD3
!i103 1
S1
R2
R14
R15
R16
!i122 593
Z21 L0 50 0
R6
31
R18
R19
R20
!i113 1
R10
R11
vdecompress
R1
!i10b 1
!s100 `M?0JDUA<XSWc2Q<Zjc]z0
R12
IF;Q4N=dcQzRCekM?WJbI`3
R13
R2
Z22 w1622071930
Z23 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v
Z24 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v
!i122 594
R17
R6
r1
!s85 0
31
R18
Z25 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v|
Z26 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v|
!i113 1
R10
R11
vdecompress_handler
R1
!i10b 1
!s100 fbN[6:<27nf]BaR67jM:V3
R12
Ia0JfnA?9@Sf1ZZKBUmVDc1
R13
R2
Z27 w1622072133
Z28 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v
Z29 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v
!i122 595
L0 5 110
R6
r1
!s85 0
31
R18
Z30 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v|
Z31 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v|
!i113 1
R10
R11
Xdecompress_handler_v_unit
R0
R1
V18KbMXb_oR8icl3=LM[]d1
r1
!s85 0
!i10b 1
!s100 2jX2PNB@6NezSile0SV5i2
I18KbMXb_oR8icl3=LM[]d1
!i103 1
S1
R2
R27
R28
R29
!i122 595
L0 114 0
R6
31
R18
R30
R31
!i113 1
R10
R11
Xdecompress_v_unit
R0
R1
V09b8hVEkQ2Dhm8=V`e5eQ1
r1
!s85 0
!i10b 1
!s100 zMEe;IlNX43ENH]D4d7fV2
I09b8hVEkQ2Dhm8=V`e5eQ1
!i103 1
S1
R2
R22
R23
R24
!i122 594
R21
R6
31
R18
R25
R26
!i113 1
R10
R11
vDMA
R1
!i10b 1
!s100 c:fi3mT^AHzji1I2]iA[W1
R12
I<ej;3@B95RWg9P?o=E0?c3
R13
R2
Z32 w1622374427
Z33 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v
Z34 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v
!i122 599
L0 1 40
R6
r1
!s85 0
31
R18
Z35 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v|
Z36 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v|
!i113 1
R10
R11
n@d@m@a
vfile_handler
R1
!i10b 1
!s100 MEE2BAcX`oCR3`??cR^f[2
R12
I2M]FI?k5cRW4:k`nNIQ:_3
R13
R2
Z37 w1622070330
Z38 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v
Z39 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v
!i122 596
L0 1 26
R6
r1
!s85 0
31
R18
Z40 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v|
Z41 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v|
!i113 1
R10
R11
Xfile_handler_v_unit
R0
R1
VbO0Ie>j>3h[@N3Yb0W<n33
r1
!s85 0
!i10b 1
!s100 XJz[:o_A>l;bXI1bL^2_10
IbO0Ie>j>3h[@N3Yb0W<n33
!i103 1
S1
R2
R37
R38
R39
!i122 596
L0 26 0
R6
31
R18
R40
R41
!i113 1
R10
R11
vMUX
R1
!i10b 1
!s100 0aCa0Zf?LLD7R?0Ib4DX61
R12
IRdF]Z2a>S8j^IBh5b;iK<0
R13
R2
Z42 w1622069688
Z43 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v
Z44 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v
!i122 597
L0 1 47
R6
r1
!s85 0
31
R18
Z45 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v|
Z46 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v|
!i113 1
R10
R11
n@m@u@x
Xmux_v_unit
R0
R1
VX9Y9oD]02hz84@`>fo5F_2
r1
!s85 0
!i10b 1
!s100 ]=W52c;hN1[zmFJEJJ8A<1
IX9Y9oD]02hz84@`>fo5F_2
!i103 1
S1
R2
R42
R43
R44
!i122 597
L0 47 0
R6
31
R18
R45
R46
!i113 1
R10
R11
vOne_Bit_MUX
R1
!i10b 1
!s100 D?PSVlIf[Uk]Lg8;00U[D0
R12
Id7?DKUbJK@z7zV0nQ?1[l3
R13
R2
R3
Z47 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v
Z48 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v
!i122 598
L0 1 45
R6
r1
!s85 0
31
R18
Z49 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v|
Z50 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v|
!i113 1
R10
R11
n@one_@bit_@m@u@x
Xone_bit_mux_v_unit
R0
R1
Vo@_BN`ZQlNEBG<MM7T1Uo1
r1
!s85 0
!i10b 1
!s100 cL^5dKRAAgz]J`S@[eBQN2
Io@_BN`ZQlNEBG<MM7T1Uo1
!i103 1
S1
R2
R3
R47
R48
!i122 598
L0 45 0
R6
31
R18
R49
R50
!i113 1
R10
R11
Xram_v_unit
R0
R1
VhM3Fe1l^JGJ:g:FU:U_922
r1
!s85 0
!i10b 1
!s100 ZAHBZlZDn@KQ1M^Q:PX8O2
IhM3Fe1l^JGJ:g:FU:U_922
!i103 1
S1
R2
R32
R33
R34
!i122 599
L0 40 0
R6
31
R18
R35
R36
!i113 1
R10
R11
vST_Bit_MUX
!s110 1622378251
!i10b 1
!s100 jNGe4Hf2FNPoN3`]`AzB>2
R12
I;JzZzY?Dze1GE9N@nHm4`3
R13
R2
R3
R4
R5
!i122 592
L0 1 48
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@s@t_@bit_@m@u@x
vtest_bench
R1
!i10b 1
!s100 j[i<07?lkK7ReL_4GoHFf0
R12
I_0TKz_HgZ`gMI[Z8llUUS2
R13
R2
Z51 w1622378235
Z52 8/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v
Z53 F/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v
!i122 600
L0 1 216
R6
r1
!s85 0
31
R18
!s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v|
Z54 !s90 -reportprogress|300|-work|work|-stats=none|/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v|
!i113 1
R10
R11
Xtest_bench_v_unit
R0
R1
VYOP?YZ[K?WoTonNgXR`EA3
r1
!s85 0
!i10b 1
!s100 ^XXC8HKdOMan07H[m;f@:1
IYOP?YZ[K?WoTonNgXR`EA3
!i103 1
S1
R2
R51
R52
R53
!i122 600
L0 216 0
R6
31
R18
Z55 !s107 /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v|
R54
!i113 1
R10
R11
