strict digraph "" {
	node [label="\N"];
	"439:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f2998c0c910>",
		def_var="['resync']",
		fillcolor=deepskyblue,
		label="439:AS
resync = ~rx_idle & ~rx_inter & ~rx & sampled_bit & ~sync_blocked;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rx_idle', 'rx_inter', 'rx', 'sampled_bit', 'sync_blocked']"];
}
