ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_UART_RxCpltCallback
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_UART_RxCpltCallback:
  25              	.LVL0:
  26              	.LFB67:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** #include "plc.h"
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** #include "string.h"
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END Includes */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** #define PWM_MAX 800
  43:Core/Src/main.c **** #define PWM_MIN 0
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  48:Core/Src/main.c **** /* USER CODE BEGIN PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  59:Core/Src/main.c **** void SystemClock_Config(void);
  60:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  65:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/main.c **** uint8_t UART1_rxBuffer[10];
  67:Core/Src/main.c **** uint8_t is_new_message = 0;
  68:Core/Src/main.c **** /* USER CODE END 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /**
  71:Core/Src/main.c ****   * @brief  The application entry point.
  72:Core/Src/main.c ****   * @retval int
  73:Core/Src/main.c ****   */
  74:Core/Src/main.c **** int main(void)
  75:Core/Src/main.c **** {
  76:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  83:Core/Src/main.c ****   HAL_Init();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END Init */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 3


  89:Core/Src/main.c ****   /* Configure the system clock */
  90:Core/Src/main.c ****   SystemClock_Config();
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Initialize all configured peripherals */
  97:Core/Src/main.c ****   MX_GPIO_Init();
  98:Core/Src/main.c ****   MX_USART1_UART_Init();
  99:Core/Src/main.c ****   MX_ADC1_Init();
 100:Core/Src/main.c ****   MX_DMA_Init();
 101:Core/Src/main.c ****   MX_TIM2_Init();
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 103:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 10);
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   // HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 106:Core/Src/main.c ****   // HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   // HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 1);
 109:Core/Src/main.c ****   // HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 1);
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END 2 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Infinite loop */
 115:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   while (1)
 118:Core/Src/main.c ****   {
 119:Core/Src/main.c ****     /* USER CODE END WHILE */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 122:Core/Src/main.c ****     // for(uint16_t i = PWM_MIN; i <= PWM_MAX; i += 50)
 123:Core/Src/main.c ****     // {
 124:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, i);
 125:Core/Src/main.c ****     //   HAL_Delay(100);
 126:Core/Src/main.c ****     // }
 127:Core/Src/main.c ****     // for(uint16_t i = PWM_MIN; i <= PWM_MAX; i += 50)
 128:Core/Src/main.c ****     // {
 129:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, i);
 130:Core/Src/main.c ****     //   HAL_Delay(100);
 131:Core/Src/main.c ****     // }
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****     // for(uint16_t i = PWM_MAX; i > PWM_MIN; i -= 50)
 134:Core/Src/main.c ****     // {
 135:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, i);
 136:Core/Src/main.c ****     //   HAL_Delay(100);
 137:Core/Src/main.c ****     // }
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****     // HAL_GPIO_TogglePin(OF_CN1_GPIO_Port, OF_CN1_Pin);
 140:Core/Src/main.c ****     // if (is_new_message == 1)
 141:Core/Src/main.c ****     // {
 142:Core/Src/main.c ****       
 143:Core/Src/main.c ****     //   HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 144:Core/Src/main.c ****       PLCMessage message;
 145:Core/Src/main.c ****       uint8_t buffer[10];
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 4


 146:Core/Src/main.c ****       // char* error = "error";
 147:Core/Src/main.c ****       // if (PLC_MessageParser(UART1_rxBuffer, &message) != HAL_OK)
 148:Core/Src/main.c ****       // {
 149:Core/Src/main.c ****       //   HAL_UART_Transmit_IT(&huart1, (uint8_t*)error, 5);
 150:Core/Src/main.c ****       // }
 151:Core/Src/main.c ****       // else
 152:Core/Src/main.c ****       // {
 153:Core/Src/main.c ****       //   PLC_MessageGenerate(buffer, message);
 154:Core/Src/main.c ****       //   HAL_UART_Transmit_IT(&huart1, buffer, 10);
 155:Core/Src/main.c ****       // }
 156:Core/Src/main.c ****       
 157:Core/Src/main.c ****       message.messageType = PLC_PWM_MESSAGE;
 158:Core/Src/main.c ****       message.payload = 100;
 159:Core/Src/main.c ****       message.device.roomAddr = PLC_ROOM_ADDR;
 160:Core/Src/main.c ****       message.device.deviceAddr = PLC_DEVICE_ADDR;
 161:Core/Src/main.c ****       message.device.channel = PLC_CHANNEL_01;
 162:Core/Src/main.c ****       PLC_MessageGenerate(buffer, message);
 163:Core/Src/main.c ****       HAL_UART_Transmit_IT(&huart1, buffer, 10);
 164:Core/Src/main.c ****       //is_new_message = 0;
 165:Core/Src/main.c ****       //HAL_Delay(1000);
 166:Core/Src/main.c ****     //}
 167:Core/Src/main.c ****   }
 168:Core/Src/main.c ****   /* USER CODE END 3 */
 169:Core/Src/main.c **** }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /**
 172:Core/Src/main.c ****   * @brief System Clock Configuration
 173:Core/Src/main.c ****   * @retval None
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c **** void SystemClock_Config(void)
 176:Core/Src/main.c **** {
 177:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 178:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 179:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 182:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 183:Core/Src/main.c ****   */
 184:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 185:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 186:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 187:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 191:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     Error_Handler();
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 196:Core/Src/main.c ****   */
 197:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 199:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 200:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 205:Core/Src/main.c ****   {
 206:Core/Src/main.c ****     Error_Handler();
 207:Core/Src/main.c ****   }
 208:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 209:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 210:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 211:Core/Src/main.c ****   {
 212:Core/Src/main.c ****     Error_Handler();
 213:Core/Src/main.c ****   }
 214:Core/Src/main.c **** }
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 217:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 218:Core/Src/main.c **** {
  28              		.loc 1 218 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 218 1 is_stmt 0 view .LVU1
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 219:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 10);
  38              		.loc 1 219 3 is_stmt 1 view .LVU2
  39 0002 0A22     		movs	r2, #10
  40 0004 0349     		ldr	r1, .L3
  41 0006 0448     		ldr	r0, .L3+4
  42              	.LVL1:
  43              		.loc 1 219 3 is_stmt 0 view .LVU3
  44 0008 FFF7FEFF 		bl	HAL_UART_Receive_IT
  45              	.LVL2:
 220:Core/Src/main.c ****   is_new_message = 1;
  46              		.loc 1 220 3 is_stmt 1 view .LVU4
  47              		.loc 1 220 18 is_stmt 0 view .LVU5
  48 000c 034B     		ldr	r3, .L3+8
  49 000e 0122     		movs	r2, #1
  50 0010 1A70     		strb	r2, [r3]
 221:Core/Src/main.c **** }
  51              		.loc 1 221 1 view .LVU6
  52 0012 08BD     		pop	{r3, pc}
  53              	.L4:
  54              		.align	2
  55              	.L3:
  56 0014 00000000 		.word	UART1_rxBuffer
  57 0018 00000000 		.word	huart1
  58 001c 00000000 		.word	.LANCHOR0
  59              		.cfi_endproc
  60              	.LFE67:
  62              		.section	.text.Error_Handler,"ax",%progbits
  63              		.align	1
  64              		.global	Error_Handler
  65              		.syntax unified
  66              		.thumb
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 6


  67              		.thumb_func
  68              		.fpu softvfp
  70              	Error_Handler:
  71              	.LFB68:
 222:Core/Src/main.c **** /* USER CODE END 4 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** /**
 225:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 226:Core/Src/main.c ****   * @retval None
 227:Core/Src/main.c ****   */
 228:Core/Src/main.c **** void Error_Handler(void)
 229:Core/Src/main.c **** {
  72              		.loc 1 229 1 is_stmt 1 view -0
  73              		.cfi_startproc
  74              		@ Volatile: function does not return.
  75              		@ args = 0, pretend = 0, frame = 0
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77              		@ link register save eliminated.
 230:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 231:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 232:Core/Src/main.c ****   __disable_irq();
  78              		.loc 1 232 3 view .LVU8
  79              	.LBB4:
  80              	.LBI4:
  81              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 7


  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 8


  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  82              		.loc 2 140 27 view .LVU9
  83              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  84              		.loc 2 142 3 view .LVU10
  85              		.syntax unified
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 9


  86              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  87 0000 72B6     		cpsid i
  88              	@ 0 "" 2
  89              		.thumb
  90              		.syntax unified
  91              	.L6:
  92              	.LBE5:
  93              	.LBE4:
 233:Core/Src/main.c ****   while (1)
  94              		.loc 1 233 3 discriminator 1 view .LVU11
 234:Core/Src/main.c ****   {
 235:Core/Src/main.c ****   }
  95              		.loc 1 235 3 discriminator 1 view .LVU12
 233:Core/Src/main.c ****   while (1)
  96              		.loc 1 233 9 discriminator 1 view .LVU13
  97 0002 FEE7     		b	.L6
  98              		.cfi_endproc
  99              	.LFE68:
 101              		.section	.text.SystemClock_Config,"ax",%progbits
 102              		.align	1
 103              		.global	SystemClock_Config
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 107              		.fpu softvfp
 109              	SystemClock_Config:
 110              	.LFB66:
 176:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 111              		.loc 1 176 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 80
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 00B5     		push	{lr}
 116              	.LCFI1:
 117              		.cfi_def_cfa_offset 4
 118              		.cfi_offset 14, -4
 119 0002 95B0     		sub	sp, sp, #84
 120              	.LCFI2:
 121              		.cfi_def_cfa_offset 88
 177:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 122              		.loc 1 177 3 view .LVU15
 177:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 123              		.loc 1 177 22 is_stmt 0 view .LVU16
 124 0004 0023     		movs	r3, #0
 125 0006 0D93     		str	r3, [sp, #52]
 126 0008 0F93     		str	r3, [sp, #60]
 127 000a 1093     		str	r3, [sp, #64]
 178:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 128              		.loc 1 178 3 is_stmt 1 view .LVU17
 178:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 129              		.loc 1 178 22 is_stmt 0 view .LVU18
 130 000c 0593     		str	r3, [sp, #20]
 131 000e 0693     		str	r3, [sp, #24]
 132 0010 0793     		str	r3, [sp, #28]
 133 0012 0893     		str	r3, [sp, #32]
 134 0014 0993     		str	r3, [sp, #36]
 179:Core/Src/main.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 10


 135              		.loc 1 179 3 is_stmt 1 view .LVU19
 179:Core/Src/main.c **** 
 136              		.loc 1 179 28 is_stmt 0 view .LVU20
 137 0016 0193     		str	r3, [sp, #4]
 138 0018 0293     		str	r3, [sp, #8]
 139 001a 0393     		str	r3, [sp, #12]
 140 001c 0493     		str	r3, [sp, #16]
 184:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 141              		.loc 1 184 3 is_stmt 1 view .LVU21
 184:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 142              		.loc 1 184 36 is_stmt 0 view .LVU22
 143 001e 0121     		movs	r1, #1
 144 0020 0A91     		str	r1, [sp, #40]
 185:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 145              		.loc 1 185 3 is_stmt 1 view .LVU23
 185:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 146              		.loc 1 185 30 is_stmt 0 view .LVU24
 147 0022 4FF48032 		mov	r2, #65536
 148 0026 0B92     		str	r2, [sp, #44]
 186:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 149              		.loc 1 186 3 is_stmt 1 view .LVU25
 186:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 150              		.loc 1 186 36 is_stmt 0 view .LVU26
 151 0028 0C93     		str	r3, [sp, #48]
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 152              		.loc 1 187 3 is_stmt 1 view .LVU27
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 153              		.loc 1 187 30 is_stmt 0 view .LVU28
 154 002a 0E91     		str	r1, [sp, #56]
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 155              		.loc 1 188 3 is_stmt 1 view .LVU29
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 156              		.loc 1 188 34 is_stmt 0 view .LVU30
 157 002c 0223     		movs	r3, #2
 158 002e 1193     		str	r3, [sp, #68]
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 159              		.loc 1 189 3 is_stmt 1 view .LVU31
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 160              		.loc 1 189 35 is_stmt 0 view .LVU32
 161 0030 1292     		str	r2, [sp, #72]
 190:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 162              		.loc 1 190 3 is_stmt 1 view .LVU33
 190:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 163              		.loc 1 190 32 is_stmt 0 view .LVU34
 164 0032 4FF4E013 		mov	r3, #1835008
 165 0036 1393     		str	r3, [sp, #76]
 191:Core/Src/main.c ****   {
 166              		.loc 1 191 3 is_stmt 1 view .LVU35
 191:Core/Src/main.c ****   {
 167              		.loc 1 191 7 is_stmt 0 view .LVU36
 168 0038 0AA8     		add	r0, sp, #40
 169 003a FFF7FEFF 		bl	HAL_RCC_OscConfig
 170              	.LVL3:
 191:Core/Src/main.c ****   {
 171              		.loc 1 191 6 view .LVU37
 172 003e C8B9     		cbnz	r0, .L12
 197:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 11


 173              		.loc 1 197 3 is_stmt 1 view .LVU38
 197:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 174              		.loc 1 197 31 is_stmt 0 view .LVU39
 175 0040 0F23     		movs	r3, #15
 176 0042 0593     		str	r3, [sp, #20]
 199:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 177              		.loc 1 199 3 is_stmt 1 view .LVU40
 199:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 178              		.loc 1 199 34 is_stmt 0 view .LVU41
 179 0044 0221     		movs	r1, #2
 180 0046 0691     		str	r1, [sp, #24]
 200:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 181              		.loc 1 200 3 is_stmt 1 view .LVU42
 200:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 182              		.loc 1 200 35 is_stmt 0 view .LVU43
 183 0048 0023     		movs	r3, #0
 184 004a 0793     		str	r3, [sp, #28]
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 185              		.loc 1 201 3 is_stmt 1 view .LVU44
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 186              		.loc 1 201 36 is_stmt 0 view .LVU45
 187 004c 4FF48062 		mov	r2, #1024
 188 0050 0892     		str	r2, [sp, #32]
 202:Core/Src/main.c **** 
 189              		.loc 1 202 3 is_stmt 1 view .LVU46
 202:Core/Src/main.c **** 
 190              		.loc 1 202 36 is_stmt 0 view .LVU47
 191 0052 0993     		str	r3, [sp, #36]
 204:Core/Src/main.c ****   {
 192              		.loc 1 204 3 is_stmt 1 view .LVU48
 204:Core/Src/main.c ****   {
 193              		.loc 1 204 7 is_stmt 0 view .LVU49
 194 0054 05A8     		add	r0, sp, #20
 195 0056 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 196              	.LVL4:
 204:Core/Src/main.c ****   {
 197              		.loc 1 204 6 view .LVU50
 198 005a 68B9     		cbnz	r0, .L13
 208:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 199              		.loc 1 208 3 is_stmt 1 view .LVU51
 208:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 200              		.loc 1 208 38 is_stmt 0 view .LVU52
 201 005c 0223     		movs	r3, #2
 202 005e 0193     		str	r3, [sp, #4]
 209:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 203              		.loc 1 209 3 is_stmt 1 view .LVU53
 209:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 204              		.loc 1 209 35 is_stmt 0 view .LVU54
 205 0060 4FF40043 		mov	r3, #32768
 206 0064 0393     		str	r3, [sp, #12]
 210:Core/Src/main.c ****   {
 207              		.loc 1 210 3 is_stmt 1 view .LVU55
 210:Core/Src/main.c ****   {
 208              		.loc 1 210 7 is_stmt 0 view .LVU56
 209 0066 01A8     		add	r0, sp, #4
 210 0068 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 211              	.LVL5:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 12


 210:Core/Src/main.c ****   {
 212              		.loc 1 210 6 view .LVU57
 213 006c 30B9     		cbnz	r0, .L14
 214:Core/Src/main.c **** 
 214              		.loc 1 214 1 view .LVU58
 215 006e 15B0     		add	sp, sp, #84
 216              	.LCFI3:
 217              		.cfi_remember_state
 218              		.cfi_def_cfa_offset 4
 219              		@ sp needed
 220 0070 5DF804FB 		ldr	pc, [sp], #4
 221              	.L12:
 222              	.LCFI4:
 223              		.cfi_restore_state
 193:Core/Src/main.c ****   }
 224              		.loc 1 193 5 is_stmt 1 view .LVU59
 225 0074 FFF7FEFF 		bl	Error_Handler
 226              	.LVL6:
 227              	.L13:
 206:Core/Src/main.c ****   }
 228              		.loc 1 206 5 view .LVU60
 229 0078 FFF7FEFF 		bl	Error_Handler
 230              	.LVL7:
 231              	.L14:
 212:Core/Src/main.c ****   }
 232              		.loc 1 212 5 view .LVU61
 233 007c FFF7FEFF 		bl	Error_Handler
 234              	.LVL8:
 235              		.cfi_endproc
 236              	.LFE66:
 238              		.section	.text.main,"ax",%progbits
 239              		.align	1
 240              		.global	main
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 244              		.fpu softvfp
 246              	main:
 247              	.LFB65:
  75:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 248              		.loc 1 75 1 view -0
 249              		.cfi_startproc
 250              		@ Volatile: function does not return.
 251              		@ args = 0, pretend = 0, frame = 24
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253 0000 00B5     		push	{lr}
 254              	.LCFI5:
 255              		.cfi_def_cfa_offset 4
 256              		.cfi_offset 14, -4
 257 0002 87B0     		sub	sp, sp, #28
 258              	.LCFI6:
 259              		.cfi_def_cfa_offset 32
  83:Core/Src/main.c **** 
 260              		.loc 1 83 3 view .LVU63
 261 0004 FFF7FEFF 		bl	HAL_Init
 262              	.LVL9:
  90:Core/Src/main.c **** 
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 13


 263              		.loc 1 90 3 view .LVU64
 264 0008 FFF7FEFF 		bl	SystemClock_Config
 265              	.LVL10:
  97:Core/Src/main.c ****   MX_USART1_UART_Init();
 266              		.loc 1 97 3 view .LVU65
 267 000c FFF7FEFF 		bl	MX_GPIO_Init
 268              	.LVL11:
  98:Core/Src/main.c ****   MX_ADC1_Init();
 269              		.loc 1 98 3 view .LVU66
 270 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 271              	.LVL12:
  99:Core/Src/main.c ****   MX_DMA_Init();
 272              		.loc 1 99 3 view .LVU67
 273 0014 FFF7FEFF 		bl	MX_ADC1_Init
 274              	.LVL13:
 100:Core/Src/main.c ****   MX_TIM2_Init();
 275              		.loc 1 100 3 view .LVU68
 276 0018 FFF7FEFF 		bl	MX_DMA_Init
 277              	.LVL14:
 101:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 278              		.loc 1 101 3 view .LVU69
 279 001c FFF7FEFF 		bl	MX_TIM2_Init
 280              	.LVL15:
 103:Core/Src/main.c **** 
 281              		.loc 1 103 3 view .LVU70
 282 0020 0A22     		movs	r2, #10
 283 0022 1049     		ldr	r1, .L18
 284 0024 1048     		ldr	r0, .L18+4
 285 0026 FFF7FEFF 		bl	HAL_UART_Receive_IT
 286              	.LVL16:
 287              	.L16:
 117:Core/Src/main.c ****   {
 288              		.loc 1 117 3 discriminator 1 view .LVU71
 289              	.LBB6:
 144:Core/Src/main.c ****       uint8_t buffer[10];
 290              		.loc 1 144 7 discriminator 1 view .LVU72
 145:Core/Src/main.c ****       // char* error = "error";
 291              		.loc 1 145 7 discriminator 1 view .LVU73
 157:Core/Src/main.c ****       message.payload = 100;
 292              		.loc 1 157 7 discriminator 1 view .LVU74
 157:Core/Src/main.c ****       message.payload = 100;
 293              		.loc 1 157 27 is_stmt 0 discriminator 1 view .LVU75
 294 002a 0323     		movs	r3, #3
 295 002c 8DF80430 		strb	r3, [sp, #4]
 158:Core/Src/main.c ****       message.device.roomAddr = PLC_ROOM_ADDR;
 296              		.loc 1 158 7 is_stmt 1 discriminator 1 view .LVU76
 158:Core/Src/main.c ****       message.device.roomAddr = PLC_ROOM_ADDR;
 297              		.loc 1 158 23 is_stmt 0 discriminator 1 view .LVU77
 298 0030 6423     		movs	r3, #100
 299 0032 ADF80630 		strh	r3, [sp, #6]	@ movhi
 159:Core/Src/main.c ****       message.device.deviceAddr = PLC_DEVICE_ADDR;
 300              		.loc 1 159 7 is_stmt 1 discriminator 1 view .LVU78
 159:Core/Src/main.c ****       message.device.deviceAddr = PLC_DEVICE_ADDR;
 301              		.loc 1 159 31 is_stmt 0 discriminator 1 view .LVU79
 302 0036 9DF80830 		ldrb	r3, [sp, #8]	@ zero_extendqisi2
 303 003a 0122     		movs	r2, #1
 304 003c 62F30303 		bfi	r3, r2, #0, #4
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 14


 160:Core/Src/main.c ****       message.device.channel = PLC_CHANNEL_01;
 305              		.loc 1 160 7 is_stmt 1 discriminator 1 view .LVU80
 160:Core/Src/main.c ****       message.device.channel = PLC_CHANNEL_01;
 306              		.loc 1 160 33 is_stmt 0 discriminator 1 view .LVU81
 307 0040 62F30513 		bfi	r3, r2, #4, #2
 161:Core/Src/main.c ****       PLC_MessageGenerate(buffer, message);
 308              		.loc 1 161 7 is_stmt 1 discriminator 1 view .LVU82
 161:Core/Src/main.c ****       PLC_MessageGenerate(buffer, message);
 309              		.loc 1 161 30 is_stmt 0 discriminator 1 view .LVU83
 310 0044 62F38713 		bfi	r3, r2, #6, #2
 311 0048 8DF80830 		strb	r3, [sp, #8]
 162:Core/Src/main.c ****       HAL_UART_Transmit_IT(&huart1, buffer, 10);
 312              		.loc 1 162 7 is_stmt 1 discriminator 1 view .LVU84
 313 004c 029A     		ldr	r2, [sp, #8]
 314 004e 0199     		ldr	r1, [sp, #4]
 315 0050 03A8     		add	r0, sp, #12
 316 0052 FFF7FEFF 		bl	PLC_MessageGenerate
 317              	.LVL17:
 163:Core/Src/main.c ****       //is_new_message = 0;
 318              		.loc 1 163 7 discriminator 1 view .LVU85
 319 0056 0A22     		movs	r2, #10
 320 0058 03A9     		add	r1, sp, #12
 321 005a 0348     		ldr	r0, .L18+4
 322 005c FFF7FEFF 		bl	HAL_UART_Transmit_IT
 323              	.LVL18:
 324              	.LBE6:
 117:Core/Src/main.c ****   {
 325              		.loc 1 117 9 discriminator 1 view .LVU86
 326 0060 E3E7     		b	.L16
 327              	.L19:
 328 0062 00BF     		.align	2
 329              	.L18:
 330 0064 00000000 		.word	UART1_rxBuffer
 331 0068 00000000 		.word	huart1
 332              		.cfi_endproc
 333              	.LFE65:
 335              		.global	is_new_message
 336              		.comm	UART1_rxBuffer,10,4
 337              		.section	.bss.is_new_message,"aw",%nobits
 338              		.set	.LANCHOR0,. + 0
 341              	is_new_message:
 342 0000 00       		.space	1
 343              		.text
 344              	.Letext0:
 345              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 346              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 347              		.file 5 "Drivers/CMSIS/Include/core_cm3.h"
 348              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 349              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 350              		.file 8 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 351              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 352              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 353              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 354              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 355              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 356              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 357              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 15


 358              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 359              		.file 17 "Core/Inc/adc.h"
 360              		.file 18 "Core/Inc/tim.h"
 361              		.file 19 "Core/Inc/usart.h"
 362              		.file 20 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-non
 363              		.file 21 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 364              		.file 22 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 365              		.file 23 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 366              		.file 24 "Core/Inc/plc.h"
 367              		.file 25 "Core/Inc/gpio.h"
 368              		.file 26 "Core/Inc/dma.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:16     .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:24     .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:56     .text.HAL_UART_RxCpltCallback:00000014 $d
                            *COM*:0000000a UART1_rxBuffer
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:63     .text.Error_Handler:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:70     .text.Error_Handler:00000000 Error_Handler
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:102    .text.SystemClock_Config:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:109    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:239    .text.main:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:246    .text.main:00000000 main
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:330    .text.main:00000064 $d
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:341    .bss.is_new_message:00000000 is_new_message
C:\Users\Admin\AppData\Local\Temp\ccTaG3SQ.s:342    .bss.is_new_message:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_Receive_IT
huart1
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_ADC1_Init
MX_DMA_Init
MX_TIM2_Init
PLC_MessageGenerate
HAL_UART_Transmit_IT
