Analysis & Synthesis report for neural
Mon Dec 05 18:44:42 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next
 12. State Machine - |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state
 13. State Machine - |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next
 14. State Machine - |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state
 15. State Machine - |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 23. Source assignments for neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 24. Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 25. Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 26. Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 27. Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated
 28. Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 29. Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 30. Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 31. Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 32. Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:FPMinMax
 33. Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:compare
 34. Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply
 35. Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub
 36. Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float
 37. Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:Float2Int
 38. Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt
 39. Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem|altsyncram_r0v3:auto_generated
 40. Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem|altsyncram_p0v3:auto_generated
 41. Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated
 42. Source assignments for neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated
 43. Source assignments for neural_soc:m_neural_soc|neural_soc_sdram:sdram
 44. Source assignments for neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll
 45. Source assignments for neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|neural_soc_sdram_pll_stdsync_sv6:stdsync2|neural_soc_sdram_pll_dffpipe_l2c:dffpipe3
 46. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_demux:cmd_demux
 47. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 48. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux
 49. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 50. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 51. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 52. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 53. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 54. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_006:rsp_demux_006
 55. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 56. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 57. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 58. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 59. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 60. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 61. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 62. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_014
 63. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 64. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 65. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 66. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 67. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 68. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 69. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 70. Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 71. Source assignments for neural_soc:m_neural_soc|altera_reset_controller:rst_controller
 72. Source assignments for neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 73. Source assignments for neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 74. Source assignments for neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 75. Source assignments for neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 76. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 77. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 78. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a
 79. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b
 81. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 83. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram
 84. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 85. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 86. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 87. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 88. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 89. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy
 90. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c
 91. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component
 92. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component
 93. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component
 94. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c
 95. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a
 96. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c
 97. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b
 98. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a
 99. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c
100. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b
101. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a
102. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c
103. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b
104. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a
105. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b
106. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b
107. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a
108. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e
109. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d
110. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c
111. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c
112. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b
113. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a
114. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b
115. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a
116. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a
117. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c
118. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
119. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b
120. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b
121. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a
122. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a
123. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
124. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
125. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
126. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
127. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
128. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b
129. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c
130. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d
131. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c
132. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a
133. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e
134. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d
135. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c
136. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b
137. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a
138. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c
139. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b
140. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a
141. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d
142. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c
143. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f
144. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e
145. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b
146. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c
147. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a
148. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_negZero_uid56_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_c
149. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_expRPostExc_uid51_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_b
150. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracX_uid7_fpSqrtTest_b_to_FracX15dto0_uid37_fpSqrtTest_a
151. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b
152. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem
153. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component
154. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a
155. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem
156. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component
157. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a
158. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component
159. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a
160. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem
161. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracSel_uid47_fpSqrtTest_q_to_fracRPostExc_uid55_fpSqrtTest_b
162. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0
163. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
164. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator
165. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0
166. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0
167. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
168. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
169. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
170. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
171. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
172. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
173. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
174. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
175. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
176. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator
177. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
178. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_hw_port_s1_translator
179. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator
180. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator
181. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator
182. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_hw_port_s1_translator
183. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator
184. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
185. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
186. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
187. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
188. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
189. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
190. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
191. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
192. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
193. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
194. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
195. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
196. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
197. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
198. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
199. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
200. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
201. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
202. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
203. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
204. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
205. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
206. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
207. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
208. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent
209. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor
210. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo
211. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
212. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
213. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
214. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent
215. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor
216. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo
217. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent
218. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor
219. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo
220. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent
221. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor
222. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo
223. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent
224. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor
225. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo
226. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent
227. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor
228. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo
229. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent
230. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor
231. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo
232. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router:router|neural_soc_mm_interconnect_0_router_default_decode:the_default_decode
233. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_001:router_001|neural_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
234. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_002|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
235. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_003|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
236. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_004|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
237. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_005|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
238. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_006|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
239. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_007|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
240. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_008|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
241. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_009|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
242. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_010|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
243. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_011|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
244. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_012|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
245. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_013|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
246. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_014|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
247. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_015|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
248. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_016|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
249. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
250. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
251. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
252. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
253. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
254. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
255. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
256. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
257. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb
258. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
259. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
260. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
261. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
262. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
263. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
264. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
265. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
266. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
267. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
268. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
269. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
270. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
271. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
272. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
273. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
274. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
275. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
276. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
277. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
278. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
279. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
280. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
281. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
282. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
283. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
284. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
285. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
286. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
287. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
288. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
289. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
290. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
291. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
292. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
293. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
294. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller
295. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
296. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
297. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001
298. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
299. Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
300. Parameter Settings for Inferred Entity Instance: spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div0
301. Parameter Settings for Inferred Entity Instance: spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div1
302. Parameter Settings for Inferred Entity Instance: ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div0
303. Parameter Settings for Inferred Entity Instance: ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div1
304. Parameter Settings for Inferred Entity Instance: ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult1
305. Parameter Settings for Inferred Entity Instance: spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_mult:Mult0
306. Parameter Settings for Inferred Entity Instance: ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult0
307. scfifo Parameter Settings by Entity Instance
308. altsyncram Parameter Settings by Entity Instance
309. lpm_mult Parameter Settings by Entity Instance
310. Port Connectivity Checks: "neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
311. Port Connectivity Checks: "neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001"
312. Port Connectivity Checks: "neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
313. Port Connectivity Checks: "neural_soc:m_neural_soc|altera_reset_controller:rst_controller"
314. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
315. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
316. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
317. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
318. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
319. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
320. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
321. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_003|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
322. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_002|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
323. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_001:router_001|neural_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
324. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router:router|neural_soc_mm_interconnect_0_router_default_decode:the_default_decode"
325. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo"
326. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent"
327. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo"
328. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent"
329. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo"
330. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent"
331. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo"
332. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent"
333. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo"
334. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent"
335. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo"
336. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent"
337. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
338. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
339. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo"
340. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent"
341. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
342. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
343. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
344. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
345. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
346. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
347. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
348. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
349. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
350. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
351. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
352. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
353. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
354. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
355. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
356. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
357. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
358. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator"
359. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_hw_port_s1_translator"
360. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator"
361. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator"
362. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator"
363. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_hw_port_s1_translator"
364. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
365. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator"
366. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
367. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
368. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
369. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
370. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
371. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
372. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
373. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
374. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
375. Port Connectivity Checks: "neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"
376. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect"
377. Port Connectivity Checks: "neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0"
378. Port Connectivity Checks: "neural_soc:m_neural_soc|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"
379. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|neural_soc_sdram_pll_altpll_lqa2:sd1"
380. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll"
381. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module"
382. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracSel_uid47_fpSqrtTest_q_to_fracRPostExc_uid55_fpSqrtTest_b"
383. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a"
384. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a"
385. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a"
386. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b"
387. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracX_uid7_fpSqrtTest_b_to_FracX15dto0_uid37_fpSqrtTest_a"
388. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_expRPostExc_uid51_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_b"
389. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_negZero_uid56_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_c"
390. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a"
391. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c"
392. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b"
393. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e"
394. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f"
395. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c"
396. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d"
397. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a"
398. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b"
399. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c"
400. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a"
401. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b"
402. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c"
403. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d"
404. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e"
405. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a"
406. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c"
407. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d"
408. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c"
409. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
410. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
411. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
412. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
413. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
414. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
415. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a"
416. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a"
417. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b"
418. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b"
419. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b"
420. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c"
421. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a"
422. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a"
423. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b"
424. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a"
425. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b"
426. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c"
427. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c"
428. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d"
429. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e"
430. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a"
431. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b"
432. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b"
433. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a"
434. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b"
435. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c"
436. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a"
437. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b"
438. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c"
439. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a"
440. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b"
441. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c"
442. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a"
443. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c"
444. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c"
445. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy"
446. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
447. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
448. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_pib"
449. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo|neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
450. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|neural_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:neural_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
451. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
452. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
453. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
454. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug"
455. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci"
456. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_test_bench:the_neural_soc_nios2_gen2_0_cpu_test_bench"
457. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu"
458. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0"
459. Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0"
460. Port Connectivity Checks: "neural_soc:m_neural_soc"
461. Post-Synthesis Netlist Statistics for Top Partition
462. Elapsed Time Per Partition
463. Analysis & Synthesis Messages
464. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                   ;
+------------------------------------+-----------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 05 18:44:41 2016                     ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name                      ; neural                                                    ;
; Top-level Entity Name              ; neural                                                    ;
; Family                             ; Cyclone IV E                                              ;
; Total logic elements               ; 16,415                                                    ;
;     Total combinational functions  ; 15,120                                                    ;
;     Dedicated logic registers      ; 2,967                                                     ;
; Total registers                    ; 2967                                                      ;
; Total pins                         ; 78                                                        ;
; Total virtual pins                 ; 0                                                         ;
; Total memory bits                  ; 26,752                                                    ;
; Embedded Multiplier 9-bit elements ; 33                                                        ;
; Total PLLs                         ; 1                                                         ;
+------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; neural             ; neural             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                               ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; ispu.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/ispu.sv                                                                                             ;             ;
; invsigmoid_fixpt.v                                                                                  ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/invsigmoid_fixpt.v                                                                                  ;             ;
; spu.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/spu.sv                                                                                              ;             ;
; spu_pre.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/spu_pre.sv                                                                                          ;             ;
; neural_soc/synthesis/neural_soc.v                                                                   ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/neural_soc.v                                                                   ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_reset_controller.v                                           ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_reset_synchronizer.v                                         ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_irq_mapper.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_irq_mapper.sv                                            ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0.v                                      ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0.v                                      ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter.v                    ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter.v                    ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv   ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv   ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                          ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                    ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux_001.sv                         ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux.sv                             ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_006.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_006.sv                       ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_001.sv                       ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux.sv                           ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux_001.sv                         ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux.sv                             ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux_001.sv                       ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux.sv                           ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv                          ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv                          ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv                          ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv                              ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_master_agent.sv                                       ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_merlin_master_translator.sv                                  ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_customins_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_customins_slave_translator.sv                                ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv  ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv  ; neural_soc  ;
; neural_soc/synthesis/submodules/altera_customins_master_translator.v                                ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/altera_customins_master_translator.v                                ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_to_sw_sig.v                                              ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_to_sw_sig.v                                              ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_to_isig_sw_port.v                                        ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_to_isig_sw_port.v                                        ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_to_isig_hw_port.v                                        ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_to_isig_hw_port.v                                        ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_to_hw_sig.v                                              ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_to_hw_sig.v                                              ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_sysid_qsys_0.v                                           ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sysid_qsys_0.v                                           ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_switch.v                                                 ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_switch.v                                                 ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_sdram_pll.v                                              ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram_pll.v                                              ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_sdram.v                                                  ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_sdram.v                                                  ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_onchip_memory2_0.hex                                     ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_onchip_memory2_0.hex                                     ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_onchip_memory2_0.v                                       ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_onchip_memory2_0.v                                       ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_nios_custom_instr_floating_point_2_0.v                   ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios_custom_instr_floating_point_2_0.v                   ; neural_soc  ;
; neural_soc/synthesis/submodules/fpoint2_multi.vhd                                                   ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/fpoint2_multi.vhd                                                   ; neural_soc  ;
; neural_soc/synthesis/submodules/fpoint2_multi_datapath.vhd                                          ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/fpoint2_multi_datapath.vhd                                          ; neural_soc  ;
; neural_soc/synthesis/submodules/dspba_library_package.vhd                                           ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/dspba_library_package.vhd                                           ; neural_soc  ;
; neural_soc/synthesis/submodules/dspba_library.vhd                                                   ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/dspba_library.vhd                                                   ; neural_soc  ;
; neural_soc/synthesis/submodules/FPAddSub/FPAddSub.vhd                                               ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPAddSub/FPAddSub.vhd                                               ; neural_soc  ;
; neural_soc/synthesis/submodules/FPDiv/FPDiv.vhd                                                     ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPDiv/FPDiv.vhd                                                     ; neural_soc  ;
; neural_soc/synthesis/submodules/FPMult/FPMult.vhd                                                   ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPMult/FPMult.vhd                                                   ; neural_soc  ;
; neural_soc/synthesis/submodules/IntToFloat/IntToFloat.vhd                                           ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/IntToFloat/IntToFloat.vhd                                           ; neural_soc  ;
; neural_soc/synthesis/submodules/FloatToInt/FloatToInt.vhd                                           ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FloatToInt/FloatToInt.vhd                                           ; neural_soc  ;
; neural_soc/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd                                         ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd                                         ; neural_soc  ;
; neural_soc/synthesis/submodules/FPSqrt/FPSqrt.vhd                                                   ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPSqrt/FPSqrt.vhd                                                   ; neural_soc  ;
; neural_soc/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex          ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex          ; neural_soc  ;
; neural_soc/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex          ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex          ; neural_soc  ;
; neural_soc/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex          ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex          ; neural_soc  ;
; neural_soc/synthesis/submodules/fpoint2_combi.vhd                                                   ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/fpoint2_combi.vhd                                                   ; neural_soc  ;
; neural_soc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd                                     ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd                                     ; neural_soc  ;
; neural_soc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd                                   ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPCompareFused/FPCompareFused.vhd                                   ; neural_soc  ;
; neural_soc/synthesis/submodules/FPNeg_Abs/FPNeg.vhd                                                 ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPNeg_Abs/FPNeg.vhd                                                 ; neural_soc  ;
; neural_soc/synthesis/submodules/FPNeg_Abs/FPAbs.vhd                                                 ; yes             ; User VHDL File                               ; C:/neural_network_fpga/neural_soc/synthesis/submodules/FPNeg_Abs/FPAbs.vhd                                                 ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0.v                                           ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0.v                                           ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v                                       ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v                                       ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                    ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                    ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_tck.v                       ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_tck.v                       ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                   ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                   ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_test_bench.v                            ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_test_bench.v                            ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_led.v                                                    ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_led.v                                                    ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_key.v                                                    ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_key.v                                                    ; neural_soc  ;
; neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v                                            ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v                                            ; neural_soc  ;
; neural.sv                                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/neural.sv                                                                                           ;             ;
; sigmoid_fixpt.v                                                                                     ; yes             ; User Verilog HDL File                        ; C:/neural_network_fpga/sigmoid_fixpt.v                                                                                     ;             ;
; spu_post.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/neural_network_fpga/spu_post.sv                                                                                         ;             ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                                                  ;             ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                                               ;             ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                ;             ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                ;             ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                ;             ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                ;             ;
; aglobal150.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                              ;             ;
; db/scfifo_jr21.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/scfifo_jr21.tdf                                                                                  ;             ;
; db/a_dpfifo_q131.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/a_dpfifo_q131.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_do7.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/cntr_do7.tdf                                                                                     ;             ;
; db/dpram_nl21.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/dpram_nl21.tdf                                                                                   ;             ;
; db/altsyncram_r1m1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/altsyncram_r1m1.tdf                                                                              ;             ;
; db/cntr_1ob.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/cntr_1ob.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                         ;             ;
; altera_sld_agent_endpoint.vhd                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                               ;             ;
; altera_fabric_endpoint.vhd                                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                  ;             ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                  ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                  ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                ;             ;
; db/altsyncram_6mc1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/altsyncram_6mc1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                   ;             ;
; db/altsyncram_4a31.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/altsyncram_4a31.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                           ;             ;
; lpm_mult.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                ;             ;
; lpm_add_sub.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                             ;             ;
; multcore.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                                ;             ;
; bypassff.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                ;             ;
; altshift.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                ;             ;
; db/mult_9iu.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/mult_9iu.tdf                                                                                     ;             ;
; db/mult_aiu.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/mult_aiu.tdf                                                                                     ;             ;
; db/mult_flu.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/mult_flu.tdf                                                                                     ;             ;
; db/altsyncram_r0v3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/altsyncram_r0v3.tdf                                                                              ;             ;
; db/mult_0eu.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/mult_0eu.tdf                                                                                     ;             ;
; db/altsyncram_p0v3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/altsyncram_p0v3.tdf                                                                              ;             ;
; db/mult_6iu.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/mult_6iu.tdf                                                                                     ;             ;
; db/mult_beu.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/mult_beu.tdf                                                                                     ;             ;
; db/altsyncram_g1v3.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/altsyncram_g1v3.tdf                                                                              ;             ;
; db/altsyncram_m1d1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/altsyncram_m1d1.tdf                                                                              ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                 ; altera_sld  ;
; db/ip/sldcc1139f5/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/neural_network_fpga/db/ip/sldcc1139f5/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/neural_network_fpga/db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/neural_network_fpga/db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/neural_network_fpga/db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/neural_network_fpga/db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/neural_network_fpga/db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                            ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                              ;             ;
; lpm_divide.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                              ;             ;
; abs_divider.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                                             ;             ;
; sign_div_unsign.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                         ;             ;
; db/lpm_divide_okm.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/lpm_divide_okm.tdf                                                                               ;             ;
; db/sign_div_unsign_gnh.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/sign_div_unsign_gnh.tdf                                                                          ;             ;
; db/alt_u_div_kaf.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/alt_u_div_kaf.tdf                                                                                ;             ;
; db/add_sub_7pc.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/add_sub_7pc.tdf                                                                                  ;             ;
; db/add_sub_8pc.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/add_sub_8pc.tdf                                                                                  ;             ;
; db/lpm_divide_hkm.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/lpm_divide_hkm.tdf                                                                               ;             ;
; db/sign_div_unsign_9nh.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/sign_div_unsign_9nh.tdf                                                                          ;             ;
; db/alt_u_div_6af.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/alt_u_div_6af.tdf                                                                                ;             ;
; db/lpm_divide_ikm.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/lpm_divide_ikm.tdf                                                                               ;             ;
; db/sign_div_unsign_anh.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/sign_div_unsign_anh.tdf                                                                          ;             ;
; db/alt_u_div_8af.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/alt_u_div_8af.tdf                                                                                ;             ;
; db/mult_86t.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/mult_86t.tdf                                                                                     ;             ;
; db/mult_7dt.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/neural_network_fpga/db/mult_7dt.tdf                                                                                     ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 16,415         ;
;                                             ;                ;
; Total combinational functions               ; 15120          ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 5429           ;
;     -- 3 input functions                    ; 8256           ;
;     -- <=2 input functions                  ; 1435           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 9551           ;
;     -- arithmetic mode                      ; 5569           ;
;                                             ;                ;
; Total registers                             ; 2967           ;
;     -- Dedicated logic registers            ; 2967           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 78             ;
; Total memory bits                           ; 26752          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 33             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2131           ;
; Total fan-out                               ; 61984          ;
; Average fan-out                             ; 3.35           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |neural                                                                                                                                                                                  ; 15120 (42)        ; 2967 (1)     ; 26752       ; 33           ; 3       ; 15        ; 78   ; 0            ; |neural                                                                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |ispu:ispu_proc|                                                                                                                                                                      ; 5357 (0)          ; 0 (0)        ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |neural|ispu:ispu_proc                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |invsigmoid_fixpt:invsigmoid|                                                                                                                                                      ; 4706 (166)        ; 0 (0)        ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide:Div0|                                                                                                                                                               ; 2705 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |lpm_divide_okm:auto_generated|                                                                                                                                              ; 2705 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                |sign_div_unsign_gnh:divider|                                                                                                                                             ; 2705 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated|sign_div_unsign_gnh:divider                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |alt_u_div_kaf:divider|                                                                                                                                                ; 2705 (2704)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_kaf:divider                                                                                                                                                                                                                                                                                              ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_kaf:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide:Div1|                                                                                                                                                               ; 1669 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |lpm_divide_ikm:auto_generated|                                                                                                                                              ; 1669 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div1|lpm_divide_ikm:auto_generated                                                                                                                                                                                                                                                                                                                                                ; work         ;
;                |sign_div_unsign_anh:divider|                                                                                                                                             ; 1669 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div1|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |alt_u_div_8af:divider|                                                                                                                                                ; 1669 (1669)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div1|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_mult:Mult0|                                                                                                                                                                ; 76 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |mult_7dt:auto_generated|                                                                                                                                                    ; 76 (76)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_mult:Mult1|                                                                                                                                                                ; 90 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |mult_86t:auto_generated|                                                                                                                                                    ; 90 (90)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult1|mult_86t:auto_generated                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |spu_post:postprocessor|                                                                                                                                                           ; 472 (472)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|ispu:ispu_proc|spu_post:postprocessor                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |spu_pre:preprocessor|                                                                                                                                                             ; 179 (179)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|ispu:ispu_proc|spu_pre:preprocessor                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |neural_soc:m_neural_soc|                                                                                                                                                             ; 4553 (0)          ; 2883 (0)     ; 26752       ; 9            ; 3       ; 3         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc                                                                                                                                                                                                                                                                                                                                                                                                                 ; neural_soc   ;
;       |altera_reset_controller:rst_controller_001|                                                                                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                      ; neural_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; neural_soc   ;
;       |altera_reset_controller:rst_controller|                                                                                                                                           ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; neural_soc   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                                                ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; neural_soc   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; neural_soc   ;
;       |neural_soc_jtag_uart_0:jtag_uart_0|                                                                                                                                               ; 139 (35)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                              ; neural_soc   ;
;          |alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|                                                                                                                    ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|                                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                          ; neural_soc   ;
;             |scfifo:rfifo|                                                                                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                           ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                             ; work         ;
;                      |dpram_nl21:FIFOram|                                                                                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                          ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                              ; work         ;
;          |neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|                                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                          ; neural_soc   ;
;             |scfifo:wfifo|                                                                                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                           ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                             ; work         ;
;                      |dpram_nl21:FIFOram|                                                                                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                          ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                              ; work         ;
;       |neural_soc_key:key|                                                                                                                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_key:key                                                                                                                                                                                                                                                                                                                                                                                              ; neural_soc   ;
;       |neural_soc_led:led|                                                                                                                                                               ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_led:led                                                                                                                                                                                                                                                                                                                                                                                              ; neural_soc   ;
;       |neural_soc_mm_interconnect_0:mm_interconnect_0|                                                                                                                                   ; 827 (0)           ; 1016 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; neural_soc   ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                                                                            ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; neural_soc   ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                                                                   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; neural_soc   ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                                                                                   ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; neural_soc   ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; neural_soc   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                                                                      ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; neural_soc   ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; neural_soc   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                                                                               ; 185 (185)         ; 330 (330)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                  ; neural_soc   ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                                                                 ; 40 (40)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; neural_soc   ;
;          |altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|                                                                                                                                ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; neural_soc   ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; neural_soc   ;
;          |altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|                                                                                                                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; neural_soc   ;
;          |altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|                                                                                                                       ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; neural_soc   ;
;          |altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|                                                                                                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; neural_soc   ;
;          |altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|                                                                                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; neural_soc   ;
;          |altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|                                                                                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; neural_soc   ;
;          |altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|                                                                                                                             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; neural_soc   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                                                          ; 6 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                             ; neural_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                                   ; 6 (6)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; neural_soc   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                     ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                     ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                                                          ; 3 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                             ; neural_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                                   ; 3 (3)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; neural_soc   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                     ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                     ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                                                          ; 4 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                             ; neural_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                                   ; 4 (4)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; neural_soc   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                     ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                     ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                                                              ; 4 (0)             ; 136 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                 ; neural_soc   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                                   ; 4 (4)             ; 136 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; neural_soc   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                         ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                         ; work         ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                                                                           ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                              ; neural_soc   ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                                                                    ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                       ; neural_soc   ;
;          |altera_merlin_slave_agent:led_s1_agent|                                                                                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                                                                                                                                                                                                                                           ; neural_soc   ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; neural_soc   ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                         ; neural_soc   ;
;          |altera_merlin_slave_agent:switch_s1_agent|                                                                                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent                                                                                                                                                                                                                                                                                                                        ; neural_soc   ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                                                                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                       ; neural_soc   ;
;          |altera_merlin_slave_agent:to_isig_hw_port_s1_agent|                                                                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent                                                                                                                                                                                                                                                                                                               ; neural_soc   ;
;          |altera_merlin_slave_agent:to_sig_hw_port_s1_agent|                                                                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent                                                                                                                                                                                                                                                                                                                ; neural_soc   ;
;          |altera_merlin_slave_agent:to_sig_sw_port_s1_agent|                                                                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent                                                                                                                                                                                                                                                                                                                ; neural_soc   ;
;          |altera_merlin_slave_agent:to_sw_sig_s1_agent|                                                                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent                                                                                                                                                                                                                                                                                                                     ; neural_soc   ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                                                                       ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                          ; neural_soc   ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                                                                              ; 5 (5)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                 ; neural_soc   ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                                                                              ; 5 (5)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                                                 ; neural_soc   ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                                                                        ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; neural_soc   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                    ; neural_soc   ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                                                                 ; 2 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                    ; neural_soc   ;
;          |altera_merlin_slave_translator:switch_s1_translator|                                                                                                                           ; 5 (5)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                                                                                                                                                                                                                                              ; neural_soc   ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                                                                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                             ; neural_soc   ;
;          |altera_merlin_slave_translator:to_hw_sig_s1_translator|                                                                                                                        ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator                                                                                                                                                                                                                                                                                                           ; neural_soc   ;
;          |altera_merlin_slave_translator:to_isig_hw_port_s1_translator|                                                                                                                  ; 5 (5)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_hw_port_s1_translator                                                                                                                                                                                                                                                                                                     ; neural_soc   ;
;          |altera_merlin_slave_translator:to_isig_sw_port_s1_translator|                                                                                                                  ; 5 (5)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator                                                                                                                                                                                                                                                                                                     ; neural_soc   ;
;          |altera_merlin_slave_translator:to_sig_hw_port_s1_translator|                                                                                                                   ; 5 (5)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_hw_port_s1_translator                                                                                                                                                                                                                                                                                                      ; neural_soc   ;
;          |altera_merlin_slave_translator:to_sig_sw_port_s1_translator|                                                                                                                   ; 4 (4)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator                                                                                                                                                                                                                                                                                                      ; neural_soc   ;
;          |altera_merlin_slave_translator:to_sw_sig_s1_translator|                                                                                                                        ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator                                                                                                                                                                                                                                                                                                           ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                                              ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                 ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                                                          ; 11 (6)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                             ; neural_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                               ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                                                                          ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                             ; neural_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                                                                          ; 11 (7)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                             ; neural_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                                                                          ; 47 (43)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                             ; neural_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|                                                                                                                          ; 67 (63)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                                                                             ; neural_soc   ;
;             |altera_merlin_arbitrator:arb|                                                                                                                                               ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_router:router|                                                                                                                                    ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                       ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_router_001:router_001|                                                                                                                            ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_router_003:router_008|                                                                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_008                                                                                                                                                                                                                                                                                                               ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                         ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003|                                                                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                         ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                         ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_rsp_demux_006:rsp_demux_006|                                                                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                                                                                                                                                                                                                                         ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                                                  ; 166 (166)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                     ; neural_soc   ;
;          |neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                                                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; neural_soc   ;
;       |neural_soc_nios2_gen2_0:nios2_gen2_0|                                                                                                                                             ; 1070 (0)          ; 590 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; neural_soc   ;
;          |neural_soc_nios2_gen2_0_cpu:cpu|                                                                                                                                               ; 1070 (781)        ; 590 (322)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; neural_soc   ;
;             |neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|                                                                                            ; 289 (35)          ; 268 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; neural_soc   ;
;                |neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                                                                     ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; neural_soc   ;
;                   |neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                                                                    ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; neural_soc   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|                                                                          ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; neural_soc   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; work         ;
;                |neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                                                                           ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; neural_soc   ;
;                |neural_soc_nios2_gen2_0_cpu_nios2_oci_break:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_break|                                                                             ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_break:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; neural_soc   ;
;                |neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|                                                                             ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; neural_soc   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; work         ;
;                |neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|                                                                                   ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; neural_soc   ;
;                   |neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; neural_soc   ;
;                      |altsyncram:the_altsyncram|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_4a31:auto_generated|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated                  ; work         ;
;             |neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; neural_soc   ;
;                |altsyncram:the_altsyncram|                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; work         ;
;             |neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; neural_soc   ;
;                |altsyncram:the_altsyncram|                                                                                                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; work         ;
;       |neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect:nios2_gen2_0_custom_instruction_master_comb_xconnect|                                                             ; 74 (74)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect:nios2_gen2_0_custom_instruction_master_comb_xconnect                                                                                                                                                                                                                                                                                            ; neural_soc   ;
;       |neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                                                                          ; neural_soc   ;
;       |neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|                                                                                             ; 2012 (0)          ; 658 (0)      ; 15360       ; 9            ; 3       ; 3         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0                                                                                                                                                                                                                                                                                                                            ; neural_soc   ;
;          |fpoint2_combi:fpci_combi|                                                                                                                                                      ; 122 (7)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi                                                                                                                                                                                                                                                                                                   ; neural_soc   ;
;             |FPCompareFused:compare|                                                                                                                                                     ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:compare                                                                                                                                                                                                                                                                            ; neural_soc   ;
;             |FPMinMaxFused:FPMinMax|                                                                                                                                                     ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:FPMinMax                                                                                                                                                                                                                                                                            ; neural_soc   ;
;          |fpoint2_multi:fpci_multi|                                                                                                                                                      ; 1890 (10)         ; 658 (5)      ; 15360       ; 9            ; 3       ; 3         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi                                                                                                                                                                                                                                                                                                   ; neural_soc   ;
;             |fpoint2_multi_datapath:datapath|                                                                                                                                            ; 1880 (218)        ; 653 (0)      ; 15360       ; 9            ; 3       ; 3         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath                                                                                                                                                                                                                                                                   ; neural_soc   ;
;                |FPAddSub:addsub|                                                                                                                                                         ; 598 (575)         ; 235 (89)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub                                                                                                                                                                                                                                                   ; neural_soc   ;
;                   |dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a|                                                                ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a                                                                                                                                             ; neural_soc   ;
;                   |dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a|                                                                     ; 9 (9)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a                                                                                                                                                  ; neural_soc   ;
;                   |dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a                                                                                                                                                   ; neural_soc   ;
;                   |dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c|                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c                                                                                                                                                     ; neural_soc   ;
;                   |dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b|                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b                                                                                                                                                    ; neural_soc   ;
;                   |dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c|                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c                                                                                                                                                    ; neural_soc   ;
;                   |dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d|                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d                                                                                                                                                    ; neural_soc   ;
;                   |dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e|                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e                                                                                                                                                    ; neural_soc   ;
;                   |dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a|                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a                                                                                                                                                       ; neural_soc   ;
;                   |dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b|                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b                                                                                                                                                       ; neural_soc   ;
;                   |dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b|                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b                                                                                                                                      ; neural_soc   ;
;                   |dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d|                                                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d                                                                                                                                              ; neural_soc   ;
;                   |dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a                                                                                                                                              ; neural_soc   ;
;                   |dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b                                                                                                                                              ; neural_soc   ;
;                   |dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a|                                                                              ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a                                                                                                                                                           ; neural_soc   ;
;                   |dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|        ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c                                                                                     ; neural_soc   ;
;                   |dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|                                                               ; 13 (13)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d                                                                                                                                            ; neural_soc   ;
;                   |dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a|                                                                              ; 0 (0)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a                                                                                                                                                           ; neural_soc   ;
;                   |dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|                                                                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c                                                                                                                                              ; neural_soc   ;
;                   |dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a                                                                                                    ; neural_soc   ;
;                   |dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b                                                                              ; neural_soc   ;
;                   |dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b| ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b                                                                              ; neural_soc   ;
;                   |dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c|                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c                                                                                                                                                        ; neural_soc   ;
;                   |dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a|                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a                                                                                                                                             ; neural_soc   ;
;                   |dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c|                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c                                                                                                                                                      ; neural_soc   ;
;                   |dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b|                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b                                                                                                                                            ; neural_soc   ;
;                   |dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e                                                                                                      ; neural_soc   ;
;                   |dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d|                   ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d                                                                                                ; neural_soc   ;
;                |FPDiv:div|                                                                                                                                                               ; 380 (380)         ; 123 (123)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div                                                                                                                                                                                                                                                         ; neural_soc   ;
;                |FPMult:multiply|                                                                                                                                                         ; 161 (161)         ; 64 (34)      ; 0           ; 4            ; 2       ; 1         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply                                                                                                                                                                                                                                                   ; neural_soc   ;
;                   |dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c                                                                                                                                                                             ; neural_soc   ;
;                   |dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a|                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a                                                                                                                                                                       ; neural_soc   ;
;                   |dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b|                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b                                                                                                                                                                       ; neural_soc   ;
;                   |dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b|                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b                                                                                                                                                                      ; neural_soc   ;
;                   |dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a|                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a                                                                                                                                                                      ; neural_soc   ;
;                   |dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c|                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c                                                                                                                                                                       ; neural_soc   ;
;                   |dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c|                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c                                                                                                                                                                      ; neural_soc   ;
;                   |dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a|                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a                                                                                                                                                                                ; neural_soc   ;
;                   |dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b|                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b                                                                                                                                                                                ; neural_soc   ;
;                   |dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a|                                                                                             ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a                                                                                                                                                                          ; neural_soc   ;
;                   |dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c|                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c                                                                                                                                                     ; neural_soc   ;
;                   |dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c|                                                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c                                                                                                                                                                              ; neural_soc   ;
;                   |lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component                                                                                                                                                                                                 ; work         ;
;                      |mult_aiu:auto_generated|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated                                                                                                                                                                         ; work         ;
;                   |lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component                                                                                                                                                                                                ; work         ;
;                      |mult_9iu:auto_generated|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated                                                                                                                                                                        ; work         ;
;                   |lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|                                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component                                                                                                                                                                                             ; work         ;
;                      |mult_flu:auto_generated|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|lpm_mult:topProd_uid96_prod_uid49_fpMulTest_component|mult_flu:auto_generated                                                                                                                                                                     ; work         ;
;                |FPSqrt:sqrt|                                                                                                                                                             ; 103 (102)         ; 162 (0)      ; 15360       ; 5            ; 1       ; 2         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt                                                                                                                                                                                                                                                       ; neural_soc   ;
;                   |altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|                                                                                                             ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem                                                                                                                                                                                              ; work         ;
;                      |altsyncram_g1v3:auto_generated|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 6912        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated                                                                                                                                                               ; work         ;
;                   |altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem|                                                                                                             ; 0 (0)             ; 0 (0)        ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem                                                                                                                                                                                              ; work         ;
;                      |altsyncram_p0v3:auto_generated|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem|altsyncram_p0v3:auto_generated                                                                                                                                                               ; work         ;
;                   |altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem|                                                                                                             ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem                                                                                                                                                                                              ; work         ;
;                      |altsyncram_r0v3:auto_generated|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem|altsyncram_r0v3:auto_generated                                                                                                                                                               ; work         ;
;                   |dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|                                                                   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a                                                                                                                                                    ; neural_soc   ;
;                   |dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|                                                                            ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a                                                                                                                                                             ; neural_soc   ;
;                   |dspba_delay:ld_expRPostExc_uid51_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_b|                                                                                            ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_expRPostExc_uid51_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_b                                                                                                                                                                             ; neural_soc   ;
;                   |dspba_delay:ld_fracSel_uid47_fpSqrtTest_q_to_fracRPostExc_uid55_fpSqrtTest_b|                                                                                         ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracSel_uid47_fpSqrtTest_q_to_fracRPostExc_uid55_fpSqrtTest_b                                                                                                                                                                          ; neural_soc   ;
;                   |dspba_delay:ld_fracX_uid7_fpSqrtTest_b_to_FracX15dto0_uid37_fpSqrtTest_a|                                                                                             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracX_uid7_fpSqrtTest_b_to_FracX15dto0_uid37_fpSqrtTest_a                                                                                                                                                                              ; neural_soc   ;
;                   |dspba_delay:ld_negZero_uid56_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_c|                                                                                                ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_negZero_uid56_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_c                                                                                                                                                                                 ; neural_soc   ;
;                   |lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component                                                                                                                                                                                     ; work         ;
;                      |mult_0eu:auto_generated|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated                                                                                                                                                             ; work         ;
;                   |lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component                                                                                                                                                                                        ; work         ;
;                      |mult_6iu:auto_generated|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated                                                                                                                                                                ; work         ;
;                   |lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component                                                                                                                                                                                    ; work         ;
;                      |mult_beu:auto_generated|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|lpm_mult:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated                                                                                                                                                            ; work         ;
;                |FloatToInt:Float2Int|                                                                                                                                                    ; 196 (196)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:Float2Int                                                                                                                                                                                                                                              ; neural_soc   ;
;                |IntToFloat:int2float|                                                                                                                                                    ; 224 (224)         ; 69 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float                                                                                                                                                                                                                                              ; neural_soc   ;
;                   |dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a|                                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a                                                                                                                                                               ; neural_soc   ;
;                   |dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c                                                                                                                                                                        ; neural_soc   ;
;                   |dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f|                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f                                                                                                                                ; neural_soc   ;
;                   |dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e|                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e                                                                                                                                ; neural_soc   ;
;                   |dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|                                                      ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c                                                                                                                              ; neural_soc   ;
;       |neural_soc_onchip_memory2_0:onchip_memory2_0|                                                                                                                                     ; 1 (1)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                    ; neural_soc   ;
;          |altsyncram:the_altsyncram|                                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; work         ;
;             |altsyncram_m1d1:auto_generated|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated                                                                                                                                                                                                                                                                                                           ; work         ;
;       |neural_soc_sdram:sdram|                                                                                                                                                           ; 321 (250)         ; 337 (209)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                          ; neural_soc   ;
;          |neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|                                                                                                   ; 71 (71)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                              ; neural_soc   ;
;       |neural_soc_sdram_pll:sdram_pll|                                                                                                                                                   ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                  ; neural_soc   ;
;          |neural_soc_sdram_pll_altpll_lqa2:sd1|                                                                                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|neural_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                             ; neural_soc   ;
;          |neural_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|neural_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                        ; neural_soc   ;
;             |neural_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                                                                  ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|neural_soc_sdram_pll_stdsync_sv6:stdsync2|neural_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                              ; neural_soc   ;
;       |neural_soc_switch:switch|                                                                                                                                                         ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_switch:switch                                                                                                                                                                                                                                                                                                                                                                                        ; neural_soc   ;
;       |neural_soc_to_hw_sig:to_hw_sig|                                                                                                                                                   ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_to_hw_sig:to_hw_sig                                                                                                                                                                                                                                                                                                                                                                                  ; neural_soc   ;
;       |neural_soc_to_isig_hw_port:to_isig_hw_port|                                                                                                                                       ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port                                                                                                                                                                                                                                                                                                                                                                      ; neural_soc   ;
;       |neural_soc_to_isig_hw_port:to_sig_hw_port|                                                                                                                                        ; 34 (34)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_sig_hw_port                                                                                                                                                                                                                                                                                                                                                                       ; neural_soc   ;
;       |neural_soc_to_isig_sw_port:to_isig_sw_port|                                                                                                                                       ; 0 (0)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port                                                                                                                                                                                                                                                                                                                                                                      ; neural_soc   ;
;       |neural_soc_to_isig_sw_port:to_sig_sw_port|                                                                                                                                        ; 0 (0)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_sig_sw_port                                                                                                                                                                                                                                                                                                                                                                       ; neural_soc   ;
;    |sld_hub:auto_hub|                                                                                                                                                                    ; 144 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                                                                                      ; 143 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                            ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                                           ; 143 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                                                ; 142 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                            ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                                            ; 142 (99)          ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                               ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                                                                                              ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                       ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                                                                                            ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                     ; altera_sld   ;
;    |spu:spu_proc|                                                                                                                                                                        ; 5024 (0)          ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neural|spu:spu_proc                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |sigmoid_fixpt:sigmoid|                                                                                                                                                            ; 4523 (137)        ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_divide:Div0|                                                                                                                                                               ; 2705 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |lpm_divide_okm:auto_generated|                                                                                                                                              ; 2705 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |sign_div_unsign_gnh:divider|                                                                                                                                             ; 2705 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated|sign_div_unsign_gnh:divider                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |alt_u_div_kaf:divider|                                                                                                                                                ; 2705 (2704)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_kaf:divider                                                                                                                                                                                                                                                                                                      ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_kaf:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                                                                                                ; work         ;
;          |lpm_divide:Div1|                                                                                                                                                               ; 1604 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |lpm_divide_hkm:auto_generated|                                                                                                                                              ; 1604 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div1|lpm_divide_hkm:auto_generated                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                |sign_div_unsign_9nh:divider|                                                                                                                                             ; 1604 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |alt_u_div_6af:divider|                                                                                                                                                ; 1604 (1604)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                                                                                                                                                                                                                                                      ; work         ;
;          |lpm_mult:Mult0|                                                                                                                                                                ; 77 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |mult_7dt:auto_generated|                                                                                                                                                    ; 77 (77)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |spu_post:postprocessor|                                                                                                                                                           ; 333 (333)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu:spu_proc|spu_post:postprocessor                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |spu_pre:preprocessor|                                                                                                                                                             ; 168 (168)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu:spu_proc|spu_pre:preprocessor                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                                  ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                                  ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                                                  ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                                  ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                                                  ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424 ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem|altsyncram_p0v3:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376 ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem|altsyncram_r0v3:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072 ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ;
; neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; neural_soc_onchip_memory2_0.hex                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 15          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 33          ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 13          ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                    ; IP Include File ;
+--------+-------------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |neural|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                               ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |neural|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                           ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |neural|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                 ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |neural|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                               ;                 ;
; Altera ; Signal Tap                                      ; N/A     ; N/A          ; Licensed     ; |neural|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                 ;                 ;
; N/A    ; Qsys                                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc                                                                                                                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_irq_mapper                               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_irq_mapper:irq_mapper                                                                                                                                                                   ; neural_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                         ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                 ; neural_soc.qsys ;
; Altera ; altera_avalon_pio                               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_key:key                                                                                                                                                                                 ; neural_soc.qsys ;
; Altera ; altera_avalon_pio                               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_led:led                                                                                                                                                                                 ; neural_soc.qsys ;
; Altera ; altera_mm_interconnect                          ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                     ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                    ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_avalon_st_adapter                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                ; neural_soc.qsys ;
; Altera ; error_adapter                                   ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                            ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                        ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                ; neural_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                ; neural_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                       ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                             ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                              ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                         ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                                                                                              ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                         ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_master_agent                      ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                           ; neural_soc.qsys ;
; Altera ; altera_merlin_master_translator                 ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                 ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                        ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                   ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                              ; neural_soc.qsys ;
; Altera ; altera_merlin_master_agent                      ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_master_translator                 ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                          ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                 ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                            ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                       ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router:router                                                                                                          ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_001:router_001                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_002                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_003                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_004                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_005                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_006                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_007                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_008                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_009                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_010                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_011                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_012                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_013                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_014                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_015                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_router                            ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_016                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                            ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                            ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                            ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                            ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                            ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_demultiplexer                     ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                        ; neural_soc.qsys ;
; Altera ; altera_merlin_multiplexer                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                 ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                            ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                       ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                            ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                     ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                       ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent                                                                                                           ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo                                                                                                      ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator                                                                                                 ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                          ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                     ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent                                                                                                        ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo                                                                                                   ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator                                                                                              ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo                                                                                             ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_hw_port_s1_translator                                                                                        ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent                                                                                                  ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo                                                                                             ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator                                                                                        ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent                                                                                                   ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo                                                                                              ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_hw_port_s1_translator                                                                                         ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent                                                                                                   ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo                                                                                              ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator                                                                                         ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_agent                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent                                                                                                        ; neural_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                           ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo                                                                                                   ; neural_soc.qsys ;
; Altera ; altera_merlin_slave_translator                  ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator                                                                                              ; neural_soc.qsys ;
; Altera ; altera_nios2_gen2                               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                               ; neural_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                          ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu                                                                                                                               ; neural_soc.qsys ;
; Altera ; altera_customins_slave_translator               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0                                                                                                    ; neural_soc.qsys ;
; Altera ; altera_customins_xconnect                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect:nios2_gen2_0_custom_instruction_master_comb_xconnect                                                                               ; neural_soc.qsys ;
; Altera ; altera_customins_slave_translator               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0                                                                                                   ; neural_soc.qsys ;
; Altera ; altera_customins_xconnect                       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect                                                                             ; neural_soc.qsys ;
; Altera ; altera_customins_master_translator              ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator                                                                                                               ; neural_soc.qsys ;
; Altera ; altera_nios_custom_instr_floating_point_2       ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0                                                                                                               ; neural_soc.qsys ;
; Altera ; altera_nios_custom_instr_floating_point_2_combi ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi                                                                                      ; neural_soc.qsys ;
; Altera ; altera_nios_custom_instr_floating_point_2_multi ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi                                                                                      ; neural_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2                    ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                       ; neural_soc.qsys ;
; Altera ; altera_reset_controller                         ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|altera_reset_controller:rst_controller                                                                                                                                                             ; neural_soc.qsys ;
; Altera ; altera_reset_controller                         ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001                                                                                                                                                         ; neural_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller              ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram                                                                                                                                                                             ; neural_soc.qsys ;
; Altera ; altpll                                          ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll                                                                                                                                                                     ; neural_soc.qsys ;
; Altera ; altera_avalon_pio                               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_switch:switch                                                                                                                                                                           ; neural_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                        ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                               ; neural_soc.qsys ;
; Altera ; altera_avalon_pio                               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_to_hw_sig:to_hw_sig                                                                                                                                                                     ; neural_soc.qsys ;
; Altera ; altera_avalon_pio                               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port                                                                                                                                                         ; neural_soc.qsys ;
; Altera ; altera_avalon_pio                               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port                                                                                                                                                         ; neural_soc.qsys ;
; Altera ; altera_avalon_pio                               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_sig_hw_port                                                                                                                                                          ; neural_soc.qsys ;
; Altera ; altera_avalon_pio                               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_sig_sw_port                                                                                                                                                          ; neural_soc.qsys ;
; Altera ; altera_avalon_pio                               ; 15.0    ; N/A          ; N/A          ; |neural|neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig                                                                                                                                                                     ; neural_soc.qsys ;
+--------+-------------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next                ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_state                                                                                                                        ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+---------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                ;
+------------+------------+------------+------------+---------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                         ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                         ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                         ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                         ;
+------------+------------+------------+------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                             ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,65..67,69,71,72,87..89]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65,69,71,72,86..89]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65,69,71,72,86..89]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_hw_port_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_hw_port_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3..8,12,17,19..21,23..26,29,31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[1..31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_sig_sw_port|readdata[30,31]                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[30,31]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[8..31]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|reg_oFracAE_uid70_fpAddSubTest_ieeeAdd_0_to_fracAddResult_farPath_uid94_fpAddSubTest_ieeeAdd_0_q[0,1,26]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_im:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_im:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[4..31]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|av_readdata_pre[30,31]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|av_readdata_pre[30,31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[0]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|reg_expFracPreRound_uid55_fpMulTest_0_to_expFracRPostRounding_uid58_fpMulTest_0_q[34]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                        ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                        ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                    ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                    ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..2,9..11,13..16,18,22,27,28]                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[1][7]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][7]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[1][6]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][6]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[1][5]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][5]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[1][4]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][4]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[1][3]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][3]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[1][2]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][2]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[1][1]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][1]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[1][0]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[3][0]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[0][7]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][7]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[0][6]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][6]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[0][5]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][5]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[0][4]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][4]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[0][3]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][3]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[0][2]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][2]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[0][1]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][1]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a|delay_signals[0][0]                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a|delay_signals[2][0]                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[1][7]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][15]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[1][6]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][14]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[1][5]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][13]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[1][4]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][12]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[1][3]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][11]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[1][2]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][10]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[1][1]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][9]                                                                                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[1][0]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[1][8]                                                                                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[0][7]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][15]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[0][6]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][14]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[0][5]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][13]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[0][4]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][12]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[0][3]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][11]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[0][2]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][10]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[0][1]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][9]                                                                                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b|delay_signals[0][0]                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a|delay_signals[0][8]                                                                                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][31]                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[7]                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][30]                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[6]                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][29]                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[5]                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][28]                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[4]                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][27]                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[3]                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][26]                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[2]                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][25]                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[1]                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][24]                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|reg_rVStage_uid49_lzcShifterZ1_uid10_fxpToFPTest_0_to_vCount_uid50_lzcShifterZ1_uid10_fxpToFPTest_1_q[0]                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][23]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][23]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][22]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][22]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][21]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][21]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][20]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][20]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][19]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][19]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][18]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][18]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][17]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][17]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][16]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][16]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][15]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][15]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][14]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][14]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][13]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][13]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][12]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][12]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][11]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][11]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][10]                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][10]                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][9]                                                            ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][9]                                                          ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][8]                                                            ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][8]                                                          ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][7]                                                            ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][7]                                                          ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][6]                                                            ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][6]                                                          ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][5]                                                            ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][5]                                                          ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][4]                                                            ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][4]                                                          ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][3]                                                            ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][3]                                                          ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][2]                                                            ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][2]                                                          ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][1]                                                            ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][1]                                                          ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b|delay_signals[0][0]                                                            ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c|delay_signals[0][0]                                                          ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[1,26]                                                                                                                                                      ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b|delay_signals[1][0]                                                                                  ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|delay_signals[2][0]                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|oFracBREX_uid72_fpAddSubTest_ieeeAdd_q[0]                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[7]                                                      ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[6]                                                      ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[5]                                                      ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[4]                                                      ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[3]                                                      ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[2]                                                      ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]                           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|reg_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_0_to_vCount_uid160_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_1_q[1]                                                      ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|delay_signals[1][0]                                                                          ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q[0]                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|delay_signals[1][0]                                ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                                                                          ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]                                                                                  ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a|delay_signals[1][0]                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|reg_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_0_to_excRZero_uid120_fpAddSubTest_ieeeAdd_0_q[2]                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a|delay_signals[0][0]                                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][21]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][21]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][20]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][20]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][19]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][19]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][18]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][18]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][17]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][17]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][17]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][16]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][16]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][15]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][15]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][15]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][14]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][14]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][14]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][13]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][13]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][12]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][12]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][11]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][11]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][10]    ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][10]                ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][9]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][9]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][8]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][8]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][7]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][7]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][6]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][6]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]      ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][5]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][5]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]      ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][4]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][4]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]      ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][3]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][3]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]      ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][2]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][2]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]      ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]      ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][1]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][1]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]      ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]      ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]           ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                 ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b|delay_signals[0][0]     ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                 ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                      ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                      ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                   ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_hw_port_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_hw_port_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                    ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                    ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                     ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                               ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man_x3[0]                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|denom_man[0]                                                                                                                                                                                            ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                  ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                  ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                 ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                 ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_sig_sw_port|readdata[29]                                                                                                                                                                                                                                                                                                          ; Merged with neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_sig_sw_port|readdata[28]                                                                                                                                                                                                                                                                                                          ;
; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[29]                                                                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[28]                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                                         ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                        ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                        ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                           ; Merged with neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|pr[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_break:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|reg_expFracRnd_uid16_uid16_fxpToFPTest_0_to_expFracR_uid17_fxpToFPTest_0_q[32]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][0]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_break:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c|delay_signals[0][16]                ; Merged with neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d|delay_signals[0][5]                            ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_q[0]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 1171                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                             ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                             ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                            ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                      ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                            ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                     ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                  ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                           ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                              ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|locked[0]                                                                                                                                                                                                                                                   ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_break:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                    ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[31]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[30]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[29]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[28]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[27]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[26]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[25]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[24]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[23]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[22]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[21]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[20]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[19]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[18]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[17]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[16]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[15]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[14]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[13]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[12]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[11]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[10]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[9]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[8]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[7]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[6]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[5]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[4]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[3]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[2]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[1]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_sig_sw_port|readdata[31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_sig_sw_port|readdata[30]                                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[31]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port|readdata[30]                                                                                                                                                                                                                                                                                                       ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[31]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[30]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[29]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[28]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[27]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[26]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[25]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[24]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[23]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[22]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[21]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[20]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[19]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[18]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[17]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[16]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[15]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[14]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[13]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[12]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[11]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[10]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[9]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_switch:switch|readdata[8]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                         ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_break:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                             ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                             ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                             ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                             ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                             ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                             ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                         ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                         ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                         ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                         ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                      ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                         ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                         ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                         ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                         ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                           ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                  ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                    ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                  ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                    ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                  ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                    ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                  ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                    ;
; neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig|readdata[0]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                               ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                 ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                     ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                        ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                             ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                  ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                             ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                  ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                            ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                            ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                    ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                  ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                           ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                           ; Stuck at GND              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                     ; Stuck at VCC              ; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                         ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2967  ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 287   ;
; Number of registers using Asynchronous Clear ; 2149  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1295  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                   ; 2       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                   ; 1       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                   ; 2       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                   ; 2       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                 ; 11      ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                     ; 404     ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                   ; 2       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                   ; 2       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                   ; 2       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                   ; 2       ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                      ; 1       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                        ; 2       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                        ; 2       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                         ; 2       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                         ; 2       ;
; neural_soc:m_neural_soc|neural_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                         ; 2       ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                       ; 10      ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                     ; 4       ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                            ; 11      ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                        ; 1       ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[3]                                                                                                                                          ; 3       ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[2]                                                                                                                                          ; 2       ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[0]                                                                                                                                          ; 4       ;
; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|counter[1]                                                                                                                                          ; 3       ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                ; 40      ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                 ; 8       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                              ; 2       ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                      ; 1       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                              ; 2       ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                          ; 3       ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                               ; 9       ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                     ; 1       ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                     ; 4       ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                        ; 2       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                              ; 2       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                              ; 2       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                              ; 2       ;
; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                ; 3       ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                        ; 1       ;
; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5] ; 2       ;
; neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                              ; 2       ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                         ; 2       ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                         ; 1       ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                          ; 1       ;
; neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                  ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                  ; 3       ;
; Total number of inverted registers = 50                                                                                                                                                                                                                                                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_hw_port_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_hw_port_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_expRPostExc_uid51_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_b|delay_signals[5][2]                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|div_cnt[3]                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_unbiased_exp[8]                                                                                                                                                                                ;
; 6:1                ; 21 bits   ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d|delay_signals[0][10]                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_break:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|pr[24]                                                                                                                                                                                              ;
; 6:1                ; 21 bits   ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|pr[12]                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                           ;
; 7:1                ; 22 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_man[15]                                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|quot_exp[6]                                                                                                                                                                                         ;
; 12:1               ; 62 bits   ; 496 LEs       ; 0 LEs                ; 496 LEs                ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|active_addr[0]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|m_data[17]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:Float2Int|Mux34                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|E_logic_result[9]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|Add1                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|is_nan                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|is_infinity                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|Mux72                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|Mux68                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|Mux63                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|Mux14                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |neural|spu:spu_proc|spu_pre:preprocessor|Mux0                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|spu:spu_proc|spu_pre:preprocessor|Mux2                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |neural|ispu:ispu_proc|spu_pre:preprocessor|Mux3                                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|ispu:ispu_proc|spu_pre:preprocessor|Mux26                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|cStage_uid67_lzcShifterZ1_uid10_fxpToFPTest_q[8]                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|vStagei_uid169_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q[2]                                                                                                                           ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:Float2Int|Mux80                                                                                                                                                                                    ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|Add1                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div|Add1                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|Mux63                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|Mux59                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|Mux17                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|Mux21                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|spu:spu_proc|spu_pre:preprocessor|Mux0                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|spu:spu_proc|spu_pre:preprocessor|x_fixpt[30]                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |neural|spu:spu_proc|spu_pre:preprocessor|x_fixpt[26]                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|spu:spu_proc|spu_pre:preprocessor|x_fixpt[28]                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |neural|spu:spu_proc|spu_pre:preprocessor|x_fixpt[20]                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |neural|spu:spu_proc|sigmoid_fixpt:sigmoid|result[22]                                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|ispu:ispu_proc|spu_pre:preprocessor|Mux24                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|ispu:ispu_proc|spu_pre:preprocessor|x_fixpt[30]                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |neural|ispu:ispu_proc|spu_pre:preprocessor|x_fixpt[6]                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|ispu:ispu_proc|spu_pre:preprocessor|x_fixpt[24]                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |neural|ispu:ispu_proc|spu_pre:preprocessor|x_fixpt[20]                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |neural|ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|invsigmoid_fixpt_tmp_0[20]                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:Float2Int|Mux90                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|Mux19                                                                                                                                                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |neural|spu:spu_proc|spu_pre:preprocessor|x_fixpt[3]                                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |neural|ispu:ispu_proc|spu_pre:preprocessor|x_fixpt[1]                                                                                                                                                                                                                                                                                                                                      ;
; 14:1               ; 30 bits   ; 270 LEs       ; 90 LEs               ; 180 LEs                ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|Mux29                                                                                                                                                                                                                                         ;
; 13:1               ; 22 bits   ; 176 LEs       ; 154 LEs              ; 22 LEs                 ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux28                                                                                                                                                                                                         ;
; 18:1               ; 8 bits    ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|Mux3                                                                                                                                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |neural|neural_soc:m_neural_soc|neural_soc_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                           ;
; 24:1               ; 2 bits    ; 32 LEs        ; 30 LEs               ; 2 LEs                  ; No         ; |neural|to_sig_sw_port[25]                                                                                                                                                                                                                                                                                                                                                                  ;
; 25:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |neural|to_sig_sw_port[23]                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:FPMinMax ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                         ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                          ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:compare ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                         ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                          ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                          ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                  ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                   ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                  ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                   ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                   ;
+-----------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                       ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                        ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:Float2Int ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                                       ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                                        ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                                        ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                                        ;
+-----------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt ;
+-----------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value ; From ; To                                                                                                                                              ;
+-----------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK                      ; OFF   ; -    ; -                                                                                                                                               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON    ; -    ; -                                                                                                                                               ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF   ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10037 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 15400 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14130 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 10036 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12020 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12030 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12010 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 12110 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 14320 ; -    ; -                                                                                                                                               ;
; MESSAGE_DISABLE                         ; 13410 ; -    ; -                                                                                                                                               ;
+-----------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem|altsyncram_r0v3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem|altsyncram_p0v3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_sdram:sdram ;
+-----------------------------+-------+------+--------------------------+
; Assignment                  ; Value ; From ; To                       ;
+-----------------------------+-------+------+--------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                 ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                 ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0          ;
+-----------------------------+-------+------+--------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-----------------------------------------------+
; Assignment     ; Value ; From ; To                                            ;
+----------------+-------+------+-----------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                    ;
+----------------+-------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|neural_soc_sdram_pll_stdsync_sv6:stdsync2|neural_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_006:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|altera_reset_controller:rst_controller ;
+-------------------+-------+------+----------------------------------------------------+
; Assignment        ; Value ; From ; To                                                 ;
+-------------------+-------+------+----------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]             ;
+-------------------+-------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_4a31      ; Untyped                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                        ;
; LPM_WIDTHA                                     ; 9            ; Signed Integer                                                                                                                                                                                                        ;
; LPM_WIDTHB                                     ; 6            ; Signed Integer                                                                                                                                                                                                        ;
; LPM_WIDTHP                                     ; 15           ; Signed Integer                                                                                                                                                                                                        ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                                                               ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                                                                                                        ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_9iu     ; Untyped                                                                                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                 ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                       ;
; LPM_WIDTHA                                     ; 6            ; Signed Integer                                                                                                                                                                                                       ;
; LPM_WIDTHB                                     ; 9            ; Signed Integer                                                                                                                                                                                                       ;
; LPM_WIDTHP                                     ; 15           ; Signed Integer                                                                                                                                                                                                       ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                                                              ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                              ;
; CBXI_PARAMETER                                 ; mult_aiu     ; Untyped                                                                                                                                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                              ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                     ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; LPM_WIDTHA                                     ; 18           ; Signed Integer                                                                                                                                                                                                           ;
; LPM_WIDTHB                                     ; 18           ; Signed Integer                                                                                                                                                                                                           ;
; LPM_WIDTHP                                     ; 36           ; Signed Integer                                                                                                                                                                                                           ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                                  ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                                                                  ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                                                                                                                                           ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                                 ; mult_flu     ; Untyped                                                                                                                                                                                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                                  ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_negZero_uid56_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_c ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; depth          ; 6     ; Signed Integer                                                                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_expRPostExc_uid51_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; depth          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracX_uid7_fpSqrtTest_b_to_FracX15dto0_uid37_fpSqrtTest_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                       ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                    ;
; WIDTH_A                            ; 12                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_B                            ; 12                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; INIT_FILE                          ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                          ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_r0v3                                       ; Untyped                                                                                                                                                                                    ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                             ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                   ;
; LPM_WIDTHA                                     ; 13           ; Signed Integer                                                                                                                                                                                                                   ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                                                                                                                                                                                                   ;
; LPM_WIDTHP                                     ; 25           ; Signed Integer                                                                                                                                                                                                                   ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                                          ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                                                                                          ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                                          ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                                 ; mult_0eu     ; Untyped                                                                                                                                                                                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                                          ;
+------------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                       ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                    ;
; WIDTH_A                            ; 21                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_B                            ; 21                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; INIT_FILE                          ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                          ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_p0v3                                       ; Untyped                                                                                                                                                                                    ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                          ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; LPM_WIDTHA                                     ; 5            ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHP                                     ; 13           ; Signed Integer                                                                                                                                                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                                                                                                                                                       ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_6iu     ; Untyped                                                                                                                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                                                                                                                              ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                    ;
; LPM_WIDTHA                                     ; 17           ; Signed Integer                                                                                                                                                                                                                    ;
; LPM_WIDTHB                                     ; 18           ; Signed Integer                                                                                                                                                                                                                    ;
; LPM_WIDTHP                                     ; 35           ; Signed Integer                                                                                                                                                                                                                    ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                                                                                                                           ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                                                                                                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                                                                                                                           ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                                                                                                                    ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                                                                                                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                                                                                                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                                                                                                                           ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                                                                                                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                                                                                                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                                                                                                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                                                                                                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                                                                                                                           ;
; CBXI_PARAMETER                                 ; mult_beu     ; Untyped                                                                                                                                                                                                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                                                                                                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                                                                                                                           ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; depth          ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                 ; Type                                                                                                                                                                                       ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                                                                                                                                                                                    ;
; WIDTH_A                            ; 29                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_A                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_A                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_B                            ; 29                                                    ; Signed Integer                                                                                                                                                                             ;
; WIDTHAD_B                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; NUMWORDS_B                         ; 256                                                   ; Signed Integer                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK0                                                ; Untyped                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; CLEAR0                                                ; Untyped                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Signed Integer                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                                                     ; Signed Integer                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                                                                                                                                                                                    ;
; INIT_FILE                          ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex ; Untyped                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_B                                                ; Untyped                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Signed Integer                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Signed Integer                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                          ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_g1v3                                       ; Untyped                                                                                                                                                                                    ;
+------------------------------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracSel_uid47_fpSqrtTest_q_to_fracRPostExc_uid55_fpSqrtTest_b ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; depth          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+----------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                           ;
+----------------+---------------------------------+----------------------------------------------------------------+
; INIT_FILE      ; neural_soc_onchip_memory2_0.hex ; String                                                         ;
+----------------+---------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                 ;
+------------------------------------+---------------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                              ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 2                               ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 4                               ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                              ;
; WIDTH_B                            ; 1                               ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                              ;
; INIT_FILE                          ; neural_soc_onchip_memory2_0.hex ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 4                               ; Signed Integer                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_m1d1                 ; Untyped                                                              ;
+------------------------------------+---------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 1     ; Signed Integer                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0 ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 4     ; Signed Integer                                                                                                                            ;
; USE_DONE         ; 0     ; Signed Integer                                                                                                                            ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 3     ; Signed Integer                                                                                                                             ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                                             ;
; NUM_FIXED_CYCLES ; 1     ; Signed Integer                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_hw_port_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_hw_port_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                            ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                            ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_H               ; 101   ; Signed Integer                                                                                                                                   ;
; PKT_CACHE_L               ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_THREAD_ID_L           ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                             ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                             ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                        ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 93    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 97    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 95    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 102   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 104   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 106   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 107   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 15    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 108   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router:router|neural_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_001:router_001|neural_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_002|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_003|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_004|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_005|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_006|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_007|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_008|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_009|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_010|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_011|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_012|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_013|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_014|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_015|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_016|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 15     ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 30    ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                        ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 15    ; Signed Integer                                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 124   ; Signed Integer                                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                     ;
+---------------------------+----------+--------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                           ;
+---------------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 56             ; Untyped                                                   ;
; LPM_WIDTHD             ; 33             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_okm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                                                   ;
; LPM_WIDTHD             ; 33             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 56             ; Untyped                                                           ;
; LPM_WIDTHD             ; 33             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_okm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 41             ; Untyped                                                           ;
; LPM_WIDTHD             ; 33             ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 32           ; Untyped                            ;
; LPM_WIDTHB                                     ; 32           ; Untyped                            ;
; LPM_WIDTHP                                     ; 64           ; Untyped                            ;
; LPM_WIDTHR                                     ; 64           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                       ;
+------------------------------------------------+--------------+--------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                             ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                    ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                    ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                    ;
; LATENCY                                        ; 0            ; Untyped                                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                    ;
; USE_EAB                                        ; OFF          ; Untyped                                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                    ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                    ;
+------------------------------------------------+--------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                           ;
; Entity Instance            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
; Entity Instance            ; neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem                                                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem                                                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem                                                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 29                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 29                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                                                               ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                                                                ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 9                                                                                                                                                                                                                                                    ;
; Entity Instance                       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component             ;
;     -- LPM_WIDTHA                     ; 9                                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 6                                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
; Entity Instance                       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component              ;
;     -- LPM_WIDTHA                     ; 6                                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 9                                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 15                                                                                                                                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
; Entity Instance                       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component          ;
;     -- LPM_WIDTHA                     ; 18                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 18                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 36                                                                                                                                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
; Entity Instance                       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component  ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 25                                                                                                                                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
; Entity Instance                       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component     ;
;     -- LPM_WIDTHA                     ; 5                                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 13                                                                                                                                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
; Entity Instance                       ; neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 18                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 35                                                                                                                                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
; Entity Instance                       ; ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult1                                                                                                                                                                                            ;
;     -- LPM_WIDTHA                     ; 33                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 33                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 66                                                                                                                                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
; Entity Instance                       ; spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_mult:Mult0                                                                                                                                                                                                    ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
; Entity Instance                       ; ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult0                                                                                                                                                                                            ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                   ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                                                                                                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                   ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                         ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                    ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                   ;
+----------------+--------+----------+-----------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                              ;
+----------------+--------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                     ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                ;
+----------------+-------+----------+--------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                           ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                           ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                           ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                           ;
+----------------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[29..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_003|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_002|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_001:router_001|neural_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                 ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router:router|neural_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_sw_port_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_sw_port_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_isig_hw_port_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_isig_hw_port_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_sw_port_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_sw_port_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sig_hw_port_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sig_hw_port_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switch_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                 ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_sw_port_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_isig_hw_port_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_sw_port_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sig_hw_port_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                             ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                                                              ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                   ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_clk       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_clken     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_reset     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_start     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; ci_master_done      ; Input  ; Info     ; Stuck at GND                                                                                              ;
; ci_slave_clk        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; ci_slave_clken      ; Input  ; Info     ; Stuck at GND                                                                                              ;
; ci_slave_reset_req  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; ci_slave_reset      ; Input  ; Info     ; Stuck at GND                                                                                              ;
; ci_slave_start      ; Input  ; Info     ; Stuck at GND                                                                                              ;
; ci_slave_done       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; ci_slave_multi_dataa   ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_multi_datab   ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_multi_result  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_slave_multi_n       ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_multi_readra  ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_multi_readrb  ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_multi_writerc ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_multi_a       ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_multi_b       ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_multi_c       ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|neural_soc_sdram_pll_altpll_lqa2:sd1" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll" ;
+-----------+--------+----------+----------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                            ;
+-----------+--------+----------+----------------------------------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected                             ;
; locked    ; Output ; Info     ; Explicitly unconnected                             ;
; phasedone ; Output ; Info     ; Explicitly unconnected                             ;
+-----------+--------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                             ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracSel_uid47_fpSqrtTest_q_to_fracRPostExc_uid55_fpSqrtTest_b" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC1_uid60_sqrtTableGenerator_lutmem_a" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_sSM0W_uid82_pT2_uid69_sqrtPolynomialEvaluator_b_to_sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_b" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracX_uid7_fpSqrtTest_b_to_FracX15dto0_uid37_fpSqrtTest_a" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                        ;
; xout[22..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_expRPostExc_uid51_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_negZero_uid56_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_c" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_inIsZero_uid12_fxpToFPTest_q_to_excSelector_uid23_fxpToFPTest_a" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vCount_uid43_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_e" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vCount_uid38_lzcShifterZ1_uid10_fxpToFPTest_q_to_vCount_uid76_lzcShifterZ1_uid10_fxpToFPTest_f" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_signX_uid6_fxpToFPTest_b_to_outRes_uid33_fxpToFPTest_c" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                       ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracRPreExc_uid116_fpAddSubTest_ieeeAdd_b_to_fracRPostExc_uid143_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expXIsZero_uid24_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expXIsZero_uid40_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_regInputs_uid118_fpAddSubTest_ieeeAdd_q_to_excRZeroVInC_uid119_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_I_uid29_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_I_uid45_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_N_uid31_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_N_uid47_fpAddSubTest_ieeeAdd_q_to_excRInfVInC_uid122_fpAddSubTest_ieeeAdd_e" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_reg_regInputs_uid118_fpAddSubTest_ieeeAdd_0_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_1_q_to_rInfOvf_uid121_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expRPreExc_uid117_fpAddSubTest_ieeeAdd_b_to_expRPostExc_uid147_fpAddSubTest_ieeeAdd_d" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                     ;
; xout[26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                              ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X22dto0_uid183_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx1_uid184_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
; xout[22] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
; xout[18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
; xout[14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                           ;
; xout[10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
; xout[6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X2dto0_uid198_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx6_uid199_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
; xout[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_closePathA_uid68_fpAddSubTest_ieeeAdd_n_to_closePath_uid69_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_closePath_uid69_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRPostExc_uid139_fpAddSubTest_ieeeAdd_q_to_R_uid148_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_InvExcRNaN_uid138_fpAddSubTest_ieeeAdd_q_to_signRPostExc_uid139_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRInf_uid133_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_signRZero_uid136_fpAddSubTest_ieeeAdd_q_to_signRInfRZRReg_uid137_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_R_uid35_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exc_R_uid51_fpAddSubTest_ieeeAdd_q_to_signRReg_uid130_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_sigA_uid56_fpAddSubTest_ieeeAdd_b_to_signRReg_uid130_fpAddSubTest_ieeeAdd_c" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rVStage_uid159_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_c" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                            ;
; xout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                           ;
; xout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vCount_uid152_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_q_to_r_uid179_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_e" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_expAmExpBZ_uid75_fpAddSubTest_ieeeAdd_b_to_oFracBREXC2SPostAlign_uid80_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_effSub_uid58_fpAddSubTest_ieeeAdd_q_to_oFracBREXC2_uid73_fpAddSubTest_ieeeAdd_b" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXZAndExcYZ_uid65_fpMulTest_q_to_excRZero_uid69_fpMulTest_a" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXZAndExcYR_uid66_fpMulTest_q_to_excRZero_uid69_fpMulTest_b" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excYZAndExcXR_uid67_fpMulTest_q_to_excRZero_uid69_fpMulTest_c" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXIAndExcYI_uid70_fpMulTest_q_to_excRInf_uid74_fpMulTest_a" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excXRAndExcYI_uid71_fpMulTest_q_to_excRInf_uid74_fpMulTest_b" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excYRAndExcXI_uid72_fpMulTest_q_to_excRInf_uid74_fpMulTest_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_exc_R_uid29_fpMulTest_q_to_excZC3_uid68_fpMulTest_a" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_exc_R_uid45_fpMulTest_q_to_excZC3_uid68_fpMulTest_b" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_excRNaN_uid78_fpMulTest_q_to_concExc_uid79_fpMulTest_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo|neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                         ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|neural_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:neural_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_test_bench:the_neural_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                              ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu"                   ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; W_ci_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                        ;
+---------------------+--------+----------+------------------------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected                         ;
+---------------------+--------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0"                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_soc:m_neural_soc"                                                                                                                                             ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; to_hw_sig_export ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "to_hw_sig_export[1..1]" have no fanouts                      ;
; to_sw_sig_export ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "to_sw_sig_export[1..1]" will be connected to GND. ;
; led_wire_export  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                 ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 132                         ;
; cycloneiii_ff         ; 2884                        ;
;     CLR               ; 1274                        ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 69                          ;
;     CLR SLD           ; 133                         ;
;     ENA               ; 591                         ;
;     ENA CLR           ; 580                         ;
;     ENA CLR SCLR      ; 7                           ;
;     ENA CLR SLD       ; 49                          ;
;     ENA SLD           ; 12                          ;
;     SLD               ; 11                          ;
;     plain             ; 152                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 14981                       ;
;     arith             ; 5561                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 500                         ;
;         3 data inputs ; 5058                        ;
;     normal            ; 9420                        ;
;         0 data inputs ; 216                         ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 621                         ;
;         3 data inputs ; 3164                        ;
;         4 data inputs ; 5362                        ;
; cycloneiii_mac_mult   ; 18                          ;
; cycloneiii_mac_out    ; 18                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 204                         ;
;                       ;                             ;
; Max LUT depth         ; 264.20                      ;
; Average LUT depth     ; 140.10                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:48     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Mon Dec 05 18:42:07 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off neural -c neural
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ispu.sv
    Info (12023): Found entity 1: ispu
Info (12021): Found 1 design units, including 1 entities, in source file invsigmoid_fixpt.v
    Info (12023): Found entity 1: invsigmoid_fixpt
Info (12021): Found 1 design units, including 1 entities, in source file spu.sv
    Info (12023): Found entity 1: spu
Info (12021): Found 1 design units, including 1 entities, in source file spu_pre.sv
    Info (12023): Found entity 1: spu_pre
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/neural_soc.v
    Info (12023): Found entity 1: neural_soc
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_irq_mapper.sv
    Info (12023): Found entity 1: neural_soc_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_006.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_rsp_demux_006
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: neural_soc_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: neural_soc_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: neural_soc_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: neural_soc_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_to_sw_sig.v
    Info (12023): Found entity 1: neural_soc_to_sw_sig
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_to_isig_sw_port.v
    Info (12023): Found entity 1: neural_soc_to_isig_sw_port
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_to_isig_hw_port.v
    Info (12023): Found entity 1: neural_soc_to_isig_hw_port
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_to_hw_sig.v
    Info (12023): Found entity 1: neural_soc_to_hw_sig
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: neural_soc_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_switch.v
    Info (12023): Found entity 1: neural_soc_switch
Info (12021): Found 4 design units, including 4 entities, in source file neural_soc/synthesis/submodules/neural_soc_sdram_pll.v
    Info (12023): Found entity 1: neural_soc_sdram_pll_dffpipe_l2c
    Info (12023): Found entity 2: neural_soc_sdram_pll_stdsync_sv6
    Info (12023): Found entity 3: neural_soc_sdram_pll_altpll_lqa2
    Info (12023): Found entity 4: neural_soc_sdram_pll
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_sdram.v
    Info (12023): Found entity 1: neural_soc_sdram_input_efifo_module
    Info (12023): Found entity 2: neural_soc_sdram
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: neural_soc_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios_custom_instr_floating_point_2_0.v
    Info (12023): Found entity 1: neural_soc_nios_custom_instr_floating_point_2_0
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpoint2_multi.vhd
    Info (12022): Found design unit 1: fpoint2_multi-fpmulti
    Info (12023): Found entity 1: fpoint2_multi
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpoint2_multi_datapath.vhd
    Info (12022): Found design unit 1: fpoint2_multi_datapath-fp_data_path
    Info (12023): Found entity 1: fpoint2_multi_datapath
Info (12021): Found 1 design units, including 0 entities, in source file neural_soc/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (neural_soc)
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay
    Info (12023): Found entity 1: dspba_delay
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpaddsub/fpaddsub.vhd
    Info (12022): Found design unit 1: FPAddSub-normal
    Info (12023): Found entity 1: FPAddSub
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpdiv/fpdiv.vhd
    Info (12022): Found design unit 1: FPDiv-beh
    Info (12023): Found entity 1: FPDiv
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpmult/fpmult.vhd
    Info (12022): Found design unit 1: FPMult-normal
    Info (12023): Found entity 1: FPMult
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/inttofloat/inttofloat.vhd
    Info (12022): Found design unit 1: IntToFloat-normal
    Info (12023): Found entity 1: IntToFloat
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/floattoint/floattoint.vhd
    Info (12022): Found design unit 1: FloatToInt-normal
    Info (12023): Found entity 1: FloatToInt
Info (12021): Found 2 design units, including 0 entities, in source file neural_soc/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd
    Info (12022): Found design unit 1: FPSqrt_safe_path (neural_soc)
    Info (12022): Found design unit 2: FPSqrt_safe_path-body
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpsqrt/fpsqrt.vhd
    Info (12022): Found design unit 1: FPSqrt-normal
    Info (12023): Found entity 1: FPSqrt
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpoint2_combi.vhd
    Info (12022): Found design unit 1: fpoint2_combi-fpcombi
    Info (12023): Found entity 1: fpoint2_combi
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd
    Info (12022): Found design unit 1: FPMinMaxFused-normal
    Info (12023): Found entity 1: FPMinMaxFused
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpcomparefused/fpcomparefused.vhd
    Info (12022): Found design unit 1: FPCompareFused-normal
    Info (12023): Found entity 1: FPCompareFused
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpneg_abs/fpneg.vhd
    Info (12022): Found design unit 1: FPNeg-normal
    Info (12023): Found entity 1: FPNeg
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpneg_abs/fpabs.vhd
    Info (12022): Found design unit 1: FPAbs-normal
    Info (12023): Found entity 1: FPAbs
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0
Info (12021): Found 21 design units, including 21 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_cpu_register_bank_a_module
    Info (12023): Found entity 2: neural_soc_nios2_gen2_0_cpu_register_bank_b_module
    Info (12023): Found entity 3: neural_soc_nios2_gen2_0_cpu_nios2_oci_debug
    Info (12023): Found entity 4: neural_soc_nios2_gen2_0_cpu_nios2_oci_break
    Info (12023): Found entity 5: neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: neural_soc_nios2_gen2_0_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: neural_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: neural_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: neural_soc_nios2_gen2_0_cpu_nios2_oci_pib
    Info (12023): Found entity 15: neural_soc_nios2_gen2_0_cpu_nios2_oci_im
    Info (12023): Found entity 16: neural_soc_nios2_gen2_0_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: neural_soc_nios2_gen2_0_cpu_nios2_ocimem
    Info (12023): Found entity 20: neural_soc_nios2_gen2_0_cpu_nios2_oci
    Info (12023): Found entity 21: neural_soc_nios2_gen2_0_cpu
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_led.v
    Info (12023): Found entity 1: neural_soc_led
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_key.v
    Info (12023): Found entity 1: neural_soc_key
Info (12021): Found 5 design units, including 5 entities, in source file neural_soc/synthesis/submodules/neural_soc_jtag_uart_0.v
    Info (12023): Found entity 1: neural_soc_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: neural_soc_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: neural_soc_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: neural_soc_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: neural_soc_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file neural.sv
    Info (12023): Found entity 1: neural
Info (12021): Found 1 design units, including 1 entities, in source file sigmoid_fixpt.v
    Info (12023): Found entity 1: sigmoid_fixpt
Info (12021): Found 1 design units, including 1 entities, in source file spu_post.sv
    Info (12023): Found entity 1: spu_post
Warning (10236): Verilog HDL Implicit Net warning at neural.sv(32): created implicit net for "reset_n"
Warning (10037): Verilog HDL or VHDL warning at neural_soc_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at neural_soc_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at neural_soc_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at neural_soc_sdram.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "neural" for the top level hierarchy
Info (12128): Elaborating entity "spu" for hierarchy "spu:spu_proc"
Info (12128): Elaborating entity "spu_pre" for hierarchy "spu:spu_proc|spu_pre:preprocessor"
Warning (10230): Verilog HDL assignment warning at spu_pre.sv(20): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "sigmoid_fixpt" for hierarchy "spu:spu_proc|sigmoid_fixpt:sigmoid"
Warning (10240): Verilog HDL Always Construct warning at sigmoid_fixpt.v(27): inferring latch(es) for variable "sigmoid_fixpt_cast_1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sigmoid_fixpt.v(27): inferring latch(es) for variable "sigmoid_fixpt_div_temp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sigmoid_fixpt.v(27): inferring latch(es) for variable "sigmoid_fixpt_div_temp_0", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "spu_post" for hierarchy "spu:spu_proc|spu_post:postprocessor"
Info (12128): Elaborating entity "ispu" for hierarchy "ispu:ispu_proc"
Info (12128): Elaborating entity "invsigmoid_fixpt" for hierarchy "ispu:ispu_proc|invsigmoid_fixpt:invsigmoid"
Warning (10240): Verilog HDL Always Construct warning at invsigmoid_fixpt.v(69): inferring latch(es) for variable "invsigmoid_fixpt_cast_1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at invsigmoid_fixpt.v(69): inferring latch(es) for variable "invsigmoid_fixpt_div_temp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at invsigmoid_fixpt.v(69): inferring latch(es) for variable "invsigmoid_fixpt_div_temp_0", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "neural_soc" for hierarchy "neural_soc:m_neural_soc"
Info (12128): Elaborating entity "neural_soc_jtag_uart_0" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "neural_soc_jtag_uart_0_scfifo_w" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_w:the_neural_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "neural_soc_jtag_uart_0_scfifo_r" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|neural_soc_jtag_uart_0_scfifo_r:the_neural_soc_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "neural_soc:m_neural_soc|neural_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:neural_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "neural_soc_key" for hierarchy "neural_soc:m_neural_soc|neural_soc_key:key"
Info (12128): Elaborating entity "neural_soc_led" for hierarchy "neural_soc:m_neural_soc|neural_soc_led:led"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_test_bench:the_neural_soc_nios2_gen2_0_cpu_test_bench"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_a_module:neural_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_register_bank_b_module:neural_soc_nios2_gen2_0_cpu_register_bank_b"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_break:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_break"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|neural_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:neural_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo|neural_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo|neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo|neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_oci_im:the_neural_soc_nios2_gen2_0_cpu_nios2_oci_im"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf
    Info (12023): Found entity 1: altsyncram_4a31
Info (12128): Elaborating entity "altsyncram_4a31" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_nios2_ocimem:the_neural_soc_nios2_gen2_0_cpu_nios2_ocimem|neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:neural_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_tck:the_neural_soc_nios2_gen2_0_cpu_debug_slave_tck"
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0:nios2_gen2_0|neural_soc_nios2_gen2_0_cpu:cpu|neural_soc_nios2_gen2_0_cpu_nios2_oci:the_neural_soc_nios2_gen2_0_cpu_nios2_oci|neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:neural_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "neural_soc_nios_custom_instr_floating_point_2_0" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0"
Info (12128): Elaborating entity "fpoint2_combi" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi"
Info (12128): Elaborating entity "FPMinMaxFused" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPMinMaxFused:FPMinMax"
Warning (10036): Verilog HDL or VHDL warning at FPMinMaxFused.vhd(63): object "VCC_q" assigned a value but never read
Warning (10812): VHDL warning at FPMinMaxFused.vhd(364): sensitivity list already contains join_uid68_fpMinMaxFusedTest_q
Info (12128): Elaborating entity "FPCompareFused" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPCompareFused:compare"
Warning (10036): Verilog HDL or VHDL warning at FPCompareFused.vhd(62): object "VCC_q" assigned a value but never read
Warning (10492): VHDL Process Statement warning at FPCompareFused.vhd(536): signal "GND_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "FPNeg" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPNeg:neg_map"
Info (12128): Elaborating entity "FPAbs" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_combi:fpci_combi|FPAbs:abs_map"
Info (12128): Elaborating entity "fpoint2_multi" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi"
Info (12128): Elaborating entity "fpoint2_multi_datapath" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath"
Info (12128): Elaborating entity "FPDiv" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPDiv:div"
Info (12128): Elaborating entity "FPMult" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply"
Warning (10492): VHDL Process Statement warning at FPMult.vhd(840): signal "cstAllZWE_uid16_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPMult.vhd(842): signal "cstAllOWE_uid14_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPMult.vhd(843): signal "cstAllOWE_uid14_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPMult.vhd(861): signal "cstAllZWF_uid15_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPMult.vhd(863): signal "cstAllZWF_uid15_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPMult.vhd(864): signal "oneFracRPostExc2_uid81_fpMulTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_signRPostExc_uid91_fpMulTest_q_to_R_uid92_fpMulTest_c"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9iu.tdf
    Info (12023): Found entity 1: mult_9iu
Info (12128): Elaborating entity "mult_9iu" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm1_uid102_prod_uid49_fpMulTest_component|mult_9iu:auto_generated"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aiu.tdf
    Info (12023): Found entity 1: mult_aiu
Info (12128): Elaborating entity "mult_aiu" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:sm0_uid99_prod_uid49_fpMulTest_component|mult_aiu:auto_generated"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_flu.tdf
    Info (12023): Found entity 1: mult_flu
Info (12128): Elaborating entity "mult_flu" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|LPM_MULT:topProd_uid96_prod_uid49_fpMulTest_component|mult_flu:auto_generated"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_normalizeBit_uid50_fpMulTest_b_to_roundBitAndNormalizationOp_uid57_fpMulTest_c"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPMult:multiply|dspba_delay:ld_expSum_uid46_fpMulTest_q_to_expSumMBias_uid48_fpMulTest_a"
Info (12128): Elaborating entity "FPAddSub" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub"
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(657): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(676): signal "VCC_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1281): signal "shiftOutConst_uid90_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1372): signal "countValue_farPath00_uid105_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1373): signal "countValue_farPath01_uid104_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1374): signal "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1375): signal "countValue_farPath11_uid102_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1548): signal "leftShiftStage0Idx7_uid200_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10812): VHDL warning at FPAddSub.vhd(1590): sensitivity list already contains fracPostNorm_farPath11_uid97_fpAddSubTest_ieeeAdd_b
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1645): signal "VCC_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1891): signal "cstAllZWE_uid22_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1893): signal "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1894): signal "cstAllOWE_uid20_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1917): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1919): signal "cstAllZWF_uid21_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPAddSub.vhd(1920): signal "oneFracRPostExc2_uid140_fpAddSubTest_ieeeAdd_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_frac_uid27_fpAddSubTest_ieeeAdd_b_to_oFracA_uid63_fpAddSubTest_ieeeAdd_a"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid161_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_vStagei_uid163_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_d"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel4Dto2_uid242_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage0_uid243_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_rightShiftStageSel1Dto0_uid256_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b_to_rightShiftStage1_uid257_alignmentShifter_uid93_fpAddSubTest_ieeeAdd_b"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_exp_uid23_fpAddSubTest_ieeeAdd_b_to_expInc_uid109_fpAddSubTest_ieeeAdd_a"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X6dto0_uid195_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx5_uid196_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_vStage_uid154_countValue_closePath_uid83_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx4_uid193_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X14dto0_uid189_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx3_uid190_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_X18dto0_uid186_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0Idx2_uid187_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_b"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_fracAddResultNoSignExt_closePath_uid82_fpAddSubTest_ieeeAdd_b_to_leftShiftStage0_uid202_fracPostNorm_closePathExt_uid84_fpAddSubTest_ieeeAdd_c"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPAddSub:addsub|dspba_delay:ld_excRNaN_uid126_fpAddSubTest_ieeeAdd_q_to_concExc_uid127_fpAddSubTest_ieeeAdd_c"
Info (12128): Elaborating entity "IntToFloat" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float"
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(264): signal "zs_uid36_lzcShifterZ1_uid10_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(443): signal "maxCount_uid11_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(551): signal "expZ_uid30_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(552): signal "expInf_uid21_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(553): signal "expInf_uid21_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IntToFloat.vhd(577): signal "fracZ_uid24_fxpToFPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStage_uid52_lzcShifterZ1_uid10_fxpToFPTest_b_to_cStage_uid53_lzcShifterZ1_uid10_fxpToFPTest_b"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|IntToFloat:int2float|dspba_delay:ld_vStagei_uid47_lzcShifterZ1_uid10_fxpToFPTest_q_to_vStagei_uid54_lzcShifterZ1_uid10_fxpToFPTest_c"
Info (12128): Elaborating entity "FloatToInt" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FloatToInt:Float2Int"
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(165): signal "d0_uid29_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(166): signal "d1_uid28_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(167): signal "d3_uid26_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(168): signal "d3_uid26_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(327): signal "maxPosValueS_uid36_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(328): signal "maxNegValueS_uid37_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FloatToInt.vhd(329): signal "maxNegValueU_uid41_fpToFxPTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "FPSqrt" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt"
Warning (10492): VHDL Process Statement warning at FPSqrt.vhd(443): signal "cstAllZWE_uid11_fpSqrtTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPSqrt.vhd(445): signal "cstAllOWE_uid9_fpSqrtTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPSqrt.vhd(446): signal "cstAllOWE_uid9_fpSqrtTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10296): VHDL warning at FPSqrt.vhd(516): ignored assignment of value to null range
Warning (10296): VHDL warning at FPSqrt.vhd(605): ignored assignment of value to null range
Warning (10296): VHDL warning at FPSqrt.vhd(757): ignored assignment of value to null range
Warning (10492): VHDL Process Statement warning at FPSqrt.vhd(803): signal "cstAllZWF_uid10_fpSqrtTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPSqrt.vhd(805): signal "cstAllZWF_uid10_fpSqrtTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FPSqrt.vhd(806): signal "fracNaN_uid52_fpSqrtTest_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_negZero_uid56_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_c"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_expRPostExc_uid51_fpSqrtTest_q_to_RSqrt_uid57_fpSqrtTest_b"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracX_uid7_fpSqrtTest_b_to_FracX15dto0_uid37_fpSqrtTest_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = ""
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r0v3.tdf
    Info (12023): Found entity 1: altsyncram_r0v3
Info (12128): Elaborating entity "altsyncram_r0v3" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC2_uid61_sqrtTableGenerator_lutmem_dmem|altsyncram_r0v3:auto_generated"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0eu.tdf
    Info (12023): Found entity 1: mult_0eu
Info (12128): Elaborating entity "mult_0eu" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:prodXY_uid75_pT1_uid63_sqrtPolynomialEvaluator_component|mult_0eu:auto_generated"
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = ""
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "21"
    Info (12134): Parameter "width_b" = "21"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p0v3.tdf
    Info (12023): Found entity 1: altsyncram_p0v3
Info (12128): Elaborating entity "altsyncram_p0v3" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC1_uid60_sqrtTableGenerator_lutmem_dmem|altsyncram_p0v3:auto_generated"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6iu.tdf
    Info (12023): Found entity 1: mult_6iu
Info (12128): Elaborating entity "mult_6iu" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:sm0_uid83_pT2_uid69_sqrtPolynomialEvaluator_component|mult_6iu:auto_generated"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_FracX15dto0_uid37_fpSqrtTest_b_to_topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_a"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "35"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_beu.tdf
    Info (12023): Found entity 1: mult_beu
Info (12128): Elaborating entity "mult_beu" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|LPM_MULT:topProd_uid80_pT2_uid69_sqrtPolynomialEvaluator_component|mult_beu:auto_generated"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_addrTable_uid36_fpSqrtTest_q_to_memoryC0_uid59_sqrtTableGenerator_lutmem_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = ""
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "29"
    Info (12134): Parameter "width_b" = "29"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g1v3.tdf
    Info (12023): Found entity 1: altsyncram_g1v3
Info (12128): Elaborating entity "altsyncram_g1v3" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|altsyncram:memoryC0_uid59_sqrtTableGenerator_lutmem_dmem|altsyncram_g1v3:auto_generated"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:sqrt|dspba_delay:ld_fracSel_uid47_fpSqrtTest_q_to_fracRPostExc_uid55_fpSqrtTest_b"
Info (12128): Elaborating entity "neural_soc_onchip_memory2_0" for hierarchy "neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "neural_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m1d1.tdf
    Info (12023): Found entity 1: altsyncram_m1d1
Info (12128): Elaborating entity "altsyncram_m1d1" for hierarchy "neural_soc:m_neural_soc|neural_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_m1d1:auto_generated"
Info (12128): Elaborating entity "neural_soc_sdram" for hierarchy "neural_soc:m_neural_soc|neural_soc_sdram:sdram"
Info (12128): Elaborating entity "neural_soc_sdram_input_efifo_module" for hierarchy "neural_soc:m_neural_soc|neural_soc_sdram:sdram|neural_soc_sdram_input_efifo_module:the_neural_soc_sdram_input_efifo_module"
Info (12128): Elaborating entity "neural_soc_sdram_pll" for hierarchy "neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll"
Info (12128): Elaborating entity "neural_soc_sdram_pll_stdsync_sv6" for hierarchy "neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|neural_soc_sdram_pll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "neural_soc_sdram_pll_dffpipe_l2c" for hierarchy "neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|neural_soc_sdram_pll_stdsync_sv6:stdsync2|neural_soc_sdram_pll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "neural_soc_sdram_pll_altpll_lqa2" for hierarchy "neural_soc:m_neural_soc|neural_soc_sdram_pll:sdram_pll|neural_soc_sdram_pll_altpll_lqa2:sd1"
Info (12128): Elaborating entity "neural_soc_switch" for hierarchy "neural_soc:m_neural_soc|neural_soc_switch:switch"
Info (12128): Elaborating entity "neural_soc_sysid_qsys_0" for hierarchy "neural_soc:m_neural_soc|neural_soc_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "neural_soc_to_hw_sig" for hierarchy "neural_soc:m_neural_soc|neural_soc_to_hw_sig:to_hw_sig"
Info (12128): Elaborating entity "neural_soc_to_isig_hw_port" for hierarchy "neural_soc:m_neural_soc|neural_soc_to_isig_hw_port:to_isig_hw_port"
Info (12128): Elaborating entity "neural_soc_to_isig_sw_port" for hierarchy "neural_soc:m_neural_soc|neural_soc_to_isig_sw_port:to_isig_sw_port"
Info (12128): Elaborating entity "neural_soc_to_sw_sig" for hierarchy "neural_soc:m_neural_soc|neural_soc_to_sw_sig:to_sw_sig"
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "neural_soc:m_neural_soc|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"
Warning (10034): Output port "ci_slave_multi_result" at altera_customins_master_translator.v(51) has no driver
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect:nios2_gen2_0_custom_instruction_master_comb_xconnect"
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0"
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect" for hierarchy "neural_soc:m_neural_soc|neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect"
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "neural_soc:m_neural_soc|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_router" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_router_default_decode" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router:router|neural_soc_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_router_001" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_001:router_001|neural_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_router_002" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_002:router_002|neural_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_router_003" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_router_003:router_003|neural_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_cmd_demux" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_cmd_mux" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_rsp_demux" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_rsp_demux_006" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_demux_006:rsp_demux_006"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_rsp_mux" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|neural_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "neural_soc_irq_mapper" for hierarchy "neural_soc:m_neural_soc|neural_soc_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "neural_soc:m_neural_soc|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "neural_soc:m_neural_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "neural_soc:m_neural_soc|altera_reset_controller:rst_controller_001"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.12.05.18:42:39 Progress: Loading sldcc1139f5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc1139f5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc1139f5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "neural_soc:m_neural_soc|neural_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "spu:spu_proc|sigmoid_fixpt:sigmoid|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "spu:spu_proc|sigmoid_fixpt:sigmoid|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "spu:spu_proc|sigmoid_fixpt:sigmoid|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|Mult0"
Info (12130): Elaborated megafunction instantiation "spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div0"
Info (12133): Instantiated megafunction "spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "56"
    Info (12134): Parameter "LPM_WIDTHD" = "33"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_okm.tdf
    Info (12023): Found entity 1: lpm_divide_okm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_gnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kaf.tdf
    Info (12023): Found entity 1: alt_u_div_kaf
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div1"
Info (12133): Instantiated megafunction "spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "40"
    Info (12134): Parameter "LPM_WIDTHD" = "33"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Info (12130): Elaborated megafunction instantiation "ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div1"
Info (12133): Instantiated megafunction "ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "41"
    Info (12134): Parameter "LPM_WIDTHD" = "33"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af
Info (12130): Elaborated megafunction instantiation "ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t
Info (12130): Elaborated megafunction instantiation "spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "spu:spu_proc|sigmoid_fixpt:sigmoid|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Info (12130): Elaborated megafunction instantiation "ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ispu:ispu_proc|invsigmoid_fixpt:invsigmoid|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 643 buffer(s)
    Info (13019): Ignored 643 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at VCC
    Warning (13410): Pin "LEDG[2]" is stuck at VCC
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 117 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/neural_network_fpga/output_files/neural.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 17048 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 16727 logic cells
    Info (21064): Implemented 204 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 33 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 957 megabytes
    Info: Processing ended: Mon Dec 05 18:44:42 2016
    Info: Elapsed time: 00:02:35
    Info: Total CPU time (on all processors): 00:03:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/neural_network_fpga/output_files/neural.map.smsg.


