    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; err
err__0__DM__MASK EQU 0xE00
err__0__DM__SHIFT EQU 9
err__0__DR EQU CYREG_PRT3_DR
err__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
err__0__HSIOM_MASK EQU 0x0000F000
err__0__HSIOM_SHIFT EQU 12
err__0__INTCFG EQU CYREG_PRT3_INTCFG
err__0__INTSTAT EQU CYREG_PRT3_INTSTAT
err__0__MASK EQU 0x08
err__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
err__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
err__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
err__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
err__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
err__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
err__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
err__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
err__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
err__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
err__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
err__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
err__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
err__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
err__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
err__0__PC EQU CYREG_PRT3_PC
err__0__PC2 EQU CYREG_PRT3_PC2
err__0__PORT EQU 3
err__0__PS EQU CYREG_PRT3_PS
err__0__SHIFT EQU 3
err__DR EQU CYREG_PRT3_DR
err__INTCFG EQU CYREG_PRT3_INTCFG
err__INTSTAT EQU CYREG_PRT3_INTSTAT
err__MASK EQU 0x08
err__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
err__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
err__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
err__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
err__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
err__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
err__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
err__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
err__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
err__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
err__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
err__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
err__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
err__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
err__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
err__PC EQU CYREG_PRT3_PC
err__PC2 EQU CYREG_PRT3_PC2
err__PORT EQU 3
err__PS EQU CYREG_PRT3_PS
err__SHIFT EQU 3

; vin
vin__0__DM__MASK EQU 0x1C0
vin__0__DM__SHIFT EQU 6
vin__0__DR EQU CYREG_PRT3_DR
vin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
vin__0__HSIOM_MASK EQU 0x00000F00
vin__0__HSIOM_SHIFT EQU 8
vin__0__INTCFG EQU CYREG_PRT3_INTCFG
vin__0__INTSTAT EQU CYREG_PRT3_INTSTAT
vin__0__MASK EQU 0x04
vin__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
vin__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
vin__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
vin__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
vin__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
vin__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
vin__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
vin__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
vin__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
vin__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
vin__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
vin__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
vin__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
vin__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
vin__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
vin__0__PC EQU CYREG_PRT3_PC
vin__0__PC2 EQU CYREG_PRT3_PC2
vin__0__PORT EQU 3
vin__0__PS EQU CYREG_PRT3_PS
vin__0__SHIFT EQU 2
vin__DR EQU CYREG_PRT3_DR
vin__INTCFG EQU CYREG_PRT3_INTCFG
vin__INTSTAT EQU CYREG_PRT3_INTSTAT
vin__MASK EQU 0x04
vin__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
vin__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
vin__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
vin__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
vin__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
vin__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
vin__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
vin__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
vin__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
vin__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
vin__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
vin__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
vin__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
vin__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
vin__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
vin__PC EQU CYREG_PRT3_PC
vin__PC2 EQU CYREG_PRT3_PC2
vin__PORT EQU 3
vin__PS EQU CYREG_PRT3_PS
vin__SHIFT EQU 2

; VPWM_cy_m0s8_tcpwm_1
VPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
VPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
VPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
VPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
VPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
VPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
VPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
VPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
VPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
VPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
VPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
VPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
VPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
VPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
VPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
VPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
VPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
VPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; WPWM_cy_m0s8_tcpwm_1
WPWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
WPWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
WPWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
WPWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
WPWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
WPWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
WPWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
WPWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
WPWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
WPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
WPWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
WPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
WPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
WPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
WPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
WPWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
WPWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
WPWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; vlow
vlow__0__DM__MASK EQU 0x38000
vlow__0__DM__SHIFT EQU 15
vlow__0__DR EQU CYREG_PRT2_DR
vlow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
vlow__0__HSIOM_MASK EQU 0x00F00000
vlow__0__HSIOM_SHIFT EQU 20
vlow__0__INTCFG EQU CYREG_PRT2_INTCFG
vlow__0__INTSTAT EQU CYREG_PRT2_INTSTAT
vlow__0__MASK EQU 0x20
vlow__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
vlow__0__OUT_SEL_SHIFT EQU 10
vlow__0__OUT_SEL_VAL EQU 2
vlow__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
vlow__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
vlow__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
vlow__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
vlow__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
vlow__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
vlow__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
vlow__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
vlow__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
vlow__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
vlow__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
vlow__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
vlow__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
vlow__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
vlow__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
vlow__0__PC EQU CYREG_PRT2_PC
vlow__0__PC2 EQU CYREG_PRT2_PC2
vlow__0__PORT EQU 2
vlow__0__PS EQU CYREG_PRT2_PS
vlow__0__SHIFT EQU 5
vlow__DR EQU CYREG_PRT2_DR
vlow__INTCFG EQU CYREG_PRT2_INTCFG
vlow__INTSTAT EQU CYREG_PRT2_INTSTAT
vlow__MASK EQU 0x20
vlow__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
vlow__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
vlow__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
vlow__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
vlow__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
vlow__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
vlow__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
vlow__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
vlow__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
vlow__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
vlow__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
vlow__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
vlow__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
vlow__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
vlow__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
vlow__PC EQU CYREG_PRT2_PC
vlow__PC2 EQU CYREG_PRT2_PC2
vlow__PORT EQU 2
vlow__PS EQU CYREG_PRT2_PS
vlow__SHIFT EQU 5

; wlow
wlow__0__DM__MASK EQU 0x38
wlow__0__DM__SHIFT EQU 3
wlow__0__DR EQU CYREG_PRT1_DR
wlow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
wlow__0__HSIOM_MASK EQU 0x000000F0
wlow__0__HSIOM_SHIFT EQU 4
wlow__0__INTCFG EQU CYREG_PRT1_INTCFG
wlow__0__INTSTAT EQU CYREG_PRT1_INTSTAT
wlow__0__MASK EQU 0x02
wlow__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
wlow__0__OUT_SEL_SHIFT EQU 2
wlow__0__OUT_SEL_VAL EQU 1
wlow__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
wlow__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
wlow__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
wlow__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
wlow__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
wlow__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
wlow__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
wlow__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
wlow__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
wlow__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
wlow__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
wlow__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
wlow__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
wlow__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
wlow__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
wlow__0__PC EQU CYREG_PRT1_PC
wlow__0__PC2 EQU CYREG_PRT1_PC2
wlow__0__PORT EQU 1
wlow__0__PS EQU CYREG_PRT1_PS
wlow__0__SHIFT EQU 1
wlow__DR EQU CYREG_PRT1_DR
wlow__INTCFG EQU CYREG_PRT1_INTCFG
wlow__INTSTAT EQU CYREG_PRT1_INTSTAT
wlow__MASK EQU 0x02
wlow__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
wlow__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
wlow__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
wlow__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
wlow__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
wlow__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
wlow__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
wlow__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
wlow__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
wlow__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
wlow__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
wlow__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
wlow__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
wlow__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
wlow__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
wlow__PC EQU CYREG_PRT1_PC
wlow__PC2 EQU CYREG_PRT1_PC2
wlow__PORT EQU 1
wlow__PS EQU CYREG_PRT1_PS
wlow__SHIFT EQU 1

; vhigh
vhigh__0__DM__MASK EQU 0x7000
vhigh__0__DM__SHIFT EQU 12
vhigh__0__DR EQU CYREG_PRT2_DR
vhigh__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
vhigh__0__HSIOM_MASK EQU 0x000F0000
vhigh__0__HSIOM_SHIFT EQU 16
vhigh__0__INTCFG EQU CYREG_PRT2_INTCFG
vhigh__0__INTSTAT EQU CYREG_PRT2_INTSTAT
vhigh__0__MASK EQU 0x10
vhigh__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
vhigh__0__OUT_SEL_SHIFT EQU 8
vhigh__0__OUT_SEL_VAL EQU 0
vhigh__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
vhigh__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
vhigh__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
vhigh__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
vhigh__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
vhigh__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
vhigh__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
vhigh__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
vhigh__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
vhigh__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
vhigh__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
vhigh__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
vhigh__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
vhigh__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
vhigh__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
vhigh__0__PC EQU CYREG_PRT2_PC
vhigh__0__PC2 EQU CYREG_PRT2_PC2
vhigh__0__PORT EQU 2
vhigh__0__PS EQU CYREG_PRT2_PS
vhigh__0__SHIFT EQU 4
vhigh__DR EQU CYREG_PRT2_DR
vhigh__INTCFG EQU CYREG_PRT2_INTCFG
vhigh__INTSTAT EQU CYREG_PRT2_INTSTAT
vhigh__MASK EQU 0x10
vhigh__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
vhigh__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
vhigh__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
vhigh__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
vhigh__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
vhigh__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
vhigh__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
vhigh__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
vhigh__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
vhigh__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
vhigh__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
vhigh__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
vhigh__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
vhigh__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
vhigh__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
vhigh__PC EQU CYREG_PRT2_PC
vhigh__PC2 EQU CYREG_PRT2_PC2
vhigh__PORT EQU 2
vhigh__PS EQU CYREG_PRT2_PS
vhigh__SHIFT EQU 4

; whigh
whigh__0__DM__MASK EQU 0x07
whigh__0__DM__SHIFT EQU 0
whigh__0__DR EQU CYREG_PRT1_DR
whigh__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
whigh__0__HSIOM_MASK EQU 0x0000000F
whigh__0__HSIOM_SHIFT EQU 0
whigh__0__INTCFG EQU CYREG_PRT1_INTCFG
whigh__0__INTSTAT EQU CYREG_PRT1_INTSTAT
whigh__0__MASK EQU 0x01
whigh__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
whigh__0__OUT_SEL_SHIFT EQU 0
whigh__0__OUT_SEL_VAL EQU 0
whigh__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
whigh__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
whigh__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
whigh__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
whigh__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
whigh__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
whigh__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
whigh__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
whigh__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
whigh__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
whigh__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
whigh__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
whigh__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
whigh__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
whigh__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
whigh__0__PC EQU CYREG_PRT1_PC
whigh__0__PC2 EQU CYREG_PRT1_PC2
whigh__0__PORT EQU 1
whigh__0__PS EQU CYREG_PRT1_PS
whigh__0__SHIFT EQU 0
whigh__DR EQU CYREG_PRT1_DR
whigh__INTCFG EQU CYREG_PRT1_INTCFG
whigh__INTSTAT EQU CYREG_PRT1_INTSTAT
whigh__MASK EQU 0x01
whigh__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
whigh__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
whigh__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
whigh__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
whigh__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
whigh__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
whigh__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
whigh__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
whigh__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
whigh__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
whigh__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
whigh__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
whigh__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
whigh__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
whigh__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
whigh__PC EQU CYREG_PRT1_PC
whigh__PC2 EQU CYREG_PRT1_PC2
whigh__PORT EQU 1
whigh__PS EQU CYREG_PRT1_PS
whigh__SHIFT EQU 0

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Clock_3
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04A61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
