{"vcs1":{"timestamp_begin":1727638175.094134996, "rt":2.35, "ut":0.80, "st":0.39}}
{"vcselab":{"timestamp_begin":1727638177.535558945, "rt":1.29, "ut":0.31, "st":0.06}}
{"link":{"timestamp_begin":1727638178.911426838, "rt":0.57, "ut":0.35, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727638174.369013454}
{"VCS_COMP_START_TIME": 1727638174.369013454}
{"VCS_COMP_END_TIME": 1727638186.861397360}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 354040}}
{"stitch_vcselab": {"peak_mem": 225812}}
