	component arqt is
		port (
			buttons_export                 : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			clk_clk                        : in  std_logic                    := 'X';             -- clk
			display_readdata               : out std_logic_vector(7 downto 0);                    -- readdata
			enablelcd_writeresponsevalid_n : out std_logic;                                       -- writeresponsevalid_n
			reset_reset_n                  : in  std_logic                    := 'X';             -- reset_n
			resetfpga_beginbursttransfer   : in  std_logic                    := 'X';             -- beginbursttransfer
			rs_writeresponsevalid_n        : out std_logic;                                       -- writeresponsevalid_n
			rs232_RXD                      : in  std_logic                    := 'X';             -- RXD
			rs232_TXD                      : out std_logic;                                       -- TXD
			rs232_1_RXD                    : in  std_logic                    := 'X';             -- RXD
			rs232_1_TXD                    : out std_logic;                                       -- TXD
			rw_writeresponsevalid_n        : out std_logic;                                       -- writeresponsevalid_n
			vga_b_writeresponsevalid_n     : out std_logic;                                       -- writeresponsevalid_n
			vga_g_writeresponsevalid_n     : out std_logic;                                       -- writeresponsevalid_n
			vga_hs_writeresponsevalid_n    : out std_logic;                                       -- writeresponsevalid_n
			vga_r_writeresponsevalid_n     : out std_logic;                                       -- writeresponsevalid_n
			vga_vs_writeresponsevalid_n    : out std_logic                                        -- writeresponsevalid_n
		);
	end component arqt;

