# Generated by Yosys 0.39 (git sha1 00338082b00, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \hdlname "top"
attribute \top 1
attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:18.1-40.10"
module \top
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:22.9-22.10"
  wire input 1 \a
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:31.8-33.20|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:31.9-31.10"
  wire \a_IBUF_inst.A
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:31.8-33.20|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.29-29.30"
  wire \a_IBUF_inst.I
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:31.8-33.20|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.20-29.21"
  wire \a_IBUF_inst.O
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:23.9-23.10"
  wire input 2 \b
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:34.8-36.20|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:31.9-31.10"
  wire \b_IBUF_inst.A
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:34.8-36.20|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.29-29.30"
  wire \b_IBUF_inst.I
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:34.8-36.20|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.20-29.21"
  wire \b_IBUF_inst.O
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:24.10-24.11"
  wire output 3 \c
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:29.8-29.14"
  wire \c_OBUF
  attribute \module_not_derived 1
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:31.8-33.20|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:34.13-35.13"
  cell \IBUFCTRL \a_IBUF_inst.IBUFCTRL_INST
    connect \I \a_IBUF_inst.A
    connect \O \c_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:31.8-33.20|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:32.10-33.14"
  cell \INBUF \a_IBUF_inst.INBUF_INST
    connect \O \a_IBUF_inst.A
    connect \PAD \a
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:34.8-36.20|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:34.13-35.13"
  cell \IBUFCTRL \b_IBUF_inst.IBUFCTRL_INST
    connect \I \b_IBUF_inst.A
    connect \O \c_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:34.8-36.20|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:32.10-33.14"
  cell \INBUF \b_IBUF_inst.INBUF_INST
    connect \O \b_IBUF_inst.A
    connect \PAD \b
  end
  attribute \module_not_derived 1
  attribute \src "./simple-designs/short_circuit/outputs_vivado_xilinx_ultrascale/netlist.v:37.8-39.15"
  cell \OBUF \c_OBUF_inst
    connect \I \c_OBUF
    connect \O \c
  end
end
