// Seed: 1131413465
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri id_4,
    output tri0 id_5,
    output tri0 id_6,
    output tri0 id_7
);
  wire id_9;
  module_2 modCall_1 ();
  tri1 id_10 = 1 == id_0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output uwire id_2
);
  tri id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.type_1 = 0;
  generate
    assign id_4 = id_1;
  endgenerate
endmodule
module module_2;
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8;
  logic [7:0] id_9;
  assign id_9[1] = 1;
endmodule
