# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project systolic
# Compile of systolic_array.sv was successful.
# Compile of systolic_array_tb.sv was successful.
# Compile of systolic_array_2.sv was successful.
# 3 compiles, 0 failed with no errors.
# Compile of systolic_array.sv was successful.
# Compile of systolic_array_tb.sv was successful.
# Compile of systolic_array_2.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.systolic_array_tb
# vsim -voptargs="+acc" work.systolic_array_tb 
# Start time: 19:39:22 on Jul 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.systolic_array_tb(fast)
# Loading work.systolic_array(fast)
add wave -position insertpoint  \
sim:/systolic_array_tb/dut/DATAWIDTH \
sim:/systolic_array_tb/dut/N_SIZE \
sim:/systolic_array_tb/dut/clk \
sim:/systolic_array_tb/dut/rst_n \
sim:/systolic_array_tb/dut/valid_in \
sim:/systolic_array_tb/dut/matrix_a_in \
sim:/systolic_array_tb/dut/matrix_b_in \
sim:/systolic_array_tb/dut/valid_out \
sim:/systolic_array_tb/dut/matrix_out \
sim:/systolic_array_tb/dut/matrix_a_pipe \
sim:/systolic_array_tb/dut/matrix_b_pipe \
sim:/systolic_array_tb/dut/accumulator \
sim:/systolic_array_tb/dut/temp_a \
sim:/systolic_array_tb/dut/temp_b \
sim:/systolic_array_tb/dut/clock_cycle \
sim:/systolic_array_tb/dut/delayed_clock \
sim:/systolic_array_tb/dut/i \
sim:/systolic_array_tb/dut/j \
sim:/systolic_array_tb/dut/k \
sim:/systolic_array_tb/dut/q
run -all
# output matrix rows are 0,  0
# output matrix rows are 19,  22
# output matrix rows are 43,  50
# =====================================
# Expected Output Matrix C:
# C[1][1] = 19    C[1][2] = 22
# C[2][1] = 43    C[2][2] = 50
# =====================================
# ** Note: $stop    : D:/Personal Courses/STM_HW_Lab0/Questa/systolic_array_tb.sv(258)
#    Time: 120 ns  Iteration: 0  Instance: /systolic_array_tb
# Break in Module systolic_array_tb at D:/Personal Courses/STM_HW_Lab0/Questa/systolic_array_tb.sv line 258
