module Seg7_LUT(
	input      [3:0] num_bin,
	output reg [6:0] num_hex
);

	always_comb
		case(num_bin)
			4'h0: num_hex <= 7'b100_0000;
			4'h1: num_hex <= 7'b000_0110;
			4'h2: num_hex <= 7'b010_0100;
			4'h3: num_hex <= 7'b011_0000;
			4'h4: num_hex <= 7'b001_1001;
			4'h5: num_hex <= 7'b001_0010;
			4'h6: num_hex <= 7'b000_0010;
			4'h7: num_hex <= 7'b111_1000;
			4'h8: num_hex <= 7'b000_0000;
			4'h9: num_hex <= 7'b001_0000;
			4'hA: num_hex <= 7'b000_1000;
			4'hB: num_hex <= 7'b000_0011;
			4'hC: num_hex <= 7'b100_0110;
			4'hD: num_hex <= 7'b010_0001;
			4'hE: num_hex <= 7'b000_0110;
			4'hF: num_hex <= 7'b000_1110;
		endcase
endmodule