Running: D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Documents/GitHub/RSZA/project/tb_top_isim_beh.exe -prj D:/Documents/GitHub/RSZA/project/tb_top_beh.prj work.tb_top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Documents/GitHub/RSZA/project/apb_mod.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/RSZA/project/mod_top.v" into library work
Analyzing Verilog file "D:/Documents/GitHub/RSZA/project/tb_top.v" into library work
Analyzing Verilog file "D:/Programs/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Documents/GitHub/RSZA/project/mod_top.v" Line 52: Size mismatch in connection of port <prdata>. Formal port size is 33-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module apb_mod
Compiling module mod_top
Compiling module tb_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/Documents/GitHub/RSZA/project/tb_top_isim_beh.exe
Fuse Memory Usage: 27700 KB
Fuse CPU Usage: 421 ms
