#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__DM__MASK EQU 0x1C0000
LED__0__DM__SHIFT EQU 18
LED__0__DR EQU CYREG_PRT1_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_PRT1_PC
LED__0__PC2 EQU CYREG_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_PRT1_DR
LED__INTCFG EQU CYREG_PRT1_INTCFG
LED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_PRT1_PC
LED__PC2 EQU CYREG_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 6

/* Button */
Button__0__DM__MASK EQU 0xE00000
Button__0__DM__SHIFT EQU 21
Button__0__DR EQU CYREG_PRT0_DR
Button__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Button__0__HSIOM_MASK EQU 0xF0000000
Button__0__HSIOM_SHIFT EQU 28
Button__0__INTCFG EQU CYREG_PRT0_INTCFG
Button__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Button__0__MASK EQU 0x80
Button__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button__0__PC EQU CYREG_PRT0_PC
Button__0__PC2 EQU CYREG_PRT0_PC2
Button__0__PORT EQU 0
Button__0__PS EQU CYREG_PRT0_PS
Button__0__SHIFT EQU 7
Button__DR EQU CYREG_PRT0_DR
Button__INTCFG EQU CYREG_PRT0_INTCFG
Button__INTSTAT EQU CYREG_PRT0_INTSTAT
Button__MASK EQU 0x80
Button__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Button__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Button__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Button__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Button__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Button__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Button__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Button__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Button__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Button__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Button__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Button__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Button__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Button__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Button__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Button__PC EQU CYREG_PRT0_PC
Button__PC2 EQU CYREG_PRT0_PC2
Button__PORT EQU 0
Button__PS EQU CYREG_PRT0_PS
Button__SHIFT EQU 7

/* RGBLed */
RGBLed__0__DM__MASK EQU 0x38000
RGBLed__0__DM__SHIFT EQU 15
RGBLed__0__DR EQU CYREG_PRT3_DR
RGBLed__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
RGBLed__0__HSIOM_MASK EQU 0x00F00000
RGBLed__0__HSIOM_SHIFT EQU 20
RGBLed__0__INTCFG EQU CYREG_PRT3_INTCFG
RGBLed__0__INTSTAT EQU CYREG_PRT3_INTSTAT
RGBLed__0__MASK EQU 0x20
RGBLed__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RGBLed__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RGBLed__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RGBLed__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RGBLed__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RGBLed__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RGBLed__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RGBLed__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RGBLed__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RGBLed__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RGBLed__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RGBLed__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RGBLed__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RGBLed__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RGBLed__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RGBLed__0__PC EQU CYREG_PRT3_PC
RGBLed__0__PC2 EQU CYREG_PRT3_PC2
RGBLed__0__PORT EQU 3
RGBLed__0__PS EQU CYREG_PRT3_PS
RGBLed__0__SHIFT EQU 5
RGBLed__1__DM__MASK EQU 0x1C0000
RGBLed__1__DM__SHIFT EQU 18
RGBLed__1__DR EQU CYREG_PRT3_DR
RGBLed__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
RGBLed__1__HSIOM_MASK EQU 0x0F000000
RGBLed__1__HSIOM_SHIFT EQU 24
RGBLed__1__INTCFG EQU CYREG_PRT3_INTCFG
RGBLed__1__INTSTAT EQU CYREG_PRT3_INTSTAT
RGBLed__1__MASK EQU 0x40
RGBLed__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RGBLed__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RGBLed__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RGBLed__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RGBLed__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RGBLed__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RGBLed__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RGBLed__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RGBLed__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RGBLed__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RGBLed__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RGBLed__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RGBLed__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RGBLed__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RGBLed__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RGBLed__1__PC EQU CYREG_PRT3_PC
RGBLed__1__PC2 EQU CYREG_PRT3_PC2
RGBLed__1__PORT EQU 3
RGBLed__1__PS EQU CYREG_PRT3_PS
RGBLed__1__SHIFT EQU 6
RGBLed__2__DM__MASK EQU 0xE00000
RGBLed__2__DM__SHIFT EQU 21
RGBLed__2__DR EQU CYREG_PRT3_DR
RGBLed__2__HSIOM EQU CYREG_HSIOM_PORT_SEL3
RGBLed__2__HSIOM_MASK EQU 0xF0000000
RGBLed__2__HSIOM_SHIFT EQU 28
RGBLed__2__INTCFG EQU CYREG_PRT3_INTCFG
RGBLed__2__INTSTAT EQU CYREG_PRT3_INTSTAT
RGBLed__2__MASK EQU 0x80
RGBLed__2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RGBLed__2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RGBLed__2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RGBLed__2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RGBLed__2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RGBLed__2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RGBLed__2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RGBLed__2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RGBLed__2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RGBLed__2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RGBLed__2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RGBLed__2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RGBLed__2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RGBLed__2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RGBLed__2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RGBLed__2__PC EQU CYREG_PRT3_PC
RGBLed__2__PC2 EQU CYREG_PRT3_PC2
RGBLed__2__PORT EQU 3
RGBLed__2__PS EQU CYREG_PRT3_PS
RGBLed__2__SHIFT EQU 7
RGBLed__B__DM__MASK EQU 0xE00000
RGBLed__B__DM__SHIFT EQU 21
RGBLed__B__DR EQU CYREG_PRT3_DR
RGBLed__B__INTCFG EQU CYREG_PRT3_INTCFG
RGBLed__B__INTSTAT EQU CYREG_PRT3_INTSTAT
RGBLed__B__MASK EQU 0x80
RGBLed__B__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RGBLed__B__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RGBLed__B__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RGBLed__B__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RGBLed__B__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RGBLed__B__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RGBLed__B__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RGBLed__B__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RGBLed__B__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RGBLed__B__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RGBLed__B__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RGBLed__B__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RGBLed__B__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RGBLed__B__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RGBLed__B__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RGBLed__B__PC EQU CYREG_PRT3_PC
RGBLed__B__PC2 EQU CYREG_PRT3_PC2
RGBLed__B__PORT EQU 3
RGBLed__B__PS EQU CYREG_PRT3_PS
RGBLed__B__SHIFT EQU 7
RGBLed__DR EQU CYREG_PRT3_DR
RGBLed__G__DM__MASK EQU 0x1C0000
RGBLed__G__DM__SHIFT EQU 18
RGBLed__G__DR EQU CYREG_PRT3_DR
RGBLed__G__INTCFG EQU CYREG_PRT3_INTCFG
RGBLed__G__INTSTAT EQU CYREG_PRT3_INTSTAT
RGBLed__G__MASK EQU 0x40
RGBLed__G__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RGBLed__G__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RGBLed__G__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RGBLed__G__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RGBLed__G__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RGBLed__G__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RGBLed__G__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RGBLed__G__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RGBLed__G__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RGBLed__G__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RGBLed__G__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RGBLed__G__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RGBLed__G__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RGBLed__G__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RGBLed__G__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RGBLed__G__PC EQU CYREG_PRT3_PC
RGBLed__G__PC2 EQU CYREG_PRT3_PC2
RGBLed__G__PORT EQU 3
RGBLed__G__PS EQU CYREG_PRT3_PS
RGBLed__G__SHIFT EQU 6
RGBLed__INTCFG EQU CYREG_PRT3_INTCFG
RGBLed__INTSTAT EQU CYREG_PRT3_INTSTAT
RGBLed__MASK EQU 0xE0
RGBLed__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RGBLed__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RGBLed__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RGBLed__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RGBLed__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RGBLed__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RGBLed__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RGBLed__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RGBLed__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RGBLed__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RGBLed__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RGBLed__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RGBLed__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RGBLed__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RGBLed__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RGBLed__PC EQU CYREG_PRT3_PC
RGBLed__PC2 EQU CYREG_PRT3_PC2
RGBLed__PORT EQU 3
RGBLed__PS EQU CYREG_PRT3_PS
RGBLed__R__DM__MASK EQU 0x38000
RGBLed__R__DM__SHIFT EQU 15
RGBLed__R__DR EQU CYREG_PRT3_DR
RGBLed__R__INTCFG EQU CYREG_PRT3_INTCFG
RGBLed__R__INTSTAT EQU CYREG_PRT3_INTSTAT
RGBLed__R__MASK EQU 0x20
RGBLed__R__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
RGBLed__R__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
RGBLed__R__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
RGBLed__R__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
RGBLed__R__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
RGBLed__R__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
RGBLed__R__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
RGBLed__R__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
RGBLed__R__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
RGBLed__R__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
RGBLed__R__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
RGBLed__R__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
RGBLed__R__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
RGBLed__R__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
RGBLed__R__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
RGBLed__R__PC EQU CYREG_PRT3_PC
RGBLed__R__PC2 EQU CYREG_PRT3_PC2
RGBLed__R__PORT EQU 3
RGBLed__R__PS EQU CYREG_PRT3_PS
RGBLed__R__SHIFT EQU 5
RGBLed__SHIFT EQU 5

/* Rx_Back_BUART */
Rx_Back_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Rx_Back_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
Rx_Back_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Rx_Back_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_03
Rx_Back_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Rx_Back_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Rx_Back_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Rx_Back_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
Rx_Back_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_03
Rx_Back_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Rx_Back_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
Rx_Back_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_03
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Rx_Back_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Rx_Back_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Rx_Back_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Rx_Back_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Rx_Back_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Rx_Back_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Rx_Back_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Rx_Back_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Rx_Back_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Rx_Back_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Rx_Back_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Rx_Back_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Rx_Back_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Rx_Back_BUART_sRX_RxSts__3__MASK EQU 0x08
Rx_Back_BUART_sRX_RxSts__3__POS EQU 3
Rx_Back_BUART_sRX_RxSts__4__MASK EQU 0x10
Rx_Back_BUART_sRX_RxSts__4__POS EQU 4
Rx_Back_BUART_sRX_RxSts__5__MASK EQU 0x20
Rx_Back_BUART_sRX_RxSts__5__POS EQU 5
Rx_Back_BUART_sRX_RxSts__MASK EQU 0x38
Rx_Back_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK_02
Rx_Back_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Rx_Back_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST_02

/* Rx_Back_IntClock */
Rx_Back_IntClock__DIVIDER_MASK EQU 0x0000FFFF
Rx_Back_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_C00
Rx_Back_IntClock__ENABLE_MASK EQU 0x80000000
Rx_Back_IntClock__MASK EQU 0x80000000
Rx_Back_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Rx_Back_Pins */
Rx_Back_Pins__0__DM__MASK EQU 0x07
Rx_Back_Pins__0__DM__SHIFT EQU 0
Rx_Back_Pins__0__DR EQU CYREG_PRT2_DR
Rx_Back_Pins__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rx_Back_Pins__0__HSIOM_MASK EQU 0x0000000F
Rx_Back_Pins__0__HSIOM_SHIFT EQU 0
Rx_Back_Pins__0__INTCFG EQU CYREG_PRT2_INTCFG
Rx_Back_Pins__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Rx_Back_Pins__0__MASK EQU 0x01
Rx_Back_Pins__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rx_Back_Pins__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rx_Back_Pins__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rx_Back_Pins__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rx_Back_Pins__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rx_Back_Pins__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rx_Back_Pins__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rx_Back_Pins__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rx_Back_Pins__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rx_Back_Pins__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rx_Back_Pins__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rx_Back_Pins__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rx_Back_Pins__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rx_Back_Pins__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rx_Back_Pins__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rx_Back_Pins__0__PC EQU CYREG_PRT2_PC
Rx_Back_Pins__0__PC2 EQU CYREG_PRT2_PC2
Rx_Back_Pins__0__PORT EQU 2
Rx_Back_Pins__0__PS EQU CYREG_PRT2_PS
Rx_Back_Pins__0__SHIFT EQU 0
Rx_Back_Pins__1__DM__MASK EQU 0x38
Rx_Back_Pins__1__DM__SHIFT EQU 3
Rx_Back_Pins__1__DR EQU CYREG_PRT2_DR
Rx_Back_Pins__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rx_Back_Pins__1__HSIOM_MASK EQU 0x000000F0
Rx_Back_Pins__1__HSIOM_SHIFT EQU 4
Rx_Back_Pins__1__INTCFG EQU CYREG_PRT2_INTCFG
Rx_Back_Pins__1__INTSTAT EQU CYREG_PRT2_INTSTAT
Rx_Back_Pins__1__MASK EQU 0x02
Rx_Back_Pins__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rx_Back_Pins__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rx_Back_Pins__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rx_Back_Pins__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rx_Back_Pins__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rx_Back_Pins__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rx_Back_Pins__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rx_Back_Pins__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rx_Back_Pins__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rx_Back_Pins__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rx_Back_Pins__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rx_Back_Pins__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rx_Back_Pins__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rx_Back_Pins__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rx_Back_Pins__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rx_Back_Pins__1__PC EQU CYREG_PRT2_PC
Rx_Back_Pins__1__PC2 EQU CYREG_PRT2_PC2
Rx_Back_Pins__1__PORT EQU 2
Rx_Back_Pins__1__PS EQU CYREG_PRT2_PS
Rx_Back_Pins__1__SHIFT EQU 1
Rx_Back_Pins__2__DM__MASK EQU 0x1C0
Rx_Back_Pins__2__DM__SHIFT EQU 6
Rx_Back_Pins__2__DR EQU CYREG_PRT2_DR
Rx_Back_Pins__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rx_Back_Pins__2__HSIOM_MASK EQU 0x00000F00
Rx_Back_Pins__2__HSIOM_SHIFT EQU 8
Rx_Back_Pins__2__INTCFG EQU CYREG_PRT2_INTCFG
Rx_Back_Pins__2__INTSTAT EQU CYREG_PRT2_INTSTAT
Rx_Back_Pins__2__MASK EQU 0x04
Rx_Back_Pins__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rx_Back_Pins__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rx_Back_Pins__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rx_Back_Pins__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rx_Back_Pins__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rx_Back_Pins__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rx_Back_Pins__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rx_Back_Pins__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rx_Back_Pins__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rx_Back_Pins__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rx_Back_Pins__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rx_Back_Pins__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rx_Back_Pins__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rx_Back_Pins__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rx_Back_Pins__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rx_Back_Pins__2__PC EQU CYREG_PRT2_PC
Rx_Back_Pins__2__PC2 EQU CYREG_PRT2_PC2
Rx_Back_Pins__2__PORT EQU 2
Rx_Back_Pins__2__PS EQU CYREG_PRT2_PS
Rx_Back_Pins__2__SHIFT EQU 2
Rx_Back_Pins__3__DM__MASK EQU 0xE00
Rx_Back_Pins__3__DM__SHIFT EQU 9
Rx_Back_Pins__3__DR EQU CYREG_PRT2_DR
Rx_Back_Pins__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rx_Back_Pins__3__HSIOM_MASK EQU 0x0000F000
Rx_Back_Pins__3__HSIOM_SHIFT EQU 12
Rx_Back_Pins__3__INTCFG EQU CYREG_PRT2_INTCFG
Rx_Back_Pins__3__INTSTAT EQU CYREG_PRT2_INTSTAT
Rx_Back_Pins__3__MASK EQU 0x08
Rx_Back_Pins__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rx_Back_Pins__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rx_Back_Pins__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rx_Back_Pins__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rx_Back_Pins__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rx_Back_Pins__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rx_Back_Pins__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rx_Back_Pins__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rx_Back_Pins__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rx_Back_Pins__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rx_Back_Pins__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rx_Back_Pins__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rx_Back_Pins__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rx_Back_Pins__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rx_Back_Pins__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rx_Back_Pins__3__PC EQU CYREG_PRT2_PC
Rx_Back_Pins__3__PC2 EQU CYREG_PRT2_PC2
Rx_Back_Pins__3__PORT EQU 2
Rx_Back_Pins__3__PS EQU CYREG_PRT2_PS
Rx_Back_Pins__3__SHIFT EQU 3
Rx_Back_Pins__DR EQU CYREG_PRT2_DR
Rx_Back_Pins__INTCFG EQU CYREG_PRT2_INTCFG
Rx_Back_Pins__INTSTAT EQU CYREG_PRT2_INTSTAT
Rx_Back_Pins__MASK EQU 0x0F
Rx_Back_Pins__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rx_Back_Pins__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rx_Back_Pins__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rx_Back_Pins__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rx_Back_Pins__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rx_Back_Pins__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rx_Back_Pins__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rx_Back_Pins__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rx_Back_Pins__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rx_Back_Pins__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rx_Back_Pins__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rx_Back_Pins__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rx_Back_Pins__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rx_Back_Pins__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rx_Back_Pins__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rx_Back_Pins__PC EQU CYREG_PRT2_PC
Rx_Back_Pins__PC2 EQU CYREG_PRT2_PC2
Rx_Back_Pins__PORT EQU 2
Rx_Back_Pins__PS EQU CYREG_PRT2_PS
Rx_Back_Pins__SHIFT EQU 0

/* Rx_Left_rx */
Rx_Left_rx__0__DM__MASK EQU 0x07
Rx_Left_rx__0__DM__SHIFT EQU 0
Rx_Left_rx__0__DR EQU CYREG_PRT4_DR
Rx_Left_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Rx_Left_rx__0__HSIOM_MASK EQU 0x0000000F
Rx_Left_rx__0__HSIOM_SHIFT EQU 0
Rx_Left_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
Rx_Left_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Rx_Left_rx__0__MASK EQU 0x01
Rx_Left_rx__0__PC EQU CYREG_PRT4_PC
Rx_Left_rx__0__PC2 EQU CYREG_PRT4_PC2
Rx_Left_rx__0__PORT EQU 4
Rx_Left_rx__0__PS EQU CYREG_PRT4_PS
Rx_Left_rx__0__SHIFT EQU 0
Rx_Left_rx__DR EQU CYREG_PRT4_DR
Rx_Left_rx__INTCFG EQU CYREG_PRT4_INTCFG
Rx_Left_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
Rx_Left_rx__MASK EQU 0x01
Rx_Left_rx__PC EQU CYREG_PRT4_PC
Rx_Left_rx__PC2 EQU CYREG_PRT4_PC2
Rx_Left_rx__PORT EQU 4
Rx_Left_rx__PS EQU CYREG_PRT4_PS
Rx_Left_rx__SHIFT EQU 0

/* Rx_Left_SCB */
Rx_Left_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
Rx_Left_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
Rx_Left_SCB__CTRL EQU CYREG_SCB0_CTRL
Rx_Left_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
Rx_Left_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
Rx_Left_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
Rx_Left_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
Rx_Left_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
Rx_Left_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
Rx_Left_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
Rx_Left_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
Rx_Left_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
Rx_Left_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
Rx_Left_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
Rx_Left_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
Rx_Left_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
Rx_Left_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
Rx_Left_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
Rx_Left_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
Rx_Left_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
Rx_Left_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
Rx_Left_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
Rx_Left_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
Rx_Left_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
Rx_Left_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
Rx_Left_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
Rx_Left_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
Rx_Left_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
Rx_Left_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
Rx_Left_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
Rx_Left_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
Rx_Left_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
Rx_Left_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
Rx_Left_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
Rx_Left_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
Rx_Left_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
Rx_Left_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
Rx_Left_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
Rx_Left_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
Rx_Left_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
Rx_Left_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
Rx_Left_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
Rx_Left_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
Rx_Left_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
Rx_Left_SCB__INTR_M EQU CYREG_SCB0_INTR_M
Rx_Left_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
Rx_Left_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
Rx_Left_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
Rx_Left_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
Rx_Left_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
Rx_Left_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
Rx_Left_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
Rx_Left_SCB__INTR_S EQU CYREG_SCB0_INTR_S
Rx_Left_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
Rx_Left_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
Rx_Left_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
Rx_Left_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
Rx_Left_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
Rx_Left_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
Rx_Left_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
Rx_Left_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
Rx_Left_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
Rx_Left_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
Rx_Left_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
Rx_Left_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
Rx_Left_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
Rx_Left_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
Rx_Left_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
Rx_Left_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
Rx_Left_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
Rx_Left_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
Rx_Left_SCB__SS0_POSISTION EQU 0
Rx_Left_SCB__SS1_POSISTION EQU 1
Rx_Left_SCB__SS2_POSISTION EQU 2
Rx_Left_SCB__SS3_POSISTION EQU 3
Rx_Left_SCB__STATUS EQU CYREG_SCB0_STATUS
Rx_Left_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
Rx_Left_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
Rx_Left_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
Rx_Left_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
Rx_Left_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
Rx_Left_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
Rx_Left_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
Rx_Left_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* Rx_Left_SCB_IRQ */
Rx_Left_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Rx_Left_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Rx_Left_SCB_IRQ__INTC_MASK EQU 0x400
Rx_Left_SCB_IRQ__INTC_NUMBER EQU 10
Rx_Left_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
Rx_Left_SCB_IRQ__INTC_PRIOR_NUM EQU 3
Rx_Left_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
Rx_Left_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Rx_Left_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Rx_Left_SCBCLK */
Rx_Left_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
Rx_Left_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
Rx_Left_SCBCLK__ENABLE_MASK EQU 0x80000000
Rx_Left_SCBCLK__MASK EQU 0x80000000
Rx_Left_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* Rx_Front_BUART */
Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Rx_Front_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Rx_Front_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
Rx_Front_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
Rx_Front_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
Rx_Front_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Rx_Front_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
Rx_Front_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
Rx_Front_BUART_sRX_RxBitCounter__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Rx_Front_BUART_sRX_RxBitCounter__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
Rx_Front_BUART_sRX_RxBitCounter__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
Rx_Front_BUART_sRX_RxBitCounter__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
Rx_Front_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Rx_Front_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
Rx_Front_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Rx_Front_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_00
Rx_Front_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Rx_Front_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Rx_Front_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Rx_Front_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_00
Rx_Front_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Rx_Front_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
Rx_Front_BUART_sRX_RxBitCounter_ST__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
Rx_Front_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Rx_Front_BUART_sRX_RxBitCounter_ST__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
Rx_Front_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_00
Rx_Front_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Rx_Front_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_00
Rx_Front_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_00
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
Rx_Front_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
Rx_Front_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
Rx_Front_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_01
Rx_Front_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_01
Rx_Front_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
Rx_Front_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_01
Rx_Front_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_01
Rx_Front_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Rx_Front_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
Rx_Front_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_01
Rx_Front_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_01
Rx_Front_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Rx_Front_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
Rx_Front_BUART_sRX_RxSts__3__MASK EQU 0x08
Rx_Front_BUART_sRX_RxSts__3__POS EQU 3
Rx_Front_BUART_sRX_RxSts__4__MASK EQU 0x10
Rx_Front_BUART_sRX_RxSts__4__POS EQU 4
Rx_Front_BUART_sRX_RxSts__5__MASK EQU 0x20
Rx_Front_BUART_sRX_RxSts__5__POS EQU 5
Rx_Front_BUART_sRX_RxSts__MASK EQU 0x38
Rx_Front_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK_01
Rx_Front_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Rx_Front_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST_01

/* Rx_Front_IntClock */
Rx_Front_IntClock__DIVIDER_MASK EQU 0x0000FFFF
Rx_Front_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A01
Rx_Front_IntClock__ENABLE_MASK EQU 0x80000000
Rx_Front_IntClock__MASK EQU 0x80000000
Rx_Front_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* Rx_Front_Pins */
Rx_Front_Pins__0__DM__MASK EQU 0x7000
Rx_Front_Pins__0__DM__SHIFT EQU 12
Rx_Front_Pins__0__DR EQU CYREG_PRT2_DR
Rx_Front_Pins__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rx_Front_Pins__0__HSIOM_MASK EQU 0x000F0000
Rx_Front_Pins__0__HSIOM_SHIFT EQU 16
Rx_Front_Pins__0__INTCFG EQU CYREG_PRT2_INTCFG
Rx_Front_Pins__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Rx_Front_Pins__0__MASK EQU 0x10
Rx_Front_Pins__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rx_Front_Pins__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rx_Front_Pins__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rx_Front_Pins__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rx_Front_Pins__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rx_Front_Pins__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rx_Front_Pins__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rx_Front_Pins__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rx_Front_Pins__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rx_Front_Pins__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rx_Front_Pins__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rx_Front_Pins__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rx_Front_Pins__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rx_Front_Pins__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rx_Front_Pins__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rx_Front_Pins__0__PC EQU CYREG_PRT2_PC
Rx_Front_Pins__0__PC2 EQU CYREG_PRT2_PC2
Rx_Front_Pins__0__PORT EQU 2
Rx_Front_Pins__0__PS EQU CYREG_PRT2_PS
Rx_Front_Pins__0__SHIFT EQU 4
Rx_Front_Pins__1__DM__MASK EQU 0x38000
Rx_Front_Pins__1__DM__SHIFT EQU 15
Rx_Front_Pins__1__DR EQU CYREG_PRT2_DR
Rx_Front_Pins__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rx_Front_Pins__1__HSIOM_MASK EQU 0x00F00000
Rx_Front_Pins__1__HSIOM_SHIFT EQU 20
Rx_Front_Pins__1__INTCFG EQU CYREG_PRT2_INTCFG
Rx_Front_Pins__1__INTSTAT EQU CYREG_PRT2_INTSTAT
Rx_Front_Pins__1__MASK EQU 0x20
Rx_Front_Pins__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rx_Front_Pins__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rx_Front_Pins__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rx_Front_Pins__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rx_Front_Pins__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rx_Front_Pins__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rx_Front_Pins__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rx_Front_Pins__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rx_Front_Pins__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rx_Front_Pins__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rx_Front_Pins__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rx_Front_Pins__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rx_Front_Pins__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rx_Front_Pins__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rx_Front_Pins__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rx_Front_Pins__1__PC EQU CYREG_PRT2_PC
Rx_Front_Pins__1__PC2 EQU CYREG_PRT2_PC2
Rx_Front_Pins__1__PORT EQU 2
Rx_Front_Pins__1__PS EQU CYREG_PRT2_PS
Rx_Front_Pins__1__SHIFT EQU 5
Rx_Front_Pins__2__DM__MASK EQU 0x1C0000
Rx_Front_Pins__2__DM__SHIFT EQU 18
Rx_Front_Pins__2__DR EQU CYREG_PRT2_DR
Rx_Front_Pins__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rx_Front_Pins__2__HSIOM_MASK EQU 0x0F000000
Rx_Front_Pins__2__HSIOM_SHIFT EQU 24
Rx_Front_Pins__2__INTCFG EQU CYREG_PRT2_INTCFG
Rx_Front_Pins__2__INTSTAT EQU CYREG_PRT2_INTSTAT
Rx_Front_Pins__2__MASK EQU 0x40
Rx_Front_Pins__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rx_Front_Pins__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rx_Front_Pins__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rx_Front_Pins__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rx_Front_Pins__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rx_Front_Pins__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rx_Front_Pins__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rx_Front_Pins__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rx_Front_Pins__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rx_Front_Pins__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rx_Front_Pins__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rx_Front_Pins__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rx_Front_Pins__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rx_Front_Pins__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rx_Front_Pins__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rx_Front_Pins__2__PC EQU CYREG_PRT2_PC
Rx_Front_Pins__2__PC2 EQU CYREG_PRT2_PC2
Rx_Front_Pins__2__PORT EQU 2
Rx_Front_Pins__2__PS EQU CYREG_PRT2_PS
Rx_Front_Pins__2__SHIFT EQU 6
Rx_Front_Pins__3__DM__MASK EQU 0xE00000
Rx_Front_Pins__3__DM__SHIFT EQU 21
Rx_Front_Pins__3__DR EQU CYREG_PRT2_DR
Rx_Front_Pins__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rx_Front_Pins__3__HSIOM_MASK EQU 0xF0000000
Rx_Front_Pins__3__HSIOM_SHIFT EQU 28
Rx_Front_Pins__3__INTCFG EQU CYREG_PRT2_INTCFG
Rx_Front_Pins__3__INTSTAT EQU CYREG_PRT2_INTSTAT
Rx_Front_Pins__3__MASK EQU 0x80
Rx_Front_Pins__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rx_Front_Pins__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rx_Front_Pins__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rx_Front_Pins__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rx_Front_Pins__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rx_Front_Pins__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rx_Front_Pins__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rx_Front_Pins__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rx_Front_Pins__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rx_Front_Pins__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rx_Front_Pins__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rx_Front_Pins__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rx_Front_Pins__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rx_Front_Pins__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rx_Front_Pins__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rx_Front_Pins__3__PC EQU CYREG_PRT2_PC
Rx_Front_Pins__3__PC2 EQU CYREG_PRT2_PC2
Rx_Front_Pins__3__PORT EQU 2
Rx_Front_Pins__3__PS EQU CYREG_PRT2_PS
Rx_Front_Pins__3__SHIFT EQU 7
Rx_Front_Pins__DR EQU CYREG_PRT2_DR
Rx_Front_Pins__INTCFG EQU CYREG_PRT2_INTCFG
Rx_Front_Pins__INTSTAT EQU CYREG_PRT2_INTSTAT
Rx_Front_Pins__MASK EQU 0xF0
Rx_Front_Pins__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rx_Front_Pins__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rx_Front_Pins__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rx_Front_Pins__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rx_Front_Pins__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rx_Front_Pins__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rx_Front_Pins__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rx_Front_Pins__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rx_Front_Pins__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rx_Front_Pins__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rx_Front_Pins__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rx_Front_Pins__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rx_Front_Pins__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rx_Front_Pins__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rx_Front_Pins__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rx_Front_Pins__PC EQU CYREG_PRT2_PC
Rx_Front_Pins__PC2 EQU CYREG_PRT2_PC2
Rx_Front_Pins__PORT EQU 2
Rx_Front_Pins__PS EQU CYREG_PRT2_PS
Rx_Front_Pins__SHIFT EQU 4

/* Rx_Right_rx */
Rx_Right_rx__0__DM__MASK EQU 0x7000
Rx_Right_rx__0__DM__SHIFT EQU 12
Rx_Right_rx__0__DR EQU CYREG_PRT0_DR
Rx_Right_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rx_Right_rx__0__HSIOM_MASK EQU 0x000F0000
Rx_Right_rx__0__HSIOM_SHIFT EQU 16
Rx_Right_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
Rx_Right_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Rx_Right_rx__0__MASK EQU 0x10
Rx_Right_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rx_Right_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rx_Right_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rx_Right_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rx_Right_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rx_Right_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rx_Right_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rx_Right_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rx_Right_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rx_Right_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rx_Right_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rx_Right_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rx_Right_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rx_Right_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rx_Right_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rx_Right_rx__0__PC EQU CYREG_PRT0_PC
Rx_Right_rx__0__PC2 EQU CYREG_PRT0_PC2
Rx_Right_rx__0__PORT EQU 0
Rx_Right_rx__0__PS EQU CYREG_PRT0_PS
Rx_Right_rx__0__SHIFT EQU 4
Rx_Right_rx__DR EQU CYREG_PRT0_DR
Rx_Right_rx__INTCFG EQU CYREG_PRT0_INTCFG
Rx_Right_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
Rx_Right_rx__MASK EQU 0x10
Rx_Right_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rx_Right_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rx_Right_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rx_Right_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rx_Right_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rx_Right_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rx_Right_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rx_Right_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rx_Right_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rx_Right_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rx_Right_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rx_Right_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rx_Right_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rx_Right_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rx_Right_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rx_Right_rx__PC EQU CYREG_PRT0_PC
Rx_Right_rx__PC2 EQU CYREG_PRT0_PC2
Rx_Right_rx__PORT EQU 0
Rx_Right_rx__PS EQU CYREG_PRT0_PS
Rx_Right_rx__SHIFT EQU 4

/* Rx_Right_SCB */
Rx_Right_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
Rx_Right_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
Rx_Right_SCB__CTRL EQU CYREG_SCB1_CTRL
Rx_Right_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
Rx_Right_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
Rx_Right_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
Rx_Right_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
Rx_Right_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
Rx_Right_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
Rx_Right_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
Rx_Right_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
Rx_Right_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
Rx_Right_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
Rx_Right_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
Rx_Right_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
Rx_Right_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
Rx_Right_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
Rx_Right_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
Rx_Right_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
Rx_Right_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
Rx_Right_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
Rx_Right_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
Rx_Right_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
Rx_Right_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
Rx_Right_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
Rx_Right_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
Rx_Right_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
Rx_Right_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
Rx_Right_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
Rx_Right_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
Rx_Right_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
Rx_Right_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
Rx_Right_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
Rx_Right_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
Rx_Right_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
Rx_Right_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
Rx_Right_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
Rx_Right_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
Rx_Right_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
Rx_Right_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
Rx_Right_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
Rx_Right_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
Rx_Right_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
Rx_Right_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
Rx_Right_SCB__INTR_M EQU CYREG_SCB1_INTR_M
Rx_Right_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
Rx_Right_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
Rx_Right_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
Rx_Right_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
Rx_Right_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
Rx_Right_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
Rx_Right_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
Rx_Right_SCB__INTR_S EQU CYREG_SCB1_INTR_S
Rx_Right_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
Rx_Right_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
Rx_Right_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
Rx_Right_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
Rx_Right_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
Rx_Right_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
Rx_Right_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
Rx_Right_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
Rx_Right_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
Rx_Right_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
Rx_Right_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
Rx_Right_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
Rx_Right_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
Rx_Right_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
Rx_Right_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
Rx_Right_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
Rx_Right_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
Rx_Right_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
Rx_Right_SCB__SS0_POSISTION EQU 0
Rx_Right_SCB__SS1_POSISTION EQU 1
Rx_Right_SCB__SS2_POSISTION EQU 2
Rx_Right_SCB__SS3_POSISTION EQU 3
Rx_Right_SCB__STATUS EQU CYREG_SCB1_STATUS
Rx_Right_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
Rx_Right_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
Rx_Right_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
Rx_Right_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
Rx_Right_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
Rx_Right_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
Rx_Right_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
Rx_Right_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* Rx_Right_SCB_IRQ */
Rx_Right_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Rx_Right_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Rx_Right_SCB_IRQ__INTC_MASK EQU 0x800
Rx_Right_SCB_IRQ__INTC_NUMBER EQU 11
Rx_Right_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
Rx_Right_SCB_IRQ__INTC_PRIOR_NUM EQU 3
Rx_Right_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
Rx_Right_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Rx_Right_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Rx_Right_SCBCLK */
Rx_Right_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
Rx_Right_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
Rx_Right_SCBCLK__ENABLE_MASK EQU 0x80000000
Rx_Right_SCBCLK__MASK EQU 0x80000000
Rx_Right_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Rx_Right_tx */
Rx_Right_tx__0__DM__MASK EQU 0x38000
Rx_Right_tx__0__DM__SHIFT EQU 15
Rx_Right_tx__0__DR EQU CYREG_PRT0_DR
Rx_Right_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rx_Right_tx__0__HSIOM_MASK EQU 0x00F00000
Rx_Right_tx__0__HSIOM_SHIFT EQU 20
Rx_Right_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
Rx_Right_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Rx_Right_tx__0__MASK EQU 0x20
Rx_Right_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Rx_Right_tx__0__OUT_SEL_SHIFT EQU 10
Rx_Right_tx__0__OUT_SEL_VAL EQU -1
Rx_Right_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rx_Right_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rx_Right_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rx_Right_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rx_Right_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rx_Right_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rx_Right_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rx_Right_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rx_Right_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rx_Right_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rx_Right_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rx_Right_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rx_Right_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rx_Right_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rx_Right_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rx_Right_tx__0__PC EQU CYREG_PRT0_PC
Rx_Right_tx__0__PC2 EQU CYREG_PRT0_PC2
Rx_Right_tx__0__PORT EQU 0
Rx_Right_tx__0__PS EQU CYREG_PRT0_PS
Rx_Right_tx__0__SHIFT EQU 5
Rx_Right_tx__DR EQU CYREG_PRT0_DR
Rx_Right_tx__INTCFG EQU CYREG_PRT0_INTCFG
Rx_Right_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
Rx_Right_tx__MASK EQU 0x20
Rx_Right_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rx_Right_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rx_Right_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rx_Right_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rx_Right_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rx_Right_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rx_Right_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rx_Right_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rx_Right_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rx_Right_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rx_Right_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rx_Right_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rx_Right_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rx_Right_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rx_Right_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rx_Right_tx__PC EQU CYREG_PRT0_PC
Rx_Right_tx__PC2 EQU CYREG_PRT0_PC2
Rx_Right_tx__PORT EQU 0
Rx_Right_tx__PS EQU CYREG_PRT0_PS
Rx_Right_tx__SHIFT EQU 5

/* isr_Rx_Back */
isr_Rx_Back__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_Rx_Back__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_Rx_Back__INTC_MASK EQU 0x01
isr_Rx_Back__INTC_NUMBER EQU 0
isr_Rx_Back__INTC_PRIOR_MASK EQU 0xC0
isr_Rx_Back__INTC_PRIOR_NUM EQU 3
isr_Rx_Back__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_Rx_Back__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_Rx_Back__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_Rx_Front */
isr_Rx_Front__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_Rx_Front__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_Rx_Front__INTC_MASK EQU 0x04
isr_Rx_Front__INTC_NUMBER EQU 2
isr_Rx_Front__INTC_PRIOR_MASK EQU 0xC00000
isr_Rx_Front__INTC_PRIOR_NUM EQU 3
isr_Rx_Front__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_Rx_Front__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_Rx_Front__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
