{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715486707311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715486707318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 12:05:07 2024 " "Processing started: Sun May 12 12:05:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715486707318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486707318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off waterled -c waterled " "Command: quartus_map --read_settings_files=on --write_settings_files=off waterled -c waterled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486707318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715486707810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715486707810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/demo2_waterled.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/demo2_waterled.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled " "Found entity 1: demo2_waterled" {  } { { "demo2_waterled/synthesis/demo2_waterled.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/demo2_waterled.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "demo2_waterled/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "demo2_waterled/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_irq_mapper " "Found entity 1: demo2_waterled_irq_mapper" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_irq_mapper.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0 " "Found entity 1: demo2_waterled_mm_interconnect_0" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_avalon_st_adapter " "Found entity 1: demo2_waterled_mm_interconnect_0_avalon_st_adapter" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_rsp_mux_001 " "Found entity 1: demo2_waterled_mm_interconnect_0_rsp_mux_001" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716902 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_rsp_mux " "Found entity 1: demo2_waterled_mm_interconnect_0_rsp_mux" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_rsp_demux_002 " "Found entity 1: demo2_waterled_mm_interconnect_0_rsp_demux_002" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_rsp_demux " "Found entity 1: demo2_waterled_mm_interconnect_0_rsp_demux" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_cmd_mux_002 " "Found entity 1: demo2_waterled_mm_interconnect_0_cmd_mux_002" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_cmd_mux " "Found entity 1: demo2_waterled_mm_interconnect_0_cmd_mux" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_cmd_demux_001 " "Found entity 1: demo2_waterled_mm_interconnect_0_cmd_demux_001" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_cmd_demux " "Found entity 1: demo2_waterled_mm_interconnect_0_cmd_demux" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716919 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "demo2_waterled/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "demo2_waterled/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo2_waterled_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486716926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo2_waterled_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486716927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_router_004_default_decode " "Found entity 1: demo2_waterled_mm_interconnect_0_router_004_default_decode" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716927 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_mm_interconnect_0_router_004 " "Found entity 2: demo2_waterled_mm_interconnect_0_router_004" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo2_waterled_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486716929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo2_waterled_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486716929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_router_002_default_decode " "Found entity 1: demo2_waterled_mm_interconnect_0_router_002_default_decode" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716930 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_mm_interconnect_0_router_002 " "Found entity 2: demo2_waterled_mm_interconnect_0_router_002" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo2_waterled_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486716931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo2_waterled_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486716931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_router_001_default_decode " "Found entity 1: demo2_waterled_mm_interconnect_0_router_001_default_decode" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716932 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_mm_interconnect_0_router_001 " "Found entity 2: demo2_waterled_mm_interconnect_0_router_001" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel demo2_waterled_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486716933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel demo2_waterled_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at demo2_waterled_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715486716934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_mm_interconnect_0_router_default_decode " "Found entity 1: demo2_waterled_mm_interconnect_0_router_default_decode" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716935 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_mm_interconnect_0_router " "Found entity 2: demo2_waterled_mm_interconnect_0_router" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "demo2_waterled/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_sysid_qsys_0 " "Found entity 1: demo2_waterled_sysid_qsys_0" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_sysid_qsys_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_ram " "Found entity 1: demo2_waterled_ram" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_ram.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2 " "Found entity 1: demo2_waterled_nios2" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486716953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486716953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_ic_data_module " "Found entity 1: demo2_waterled_nios2_cpu_ic_data_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_nios2_cpu_ic_tag_module " "Found entity 2: demo2_waterled_nios2_cpu_ic_tag_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "3 demo2_waterled_nios2_cpu_bht_module " "Found entity 3: demo2_waterled_nios2_cpu_bht_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "4 demo2_waterled_nios2_cpu_register_bank_a_module " "Found entity 4: demo2_waterled_nios2_cpu_register_bank_a_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "5 demo2_waterled_nios2_cpu_register_bank_b_module " "Found entity 5: demo2_waterled_nios2_cpu_register_bank_b_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "6 demo2_waterled_nios2_cpu_dc_tag_module " "Found entity 6: demo2_waterled_nios2_cpu_dc_tag_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "7 demo2_waterled_nios2_cpu_dc_data_module " "Found entity 7: demo2_waterled_nios2_cpu_dc_data_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "8 demo2_waterled_nios2_cpu_dc_victim_module " "Found entity 8: demo2_waterled_nios2_cpu_dc_victim_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "9 demo2_waterled_nios2_cpu_nios2_oci_debug " "Found entity 9: demo2_waterled_nios2_cpu_nios2_oci_debug" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "10 demo2_waterled_nios2_cpu_nios2_oci_break " "Found entity 10: demo2_waterled_nios2_cpu_nios2_oci_break" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "11 demo2_waterled_nios2_cpu_nios2_oci_xbrk " "Found entity 11: demo2_waterled_nios2_cpu_nios2_oci_xbrk" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "12 demo2_waterled_nios2_cpu_nios2_oci_dbrk " "Found entity 12: demo2_waterled_nios2_cpu_nios2_oci_dbrk" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "13 demo2_waterled_nios2_cpu_nios2_oci_itrace " "Found entity 13: demo2_waterled_nios2_cpu_nios2_oci_itrace" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "14 demo2_waterled_nios2_cpu_nios2_oci_td_mode " "Found entity 14: demo2_waterled_nios2_cpu_nios2_oci_td_mode" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "15 demo2_waterled_nios2_cpu_nios2_oci_dtrace " "Found entity 15: demo2_waterled_nios2_cpu_nios2_oci_dtrace" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "16 demo2_waterled_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: demo2_waterled_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "17 demo2_waterled_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: demo2_waterled_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "18 demo2_waterled_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: demo2_waterled_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "19 demo2_waterled_nios2_cpu_nios2_oci_fifo " "Found entity 19: demo2_waterled_nios2_cpu_nios2_oci_fifo" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "20 demo2_waterled_nios2_cpu_nios2_oci_pib " "Found entity 20: demo2_waterled_nios2_cpu_nios2_oci_pib" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "21 demo2_waterled_nios2_cpu_nios2_oci_im " "Found entity 21: demo2_waterled_nios2_cpu_nios2_oci_im" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "22 demo2_waterled_nios2_cpu_nios2_performance_monitors " "Found entity 22: demo2_waterled_nios2_cpu_nios2_performance_monitors" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "23 demo2_waterled_nios2_cpu_nios2_avalon_reg " "Found entity 23: demo2_waterled_nios2_cpu_nios2_avalon_reg" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "24 demo2_waterled_nios2_cpu_ociram_sp_ram_module " "Found entity 24: demo2_waterled_nios2_cpu_ociram_sp_ram_module" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "25 demo2_waterled_nios2_cpu_nios2_ocimem " "Found entity 25: demo2_waterled_nios2_cpu_nios2_ocimem" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "26 demo2_waterled_nios2_cpu_nios2_oci " "Found entity 26: demo2_waterled_nios2_cpu_nios2_oci" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""} { "Info" "ISGN_ENTITY_NAME" "27 demo2_waterled_nios2_cpu " "Found entity 27: demo2_waterled_nios2_cpu" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486717584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_debug_slave_sysclk " "Found entity 1: demo2_waterled_nios2_cpu_debug_slave_sysclk" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_sysclk.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486717588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_debug_slave_tck " "Found entity 1: demo2_waterled_nios2_cpu_debug_slave_tck" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_tck.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486717590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_debug_slave_wrapper " "Found entity 1: demo2_waterled_nios2_cpu_debug_slave_wrapper" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_wrapper.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486717593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_mult_cell " "Found entity 1: demo2_waterled_nios2_cpu_mult_cell" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_mult_cell.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486717595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_nios2_cpu_test_bench " "Found entity 1: demo2_waterled_nios2_cpu_test_bench" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_test_bench.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486717598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_led.v 1 1 " "Found 1 design units, including 1 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_led " "Found entity 1: demo2_waterled_led" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_led.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486717601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 demo2_waterled_jtag_uart_0_sim_scfifo_w " "Found entity 1: demo2_waterled_jtag_uart_0_sim_scfifo_w" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717604 ""} { "Info" "ISGN_ENTITY_NAME" "2 demo2_waterled_jtag_uart_0_scfifo_w " "Found entity 2: demo2_waterled_jtag_uart_0_scfifo_w" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717604 ""} { "Info" "ISGN_ENTITY_NAME" "3 demo2_waterled_jtag_uart_0_sim_scfifo_r " "Found entity 3: demo2_waterled_jtag_uart_0_sim_scfifo_r" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717604 ""} { "Info" "ISGN_ENTITY_NAME" "4 demo2_waterled_jtag_uart_0_scfifo_r " "Found entity 4: demo2_waterled_jtag_uart_0_scfifo_r" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717604 ""} { "Info" "ISGN_ENTITY_NAME" "5 demo2_waterled_jtag_uart_0 " "Found entity 5: demo2_waterled_jtag_uart_0" {  } { { "demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486717604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "rtl/led_ctrl.v" "" { Text "E:/study/NIOII-demo2-waterLED/rtl/led_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715486717607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486717607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_ctrl " "Elaborating entity \"led_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715486717680 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/led_ctrl.v" "" { Text "E:/study/NIOII-demo2-waterLED/rtl/led_ctrl.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715486718007 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715486718007 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Out\[6\]~reg0 Out\[6\]~reg0_emulated Out\[6\]~1 " "Register \"Out\[6\]~reg0\" is converted into an equivalent circuit using register \"Out\[6\]~reg0_emulated\" and latch \"Out\[6\]~1\"" {  } { { "rtl/led_ctrl.v" "" { Text "E:/study/NIOII-demo2-waterLED/rtl/led_ctrl.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715486718007 "|led_ctrl|Out[6]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1715486718007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715486718079 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled 19 " "Ignored 19 assignments for entity \"demo2_waterled\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_irq_mapper 14 " "Ignored 14 assignments for entity \"demo2_waterled_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_jtag_uart_0 24 " "Ignored 24 assignments for entity \"demo2_waterled_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_led 22 " "Ignored 22 assignments for entity \"demo2_waterled_led\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"demo2_waterled_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"demo2_waterled_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_demux_002 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_nios2 172 " "Ignored 172 assignments for entity \"demo2_waterled_nios2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_nios2_cpu 179 " "Ignored 179 assignments for entity \"demo2_waterled_nios2_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_ram 36 " "Ignored 36 assignments for entity \"demo2_waterled_ram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718367 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"demo2_waterled_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1715486718368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/NIOII-demo2-waterLED/output_files/waterled.map.smsg " "Generated suppressed messages file E:/study/NIOII-demo2-waterLED/output_files/waterled.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486718391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715486719732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715486719732 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715486719756 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715486719756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715486719756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715486719756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715486719770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 12:05:19 2024 " "Processing ended: Sun May 12 12:05:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715486719770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715486719770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715486719770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715486719770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715486721025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715486721032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 12:05:20 2024 " "Processing started: Sun May 12 12:05:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715486721032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715486721032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off waterled -c waterled " "Command: quartus_fit --read_settings_files=off --write_settings_files=off waterled -c waterled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715486721032 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715486721127 ""}
{ "Info" "0" "" "Project  = waterled" {  } {  } 0 0 "Project  = waterled" 0 0 "Fitter" 0 0 1715486721127 ""}
{ "Info" "0" "" "Revision = waterled" {  } {  } 0 0 "Revision = waterled" 0 0 "Fitter" 0 0 1715486721129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715486721182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715486721182 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "waterled EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"waterled\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715486721200 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715486721248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715486721248 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715486721511 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715486721607 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715486721607 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715486721607 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715486721607 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715486721607 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715486721607 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715486721607 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715486721607 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1715486721607 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715486721607 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715486721609 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715486721609 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715486721609 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715486721609 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715486721609 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1715486722261 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1715486722403 ""}
{ "Info" "ISTA_SDC_FOUND" "demo2_waterled/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'demo2_waterled/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715486722403 ""}
{ "Info" "ISTA_SDC_FOUND" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc " "Reading SDC File: 'demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1715486722405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 46 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_break:the_demo2_waterled_nios2_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(46): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_break:the_demo2_waterled_nios2_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 46 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(46): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr*\]" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486722406 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 47 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(47): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 47 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(47): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[33\]\]" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486722407 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 48 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(48): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 48 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(48): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[0\]\]" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486722407 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 49 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(49): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 49 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(49): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[34\]\]" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486722408 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 50 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_ocimem:the_demo2_waterled_nios2_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(50): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_ocimem:the_demo2_waterled_nios2_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr*\]" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486722408 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 51 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(51): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 51 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_sysclk:the_demo2_waterled_nios2_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(51): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_sysclk:the_demo2_waterled_nios2_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$demo2_waterled_nios2_cpu_jtag_sr*    -to *\$demo2_waterled_nios2_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$demo2_waterled_nios2_cpu_jtag_sr*    -to *\$demo2_waterled_nios2_cpu_jtag_sysclk_path\|*jdo*" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486722409 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 52 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_sysclk:the_demo2_waterled_nios2_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(52): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_sysclk:the_demo2_waterled_nios2_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$demo2_waterled_nios2_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$demo2_waterled_nios2_cpu_jtag_sysclk_path\|ir*" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486722410 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 53 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(53): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1715486722411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_go" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486722411 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1715486722411 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715486722412 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715486722414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715486722414 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715486722421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CP~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715486722439 ""}  } { { "rtl/led_ctrl.v" "" { Text "E:/study/NIOII-demo2-waterLED/rtl/led_ctrl.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "E:/study/NIOII-demo2-waterLED/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715486722439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715486722624 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715486722625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715486722625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715486722625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715486722626 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715486722626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715486722626 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715486722626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715486722635 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715486722636 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715486722636 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 2 8 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 2 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1715486722637 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1715486722637 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1715486722637 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715486722638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715486722638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715486722638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715486722638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715486722638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715486722638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715486722638 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715486722638 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1715486722638 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1715486722638 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "e:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715486722660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715486722660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715486722660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715486722660 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/software/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715486722660 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1715486722660 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715486722660 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715486722663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715486724220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715486724315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715486724346 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715486729460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715486729460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715486729623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y37 X10_Y48 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48" {  } { { "loc" "" { Generic "E:/study/NIOII-demo2-waterLED/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y37 to location X10_Y48"} { { 12 { 0 ""} 0 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715486732112 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715486732112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715486732497 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715486732497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715486732500 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715486732592 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715486732601 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715486732773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715486732773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715486732926 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715486733355 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1715486733577 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/study/NIOII-demo2-waterLED/output_files/waterled.fit.smsg " "Generated suppressed messages file E:/study/NIOII-demo2-waterLED/output_files/waterled.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715486733617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6719 " "Peak virtual memory: 6719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715486733820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 12:05:33 2024 " "Processing ended: Sun May 12 12:05:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715486733820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715486733820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715486733820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715486733820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715486734843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715486734850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 12:05:34 2024 " "Processing started: Sun May 12 12:05:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715486734850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715486734850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off waterled -c waterled " "Command: quartus_asm --read_settings_files=off --write_settings_files=off waterled -c waterled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715486734850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715486735181 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715486737344 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715486737431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715486737675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 12:05:37 2024 " "Processing ended: Sun May 12 12:05:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715486737675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715486737675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715486737675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715486737675 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715486738285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715486738885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715486738893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 12:05:38 2024 " "Processing started: Sun May 12 12:05:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715486738893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715486738893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta waterled -c waterled " "Command: quartus_sta waterled -c waterled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715486738893 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715486738994 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter 34 " "Ignored 34 assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled 19 " "Ignored 19 assignments for entity \"demo2_waterled\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_irq_mapper 14 " "Ignored 14 assignments for entity \"demo2_waterled_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_jtag_uart_0 24 " "Ignored 24 assignments for entity \"demo2_waterled_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_led 22 " "Ignored 22 assignments for entity \"demo2_waterled_led\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"demo2_waterled_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"demo2_waterled_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"demo2_waterled_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_demux_002 17 " "Ignored 17 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_demux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"demo2_waterled_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_nios2 172 " "Ignored 172 assignments for entity \"demo2_waterled_nios2\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_nios2_cpu 179 " "Ignored 179 assignments for entity \"demo2_waterled_nios2_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_ram 36 " "Ignored 36 assignments for entity \"demo2_waterled_ram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "demo2_waterled_sysid_qsys_0 10 " "Ignored 10 assignments for entity \"demo2_waterled_sysid_qsys_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1715486739105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715486739225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715486739225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739271 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1715486739607 ""}
{ "Info" "ISTA_SDC_FOUND" "demo2_waterled/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'demo2_waterled/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1715486739624 ""}
{ "Info" "ISTA_SDC_FOUND" "demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc " "Reading SDC File: 'demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1715486739626 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 46 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_break:the_demo2_waterled_nios2_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(46): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_break:the_demo2_waterled_nios2_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 46 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(46): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr*\]" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486739627 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 47 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(47): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 47 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(47): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[33\]\]" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486739628 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 48 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(48): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 48 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(48): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[0\]\]" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486739628 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 49 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(49): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 49 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(49): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr\[34\]\]" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486739629 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 50 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_ocimem:the_demo2_waterled_nios2_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at demo2_waterled_nios2_cpu.sdc(50): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_ocimem:the_demo2_waterled_nios2_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$demo2_waterled_nios2_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$demo2_waterled_nios2_cpu_jtag_sr*\]" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486739629 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 51 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(51): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_tck:the_demo2_waterled_nios2_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 51 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_sysclk:the_demo2_waterled_nios2_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(51): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_sysclk:the_demo2_waterled_nios2_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$demo2_waterled_nios2_cpu_jtag_sr*    -to *\$demo2_waterled_nios2_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$demo2_waterled_nios2_cpu_jtag_sr*    -to *\$demo2_waterled_nios2_cpu_jtag_sysclk_path\|*jdo*" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486739630 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 52 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_sysclk:the_demo2_waterled_nios2_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(52): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_debug_slave_wrapper:the_demo2_waterled_nios2_cpu_debug_slave_wrapper\|demo2_waterled_nios2_cpu_debug_slave_sysclk:the_demo2_waterled_nios2_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$demo2_waterled_nios2_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$demo2_waterled_nios2_cpu_jtag_sysclk_path\|ir*" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486739630 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(52): Argument <to> is not an object ID" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739631 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739631 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "demo2_waterled_nios2_cpu.sdc 53 *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at demo2_waterled_nios2_cpu.sdc(53): *demo2_waterled_nios2_cpu:*\|demo2_waterled_nios2_cpu_nios2_oci:the_demo2_waterled_nios2_cpu_nios2_oci\|demo2_waterled_nios2_cpu_nios2_oci_debug:the_demo2_waterled_nios2_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$demo2_waterled_nios2_cpu_oci_debug_path\|monitor_go" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1715486739631 ""}  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path demo2_waterled_nios2_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at demo2_waterled_nios2_cpu.sdc(53): Argument <to> is not an object ID" {  } { { "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" "" { Text "E:/study/NIOII-demo2-waterLED/demo2_waterled/synthesis/submodules/demo2_waterled_nios2_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1715486739631 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739633 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CP CP " "create_clock -period 1.000 -name CP CP" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715486739633 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name En En " "create_clock -period 1.000 -name En En" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715486739633 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715486739633 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715486739634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715486739634 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715486739634 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715486739641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715486739653 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715486739653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.839 " "Worst-case setup slack is -2.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.839             -64.287 CP  " "   -2.839             -64.287 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CP  " "    0.403               0.000 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.048 " "Worst-case recovery slack is -2.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.048             -67.446 CP  " "   -2.048             -67.446 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.782 " "Worst-case removal slack is 1.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.782               0.000 CP  " "    1.782               0.000 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.260 CP  " "   -3.000             -49.260 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 En  " "   -3.000              -3.000 En " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739661 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715486739686 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715486739701 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715486739879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715486739900 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715486739903 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715486739903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.453 " "Worst-case setup slack is -2.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.453             -54.834 CP  " "   -2.453             -54.834 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 CP  " "    0.355               0.000 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.790 " "Worst-case recovery slack is -1.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.790             -58.726 CP  " "   -1.790             -58.726 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.767 " "Worst-case removal slack is 1.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.767               0.000 CP  " "    1.767               0.000 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.260 CP  " "   -3.000             -49.260 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 En  " "   -3.000              -3.000 En " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486739916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486739916 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715486739943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715486739995 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715486739996 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715486739996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.206 " "Worst-case setup slack is -1.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.206             -16.269 CP  " "   -1.206             -16.269 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486740000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CP  " "    0.182               0.000 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486740002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.227 " "Worst-case recovery slack is -1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.227             -40.189 CP  " "   -1.227             -40.189 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486740007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.635 " "Worst-case removal slack is 0.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 CP  " "    0.635               0.000 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486740010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.241 CP  " "   -3.000             -41.241 CP " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 En  " "   -3.000              -3.000 En " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715486740012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715486740012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715486740308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715486740309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 66 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715486740355 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 12:05:40 2024 " "Processing ended: Sun May 12 12:05:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715486740355 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715486740355 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715486740355 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715486740355 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 142 s " "Quartus Prime Full Compilation was successful. 0 errors, 142 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715486741059 ""}
