---
title: CUDA矩阵乘法的优化
tags:
  - 高性能计算
---

> 重看了一年前刚学 CUDA 时候写的文章，有些辣眼睛，重新做一遍这个实验叭

使用下面一种或多种优化方法完成 CUDA 的矩阵乘法 $C\to\alpha AB+\beta C$，其中 $A,B,C$ 均为 $2^{13}\times 2^{13}$ 的方阵。

## 实验环境

实验在 TH-2K 的一个节点上进行。单节点的显卡配置如下：

```bash
$ nvidia-smi
Thu Dec 17 18:52:59 2020
+-----------------------------------------------------------------------------+
| NVIDIA-SMI 418.67       Driver Version: 418.67       CUDA Version: 10.1     |
|-------------------------------+----------------------+----------------------+
| GPU  Name        Persistence-M| Bus-Id        Disp.A | Volatile Uncorr. ECC |
| Fan  Temp  Perf  Pwr:Usage/Cap|         Memory-Usage | GPU-Util  Compute M. |
|===============================+======================+======================|
|   0  Tesla V100-SXM2...  Off  | 00000000:8A:00.0 Off |                    0 |
| N/A   47C    P0    41W / 300W |      0MiB / 16130MiB |      0%      Default |
+-------------------------------+----------------------+----------------------+
|   1  Tesla V100-SXM2...  Off  | 00000000:8B:00.0 Off |                    0 |
| N/A   35C    P0    38W / 300W |      0MiB / 16130MiB |      0%      Default |
+-------------------------------+----------------------+----------------------+
|   2  Tesla V100-SXM2...  Off  | 00000000:B3:00.0 Off |                    0 |
| N/A   34C    P0    37W / 300W |      0MiB / 16130MiB |      0%      Default |
+-------------------------------+----------------------+----------------------+
|   3  Tesla V100-SXM2...  Off  | 00000000:B4:00.0 Off |                    0 |
| N/A   36C    P0    39W / 300W |      0MiB / 16130MiB |      0%      Default |
+-------------------------------+----------------------+----------------------+

+-----------------------------------------------------------------------------+
| Processes:                                                       GPU Memory |
|  GPU       PID   Type   Process name                             Usage      |
|=============================================================================|
|  No running processes found                                                 |
+-----------------------------------------------------------------------------+
```

## 实验原理

> 待寒假有空补充

## 实验过程

> 待寒假有空补充

## 源代码

### `slurm-675200.out`

实验的结果。

```bash
Thu Dec 17 18:52:59 2020
+-----------------------------------------------------------------------------+
| NVIDIA-SMI 418.67       Driver Version: 418.67       CUDA Version: 10.1     |
|-------------------------------+----------------------+----------------------+
| GPU  Name        Persistence-M| Bus-Id        Disp.A | Volatile Uncorr. ECC |
| Fan  Temp  Perf  Pwr:Usage/Cap|         Memory-Usage | GPU-Util  Compute M. |
|===============================+======================+======================|
|   0  Tesla V100-SXM2...  Off  | 00000000:8A:00.0 Off |                    0 |
| N/A   47C    P0    41W / 300W |      0MiB / 16130MiB |      0%      Default |
+-------------------------------+----------------------+----------------------+
|   1  Tesla V100-SXM2...  Off  | 00000000:8B:00.0 Off |                    0 |
| N/A   35C    P0    38W / 300W |      0MiB / 16130MiB |      0%      Default |
+-------------------------------+----------------------+----------------------+
|   2  Tesla V100-SXM2...  Off  | 00000000:B3:00.0 Off |                    0 |
| N/A   34C    P0    37W / 300W |      0MiB / 16130MiB |      0%      Default |
+-------------------------------+----------------------+----------------------+
|   3  Tesla V100-SXM2...  Off  | 00000000:B4:00.0 Off |                    0 |
| N/A   36C    P0    39W / 300W |      0MiB / 16130MiB |      0%      Default |
+-------------------------------+----------------------+----------------------+

+-----------------------------------------------------------------------------+
| Processes:                                                       GPU Memory |
|  GPU       PID   Type   Process name                             Usage      |
|=============================================================================|
|  No running processes found                                                 |
+-----------------------------------------------------------------------------+
cublasSgemm: 72.161858 ms, 1.523674e+13 FLOPS.
Alcanderian::cuda_kernel_sgemm_1: 2112.391846 ms, 5.205055e+11 FLOPS.
Alcanderian::cuda_kernel_sgemm_2: 608.363708 ms, 1.807326e+12 FLOPS.
Alcanderian::cuda_kernel_sgemm_3: 2108.893799 ms, 5.213689e+11 FLOPS.
fynv::g_fgemm: 77.536674 ms, 1.418054e+13 FLOPS.
wuk::gemm_32x32_v0: 4678.978516 ms, 2.349897e+11 FLOPS.
wuk::gemm_32x32_v1: 467.498688 ms, 2.351903e+12 FLOPS.
wuk::gemm_32x32_v2: 1559.309937 ms, 7.051271e+11 FLOPS.
wuk::gemm_32x32_v3: 324.399139 ms, 3.389379e+12 FLOPS.
wuk::gemm_32x32_v4: 203.618011 ms, 5.399874e+12 FLOPS.
wuk::gemm_64x64: 81.231010 ms, 1.353561e+13 FLOPS.
wuk::gemm_128x128: 76.491875 ms, 1.437423e+13 FLOPS.
```

### `gemm.th2k.slurm`

```bash
#!/bin/bash
#SBATCH -J WuK
#SBATCH -p gpu_v100
#SBATCH -N 1
#SBATCH --exclusive

DIR=/GPUFS/sysu_hpcedu_302/asc20/WuK
cd $DIR

source spack-0.16.0/share/spack/setup-env.sh
spack load cuda@10.1.243
spack load gcc@7.5.0

nvidia-smi

nvcc gemm.cu -ptx
nvcc gemm.cu -o gemm -run -lcublas
```

### `gemm.cu`

```cpp
#include <stdio.h>
#include <functional>
#include <cublas_v2.h>
#include <cuda_runtime.h>
#include <thrust/device_vector.h>

namespace Alcanderian //https://github.com/Alcanderian/CUDA-tutorial/sgemm
{
    __global__ void cuda_kernel_sgemm_1(
        float *a,
        float *b,
        float *c,
        size_t N,
        size_t M,
        size_t K,
        float alpha,
        float beta)
    {
        int tr = threadIdx.x;                   // row idx in block
        int tc = threadIdx.y;                   // col idx in block
        int ir = blockIdx.x * 32 + threadIdx.x; // row idx in global
        int ic = blockIdx.y * 32 + threadIdx.y; // col idx in global

        __shared__ float a_sub[32][32];
        __shared__ float b_sub[32][32];

        int load_size = K / 32;
        if (K % 32 != 0)
        {
            load_size += 1;
        }
        float acc = 0.0f;
        int a_ir = ir;
        int b_ic = ic;
#define idx(ri, ci, nc) ((ri) * (nc) + (ci))
        for (int l = 0; l < load_size; ++l)
        {
            int a_ic = l * 32 + tc;
            int b_ir = l * 32 + tr;
            a_sub[tr][tc] = 0.0f;
            b_sub[tr][tc] = 0.0f;
            if (a_ir < M && a_ic < K)
                a_sub[tr][tc] = a[idx(a_ir, a_ic, K)];
            if (b_ir < K && b_ic < N)
                b_sub[tr][tc] = b[idx(b_ir, b_ic, N)];

            __syncthreads();

#pragma unroll
            for (int k = 0; k < 32; ++k)
            {
                acc += a_sub[tr][k] * b_sub[k][tc];
            }

            __syncthreads();
        }

        if (ir < M && ic < N)
            c[idx(ir, ic, N)] = alpha * acc + beta * c[idx(ir, ic, N)];
#undef idx
    }

    // use __ldg & avoid bank conflict
    __global__ void cuda_kernel_sgemm_2(
        float *__restrict__ a,
        float *__restrict__ b,
        float *__restrict__ c,
        size_t N,
        size_t M,
        size_t K,
        float alpha,
        float beta)
    {
        int tr = threadIdx.x;                   // row idx in block
        int tc = threadIdx.y;                   // col idx in block
        int ir = blockIdx.x * 32 + threadIdx.x; // row idx in global
        int ic = blockIdx.y * 32 + threadIdx.y; // col idx in global

        __shared__ float a_sub[32][32 + 1]; // avoid bank conflict
        __shared__ float b_sub[32][32 + 1];

        int load_size = K / 32;
        if (K % 32 != 0)
        {
            load_size += 1;
        }
        float acc = 0.0f;
        int a_ir = ir;
        int b_ic = ic;
#define idx(ri, ci, nc) ((ri) * (nc) + (ci))
        for (int l = 0; l < load_size; ++l)
        {
            int a_ic = l * 32 + tc;
            int b_ir = l * 32 + tr;
            a_sub[tr][tc] = 0.0f;
            b_sub[tr][tc] = 0.0f;
            if (a_ir < M && a_ic < K)
                a_sub[tr][tc] = a[idx(a_ir, a_ic, K)];
            if (b_ir < K && b_ic < N)
                b_sub[tr][tc] = b[idx(b_ir, b_ic, N)];

            __syncthreads();

#pragma unroll
            for (int k = 0; k < 32; ++k)
            {
                acc += a_sub[tr][k] * b_sub[k][tc];
            }

            __syncthreads();
        }

        if (ir < M && ic < N)
            c[idx(ir, ic, N)] = alpha * acc + beta * c[idx(ir, ic, N)];
#undef idx
    }

    // use __ldg without avoiding bank conflict
    __global__ void cuda_kernel_sgemm_3(
        float *__restrict__ a,
        float *__restrict__ b,
        float *__restrict__ c,
        size_t N,
        size_t M,
        size_t K,
        float alpha,
        float beta)
    {
        int tr = threadIdx.x;                   // row idx in block
        int tc = threadIdx.y;                   // col idx in block
        int ir = blockIdx.x * 32 + threadIdx.x; // row idx in global
        int ic = blockIdx.y * 32 + threadIdx.y; // col idx in global

        __shared__ float a_sub[32][32]; // avoid bank conflict
        __shared__ float b_sub[32][32];

        int load_size = K / 32;
        if (K % 32 != 0)
        {
            load_size += 1;
        }
        float acc = 0.0f;
        int a_ir = ir;
        int b_ic = ic;
#define idx(ri, ci, nc) ((ri) * (nc) + (ci))
        for (int l = 0; l < load_size; ++l)
        {
            int a_ic = l * 32 + tc;
            int b_ir = l * 32 + tr;
            a_sub[tr][tc] = 0.0f;
            b_sub[tr][tc] = 0.0f;
            if (a_ir < M && a_ic < K)
                a_sub[tr][tc] = a[idx(a_ir, a_ic, K)];
            if (b_ir < K && b_ic < N)
                b_sub[tr][tc] = b[idx(b_ir, b_ic, N)];

            __syncthreads();

#pragma unroll
            for (int k = 0; k < 32; ++k)
            {
                acc += a_sub[tr][k] * b_sub[k][tc];
            }

            __syncthreads();
        }

        if (ir < M && ic < N)
            c[idx(ir, ic, N)] = alpha * acc + beta * c[idx(ir, ic, N)];
#undef idx
    }
}; // namespace Alcanderian

namespace fynv //https://github.com/fynv/optimal_sgemm_cuda_c
{
    struct f8
    {
        float4 a, b;
        __device__ inline f8()
        {
            memset(this, 0, sizeof(f8));
        }
    };

    struct f88
    {
        f8 a, b, c, d, e, f, g, h;
    };

    __device__ inline void d_load8(const float *p, f8 &c)
    {
        c.a = ((float4 *)p)[0];
        c.b = ((float4 *)p)[16];
    }

    __device__ inline void d_store8(float *p, const f8 &c)
    {
        ((float4 *)p)[0] = c.a;
        ((float4 *)p)[16] = c.b;
    }

    __device__ inline void d_mult8v(f8 &c, const f8 &a, float b)
    {
        c.a.x += a.a.x * b;
        c.a.y += a.a.y * b;
        c.a.z += a.a.z * b;
        c.a.w += a.a.w * b;
        c.b.x += a.b.x * b;
        c.b.y += a.b.y * b;
        c.b.z += a.b.z * b;
        c.b.w += a.b.w * b;
    }

    template <typename T>
    __device__ inline void Swap(T &a, T &b)
    {
        T t = a;
        a = b;
        b = t;
    }

    __global__ __launch_bounds__(256) //https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#launch-bounds
        void g_fgemm(
            float *d_C,
            const float *d_A,
            const float *d_B,
            int n,
            int lda,
            int ldb,
            int ldc)
    {
        int x_a = threadIdx.x & 31;
        int y_a = threadIdx.x >> 5;

        int x_b = threadIdx.x & 1;
        int y_b = threadIdx.x >> 1;

        int x_c = threadIdx.x & 15;
        int y_c = threadIdx.x >> 4;

        __shared__ float smem[4096];
        float *s_A1 = smem;
        float *s_A2 = smem + 1024;
        float *s_B1 = smem + 2048;
        float *s_B2 = smem + 3072;

        f88 l_C;

        const float *p_A = d_A + (blockIdx.x << 7);
        const float *p_B = d_B + (blockIdx.y << 7) * ldb;

        float4 p, q;
        p = ((float4 *)p_A)[y_a * (lda >> 2) + x_a];
        q = ((float4 *)p_B)[y_b * (ldb >> 2) + x_b];

        for (int i = 0; i < n; i += 8)
        {
            ((float4 *)s_A1)[threadIdx.x] = p;
            s_B1[(((x_b << 2) + 0) << 7) + y_b] = q.x;
            s_B1[(((x_b << 2) + 1) << 7) + y_b] = q.y;
            s_B1[(((x_b << 2) + 2) << 7) + y_b] = q.z;
            s_B1[(((x_b << 2) + 3) << 7) + y_b] = q.w;
            __syncthreads();

            if (i + 8 < n)
            {
                p_A += (lda << 3);
                p_B += 8;
                p = ((float4 *)p_A)[y_a * (lda >> 2) + x_a];
                q = ((float4 *)p_B)[y_b * (ldb >> 2) + x_b];
            }

            for (int j = 0; j < 8; j++)
            {
                float *p_s_A = s_A1 + (j << 7) + (x_c << 2);
                float *p_s_B = s_B1 + (j << 7) + (y_c << 2);

                f8 a, b;
                d_load8(p_s_A, a);
                d_load8(p_s_B, b);

                d_mult8v(l_C.a, a, b.a.x);
                d_mult8v(l_C.b, a, b.a.y);
                d_mult8v(l_C.c, a, b.a.z);
                d_mult8v(l_C.d, a, b.a.w);
                d_mult8v(l_C.e, a, b.b.x);
                d_mult8v(l_C.f, a, b.b.y);
                d_mult8v(l_C.g, a, b.b.z);
                d_mult8v(l_C.h, a, b.b.w);
            }

            Swap(s_A1, s_A2);
            Swap(s_B1, s_B2);
        }

        float *p_C = d_C + ((blockIdx.x << 7) + (x_c << 2)) + ((blockIdx.y << 7) + (y_c << 2)) * ldc;
        d_store8(p_C, l_C.a);
        p_C += ldc;
        d_store8(p_C, l_C.b);
        p_C += ldc;
        d_store8(p_C, l_C.c);
        p_C += ldc;
        d_store8(p_C, l_C.d);
        p_C += (ldc * 61);
        d_store8(p_C, l_C.e);
        p_C += ldc;
        d_store8(p_C, l_C.f);
        p_C += ldc;
        d_store8(p_C, l_C.g);
        p_C += ldc;
        d_store8(p_C, l_C.h);
    }
}; // namespace fynv

namespace wuk
{
#define IDX2C(i, j, ld) (((j) * (ld)) + (i))

    template <typename T>
    __global__ void
    gemm_32x32_v0(
        int m,
        int n,
        int k,
        T alpha,
        const T *A,
        int ldA,
        const T *B,
        int ldB,
        T beta,
        T *C,
        int ldC)
    {
        for (int global_x = blockIdx.x * blockDim.x + threadIdx.x; global_x < m;
             global_x += gridDim.x * blockDim.x)
            for (int global_y = blockIdx.y * blockDim.y + threadIdx.y; global_y < n;
                 global_y += gridDim.y * blockDim.y)
            {
                T resC = 0;
                for (int i = 0; i < k; ++i)
                    resC += A[IDX2C(global_y, i, ldA)] * B[IDX2C(i, global_x, ldB)];
                resC = resC * alpha + C[IDX2C(global_y, global_x, ldC)] * beta;
                C[IDX2C(global_y, global_x, ldC)] = resC;
            }
    }

    template <typename T>
    __global__ void
    gemm_32x32_v1(
        int m,
        int n,
        int k,
        T alpha,
        const T *A,
        int ldA,
        const T *B,
        int ldB,
        T beta,
        T *C,
        int ldC)
    {
        for (int global_x = blockIdx.x * blockDim.x + threadIdx.x; global_x < m;
             global_x += gridDim.x * blockDim.x)
            for (int global_y = blockIdx.y * blockDim.y + threadIdx.y; global_y < n;
                 global_y += gridDim.y * blockDim.y)
            {
                T resC = 0;
                for (int i = 0; i < k; ++i)
                {
                    const T resA = A[IDX2C(global_x, i, ldA)];
                    const T resB = B[IDX2C(i, global_y, ldB)];
                    resC += resA * resB;
                }
                resC = resC * alpha + C[IDX2C(global_x, global_y, ldC)] * beta;
                C[IDX2C(global_x, global_y, ldC)] = resC;
            }
    }

    template <typename T, int TILE_WIDTH>
    __global__ void
    gemm_32x32_v2(
        int m,
        int n,
        int k,
        T alpha,
        const T *A,
        int ldA,
        const T *B,
        int ldB,
        T beta,
        T *C,
        int ldC)
    {
        for (int global_x = blockIdx.x * blockDim.x + threadIdx.x; global_x < m;
             global_x += gridDim.x * blockDim.x)
            for (int global_y = blockIdx.y * blockDim.y + threadIdx.y; global_y < n;
                 global_y += gridDim.y * blockDim.y)
            {
                T resC = 0;
                __shared__ T sA[TILE_WIDTH][TILE_WIDTH];
                __shared__ T sB[TILE_WIDTH][TILE_WIDTH];
                for (int i = 0; i < k; i += TILE_WIDTH)
                {
                    __syncthreads();
                    sA[threadIdx.x][threadIdx.y] =
                        A[IDX2C(global_x, i + threadIdx.y, ldA)];
                    sB[threadIdx.x][threadIdx.y] =
                        B[IDX2C(i + threadIdx.x, global_y, ldB)];
                    __syncthreads();
                    for (int j = 0; j < TILE_WIDTH; ++j)
                        resC += sA[threadIdx.x][j] * sB[j][threadIdx.y];
                }
                resC = resC * alpha + C[IDX2C(global_x, global_y, ldC)] * beta;
                C[IDX2C(global_x, global_y, ldC)] = resC;
            }
    }

    template <typename T, int TILE_WIDTH>
    __global__ void
    gemm_32x32_v3(
        int m,
        int n,
        int k,
        T alpha,
        const T *A,
        int ldA,
        const T *B,
        int ldB,
        T beta,
        T *C,
        int ldC)
    {
        for (int global_x = blockIdx.x * blockDim.x + threadIdx.x; global_x < m;
             global_x += gridDim.x * blockDim.x)
            for (int global_y = blockIdx.y * blockDim.y + threadIdx.y; global_y < n;
                 global_y += gridDim.y * blockDim.y)
            {
                T resC = 0;
                __shared__ T sA[TILE_WIDTH][TILE_WIDTH | 1];
                __shared__ T sB[TILE_WIDTH][TILE_WIDTH | 1];
                for (int i = 0; i < k; i += TILE_WIDTH)
                {
                    __syncthreads();
                    sA[threadIdx.x][threadIdx.y] =
                        A[IDX2C(global_x, i + threadIdx.y, ldA)];
                    sB[threadIdx.x][threadIdx.y] =
                        B[IDX2C(i + threadIdx.x, global_y, ldB)];
                    __syncthreads();
                    for (int j = 0; j < TILE_WIDTH; ++j)
                        resC += sA[threadIdx.x][j] * sB[j][threadIdx.y];
                }
                resC = resC * alpha + C[IDX2C(global_x, global_y, ldC)] * beta;
                C[IDX2C(global_x, global_y, ldC)] = resC;
            }
    }

    template <
        typename T,
        typename Tv,
        int TvSize,
        int TWO_BUFFER>
    __global__ __launch_bounds__(256) void gemm_32x32_v4(
        int m,
        int n,
        int k,
        T alpha,
        const T *A,
        int lda,
        const T *B,
        int ldb,
        T beta,
        T *C,
        int ldc)
    {
        A += blockIdx.x << 5;
        B += (blockIdx.y << 5) * ldb;
        C += (blockIdx.x << 5) + (blockIdx.y << 5) * ldc;
        Tv ansC;
        memset(&ansC, 0, sizeof(ansC));

        __shared__ T s_buffer[2048];
        T *s_A = s_buffer;
        T *s_B = s_buffer + 1024;

#if TWO_BUFFER
        __shared__ T s_tbuffer[2048];
        T *s_tA = s_tbuffer;
        T *s_tB = s_tbuffer + 1024;
#endif

        Tv resA = *(Tv *)&A[((threadIdx.x * TvSize) & 31) + ((threadIdx.x * TvSize) >> 5) * lda],
           resB = *(Tv *)&B[((threadIdx.x * TvSize) & 31) + ((threadIdx.x * TvSize) >> 5) * ldb];

        for (int l = 0; l < k; l += 32)
        {
            ((Tv *)s_A)[threadIdx.x] = resA;
            for (int i = 0; i < TvSize; ++i)
                s_B[(((threadIdx.x * TvSize) & 31) << 5) + ((threadIdx.x * TvSize) >> 5)] = ((T *)&resB)[i];
            __syncthreads();

            if (l + 32 < k)
            {
                A += lda << 5;
                B += 32;
                resA = *(Tv *)&A[((threadIdx.x * TvSize) & 31) + ((threadIdx.x * TvSize) >> 5) * lda];
                resB = *(Tv *)&B[((threadIdx.x * TvSize) & 31) + ((threadIdx.x * TvSize) >> 5) * ldb];
            }

            for (int j = 0; j < 32; ++j)
            {
                Tv tmpA = *(Tv *)&s_A[((threadIdx.x * TvSize) & 31) + (j << 5)];
                T tmpB = s_B[(j << 5) + ((threadIdx.x * TvSize) >> 5)];
                for (int i = 0; i < TvSize; ++i)
                    ((T *)&ansC)[i] += ((T *)&tmpA)[i] * tmpB;
            }

#if TWO_BUFFER
            {
                T *tmp_A = s_A;
                s_A = s_tA;
                s_tA = tmp_A;
            }
            {
                T *tmp_B = s_B;
                s_B = s_tB;
                s_tB = tmp_B;
            }
#else
            __syncthreads();
#endif
        }

        {
            Tv *devC = (Tv *)&C[((threadIdx.x * TvSize) & 31) + ((threadIdx.x * TvSize) >> 5) * ldc],
               resC = *devC;
            for (int i = 0; i < TvSize; ++i)
                ((T *)&resC)[i] = alpha * ((T *)&ansC)[i] + beta * ((T *)&resC)[i];
            *devC = resC;
        }
    }

    template <
        typename T,
        typename Tv,
        int TvSize,
        int TWO_BUFFER>
    __global__ __launch_bounds__(256) void gemm_64x64(
        int m,
        int n,
        int k,
        T alpha,
        const T *A,
        int lda,
        const T *B,
        int ldb,
        T beta,
        T *C,
        int ldc)
    {
        A += blockIdx.x << 6;
        B += (blockIdx.y << 6) * ldb;
        C += (blockIdx.x << 6) + (blockIdx.y << 6) * ldc;
        Tv ansC[TvSize];
        memset(ansC, 0, sizeof(ansC));

        __shared__ T s_buffer[2048];
        T *s_A = s_buffer;
        T *s_B = s_buffer + 1024;

#if TWO_BUFFER
        __shared__ T s_tbuffer[2048];
        T *s_tA = s_tbuffer;
        T *s_tB = s_tbuffer + 1024;
#endif

        Tv resA = *(Tv *)&(A[((threadIdx.x * TvSize) & 63) + ((threadIdx.x * TvSize) >> 6) * lda]),
           resB = *(Tv *)&(B[((threadIdx.x * TvSize) & 15) + ((threadIdx.x * TvSize) >> 4) * ldb]);
        for (int l = 0; l < k; l += 16)
        {
            ((Tv *)s_A)[threadIdx.x] = resA;
            for (int i = 0; i < TvSize; ++i)
                s_B[((((threadIdx.x * TvSize) & 15) + i) << 6) + ((threadIdx.x * TvSize) >> 4)] = ((T *)&resB)[i];
            __syncthreads();

            if (l + 16 < k)
            {
                A += lda << 4;
                B += 16;
                resA = *(Tv *)&(A[((threadIdx.x * TvSize) & 63) + ((threadIdx.x * TvSize) >> 6) * lda]);
                resB = *(Tv *)&(B[((threadIdx.x * TvSize) & 15) + ((threadIdx.x * TvSize) >> 4) * ldb]);
            }

            for (int j = 0; j < 16; ++j)
            {
                const Tv
                    tmpA = *(Tv *)&(s_A[((threadIdx.x * TvSize) & 63) + (j << 6)]),
                    tmpB = *(Tv *)&(s_B[(j << 6) + (threadIdx.x >> 4) * TvSize]);
                for (int i = 0; i < TvSize; ++i)
                    for (int h = 0; h < TvSize; ++h)
                        ((T *)&ansC[i])[h] += ((T *)&tmpA)[i] * ((T *)&tmpB)[h];
            }

#if TWO_BUFFER
            {
                T *tmp_A = s_A;
                s_A = s_tA;
                s_tA = tmp_A;
            }
            {
                T *tmp_B = s_B;
                s_B = s_tB;
                s_tB = tmp_B;
            }
#else
            __syncthreads();
#endif
        }
        for (int i = 0; i < TvSize; ++i)
        {
            Tv *devC = (Tv *)&(C[(threadIdx.x & 15) * 4 + ((threadIdx.x >> 4) * 4 + i) * ldc]),
               resC = *devC;
            for (int h = 0; h < TvSize; ++h)
                ((T *)&resC)[h] = alpha * ((T *)&ansC[i])[h] + beta * ((T *)&resC)[h];
            *devC = resC;
        }
    }

    template <
        typename T,
        typename Tv,
        int TvSize,
        int TWO_BUFFER>
    __global__ __launch_bounds__(256) void gemm_128x128(
        int m,
        int n,
        int k,
        T alpha,
        const T *A,
        int lda,
        const T *B,
        int ldb,
        T beta,
        T *C,
        int ldc)
    {
        int x_a = threadIdx.x & 31;
        int y_a = threadIdx.x >> 5;

        int x_b = threadIdx.x & 1;
        int y_b = threadIdx.x >> 1;

        int x_c = threadIdx.x & 15;
        int y_c = threadIdx.x >> 4;

        A += blockIdx.x << 7;
        B += (blockIdx.y << 7) * ldb;
        C += ((blockIdx.x << 7) + (x_c << 2)) + ((blockIdx.y << 7) + (y_c << 2)) * ldc;

        __shared__ T s_buffer[2048];
        T *s_A = s_buffer;
        T *s_B = s_buffer + 1024;

#if TWO_BUFFER
        __shared__ T s_tbuffer[2048];
        T *s_tA = s_tbuffer;
        T *s_tB = s_tbuffer + 1024;
#endif
        Tv ansC[2][2][TvSize];
        memset(ansC, 0, sizeof(ansC));

        Tv resA = ((Tv *)A)[x_a + y_a * (lda >> 2)];
        Tv resB = ((Tv *)B)[x_b + y_b * (ldb >> 2)];

        for (int l = 0; l < k; l += 8)
        {
            ((Tv *)s_A)[threadIdx.x] = resA;
            for (int i = 0; i < TvSize; ++i)
                s_B[(((x_b << 2) + i) << 7) + y_b] = ((T *)&resB)[i];
            __syncthreads();

            if (l + 8 < k)
            {
                A += lda << 3;
                B += 8;
                resA = ((Tv *)A)[x_a + y_a * (lda >> 2)];
                resB = ((Tv *)B)[x_b + y_b * (ldb >> 2)];
            }

#pragma unroll(4)
            for (int j = 0; j < 8; ++j)
            {
                Tv a[2], b[2];
                for (int p = 0; p < 2; ++p)
                    a[p] = ((Tv *)(s_A + (j << 7) + (x_c << 2)))[p << 4];
                for (int p = 0; p < 2; ++p)
                    b[p] = ((Tv *)(s_B + (j << 7) + (y_c << 2)))[p << 4];
                for (int p = 0; p < 2; ++p)
                    for (int q = 0; q < 2; ++q)
                        for (int i = 0; i < TvSize; ++i)
                            for (int j = 0; j < TvSize; ++j)
                                ((T *)&ansC[p][q][i])[j] += ((T *)&a[p])[j] * ((T *)&b[q])[i];
            }

#if TWO_BUFFER
            {
                T *tmp_A = s_A;
                s_A = s_tA;
                s_tA = tmp_A;
            }
            {
                T *tmp_B = s_B;
                s_B = s_tB;
                s_tB = tmp_B;
            }
#else
            __syncthreads();
#endif
        }

        for (int p = 0; p < 2; ++p)
            for (int q = 0; q < 2; ++q)
                for (int i = 0; i < TvSize; ++i)
                {
                    Tv *devC = ((Tv *)(C + ldc * (q * 64 + i))) + (p << 4),
                       resC = *devC;
                    for (int j = 0; j < TvSize; ++j)
                        ((T *)&resC)[j] = alpha * ((T *)&ansC[p][q][i])[j] + beta * ((T *)&resC)[j];
                    *devC = resC;
                }
    }
}; // namespace wuk

//https://github.com/navdeepkk/gpu-gemms
//https://github.com/wjc404/Simple_CUDA_GEMM

struct WuK_Timer
{
    WuK_Timer(const char *tag, float flo, const std::function<void()> &kernel, int test_time = 10)
    {
        float min_time = 9e99;
        while (test_time--)
        {
            cudaEvent_t beg, end;
            cudaEventCreate(&beg);
            cudaEventCreate(&end);
            cudaEventRecord(beg);
            kernel();
            cudaEventRecord(end);
            cudaEventSynchronize(beg);
            cudaEventSynchronize(end);
            float elapsed_time;
            cudaEventElapsedTime(&elapsed_time, beg, end);
            min_time = std::min(min_time, elapsed_time);
        }
        printf("%s: %f ms, %e FLOPS.\n", tag, min_time, flo * 1e3 / min_time);
    }
};
struct WuK_cublas
{
    cublasHandle_t handle;
    WuK_cublas() { cublasCreate(&handle); }
    ~WuK_cublas() { cublasDestroy(handle); }
} wuk_cublas;
const float alpha = 2, beta = 3;
const cublasOperation_t opA = CUBLAS_OP_N, opB = CUBLAS_OP_N, opC = CUBLAS_OP_N;
const int m = 1 << 13, n = 1 << 13, k = 1 << 13,
          ldA = opA == CUBLAS_OP_N ? k : m, ldB = opB == CUBLAS_OP_N ? n : k,
          ldC = opC == CUBLAS_OP_N ? n : m;
thrust::device_vector<float> dA(m *k, 1), dB(k *n, 1), dC(m *n, 0);

int main()
{
    WuK_Timer(
        "cublasSgemm", 2.0 * m * k * n,
        [&] {
            cublasSgemm(
                wuk_cublas.handle, opA, opB, m, n, k, &alpha,
                thrust::raw_pointer_cast(dA.data()), ldA,
                thrust::raw_pointer_cast(dB.data()), ldB, &beta,
                thrust::raw_pointer_cast(dC.data()), ldC);
        });
    WuK_Timer(
        "Alcanderian::cuda_kernel_sgemm_1", 2.0 * m * k * n,
        [&] {
            const int TILE_WIDTH = 32;
            const dim3 blockDim(32, 32),
                gridDim((m + blockDim.x - 1) / blockDim.x,
                        (n + blockDim.y - 1) / blockDim.y);
            assert(opA == CUBLAS_OP_N);
            assert(opB == CUBLAS_OP_N);
            assert(opC == CUBLAS_OP_N);
            assert(m % TILE_WIDTH == 0);
            assert(n % TILE_WIDTH == 0);
            assert(k % TILE_WIDTH == 0);
            assert(TILE_WIDTH == blockDim.x);
            assert(TILE_WIDTH == blockDim.y);
            Alcanderian::cuda_kernel_sgemm_1<<<gridDim, blockDim>>>(
                thrust::raw_pointer_cast(dA.data()),
                thrust::raw_pointer_cast(dB.data()),
                thrust::raw_pointer_cast(dC.data()), n, m, k, alpha, beta);
        });
    WuK_Timer(
        "Alcanderian::cuda_kernel_sgemm_2", 2.0 * m * k * n,
        [&] {
            const int TILE_WIDTH = 32;
            const dim3 blockDim(32, 32),
                gridDim((m + blockDim.x - 1) / blockDim.x,
                        (n + blockDim.y - 1) / blockDim.y);
            assert(opA == CUBLAS_OP_N);
            assert(opB == CUBLAS_OP_N);
            assert(opC == CUBLAS_OP_N);
            assert(m % TILE_WIDTH == 0);
            assert(n % TILE_WIDTH == 0);
            assert(k % TILE_WIDTH == 0);
            assert(TILE_WIDTH == blockDim.x);
            assert(TILE_WIDTH == blockDim.y);
            Alcanderian::cuda_kernel_sgemm_2<<<gridDim, blockDim>>>(
                thrust::raw_pointer_cast(dA.data()),
                thrust::raw_pointer_cast(dB.data()),
                thrust::raw_pointer_cast(dC.data()), n, m, k, alpha, beta);
        });
    WuK_Timer(
        "Alcanderian::cuda_kernel_sgemm_3", 2.0 * m * k * n,
        [&] {
            const int TILE_WIDTH = 32;
            const dim3 blockDim(32, 32),
                gridDim((m + blockDim.x - 1) / blockDim.x,
                        (n + blockDim.y - 1) / blockDim.y);
            assert(opA == CUBLAS_OP_N);
            assert(opB == CUBLAS_OP_N);
            assert(opC == CUBLAS_OP_N);
            assert(m % TILE_WIDTH == 0);
            assert(n % TILE_WIDTH == 0);
            assert(k % TILE_WIDTH == 0);
            assert(TILE_WIDTH == blockDim.x);
            assert(TILE_WIDTH == blockDim.y);
            Alcanderian::cuda_kernel_sgemm_3<<<gridDim, blockDim>>>(
                thrust::raw_pointer_cast(dA.data()),
                thrust::raw_pointer_cast(dB.data()),
                thrust::raw_pointer_cast(dC.data()), n, m, k, alpha, beta);
        });
    WuK_Timer(
        "fynv::g_fgemm", 2.0 * m * k * n,
        [&] {
            const int TILE_WIDTH = 128;
            const dim3 blockDim(256),
                gridDim(m / TILE_WIDTH, n / TILE_WIDTH);
            assert(opA == CUBLAS_OP_N);
            assert(opB == CUBLAS_OP_N);
            assert(opC == CUBLAS_OP_N);
            assert(m % TILE_WIDTH == 0);
            assert(n % TILE_WIDTH == 0);
            assert(k % TILE_WIDTH == 0);
            fynv::g_fgemm<<<gridDim, blockDim>>>(
                thrust::raw_pointer_cast(dC.data()),
                thrust::raw_pointer_cast(dA.data()),
                thrust::raw_pointer_cast(dB.data()),
                k, ldA, ldB, ldC);
        });
    WuK_Timer(
        "wuk::gemm_32x32_v0", 2.0 * m * k * n,
        [&] {
            const dim3 blockDim(32, 32),
                gridDim((m + blockDim.x - 1) / blockDim.x,
                        (n + blockDim.y - 1) / blockDim.y);
            assert(opA == CUBLAS_OP_N);
            assert(opB == CUBLAS_OP_N);
            assert(opC == CUBLAS_OP_N);
            wuk::gemm_32x32_v0<float><<<gridDim, blockDim>>>(
                m, n, k, alpha, thrust::raw_pointer_cast(dA.data()), ldA,
                thrust::raw_pointer_cast(dB.data()), ldB, beta,
                thrust::raw_pointer_cast(dC.data()), ldC);
        });
    WuK_Timer(
        "wuk::gemm_32x32_v1", 2.0 * m * k * n,
        [&] {
            const dim3 blockDim(32, 32),
                gridDim((m + blockDim.x - 1) / blockDim.x,
                        (n + blockDim.y - 1) / blockDim.y);
            assert(opA == CUBLAS_OP_N);
            assert(opB == CUBLAS_OP_N);
            assert(opC == CUBLAS_OP_N);
            wuk::gemm_32x32_v1<float><<<gridDim, blockDim>>>(
                m, n, k, alpha, thrust::raw_pointer_cast(dA.data()), ldA,
                thrust::raw_pointer_cast(dB.data()), ldB, beta,
                thrust::raw_pointer_cast(dC.data()), ldC);
        });
    WuK_Timer(
        "wuk::gemm_32x32_v2", 2.0 * m * k * n,
        [&] {
            const int TILE_WIDTH = 32;
            const dim3 blockDim(32, 32),
                gridDim((m + blockDim.x - 1) / blockDim.x,
                        (n + blockDim.y - 1) / blockDim.y);
            assert(opA == CUBLAS_OP_N);
            assert(opB == CUBLAS_OP_N);
            assert(opC == CUBLAS_OP_N);
            assert(m % TILE_WIDTH == 0);
            assert(n % TILE_WIDTH == 0);
            assert(k % TILE_WIDTH == 0);
            assert(TILE_WIDTH == blockDim.x);
            assert(TILE_WIDTH == blockDim.y);
            wuk::gemm_32x32_v2<float, TILE_WIDTH><<<gridDim, blockDim>>>(
                m, n, k, alpha, thrust::raw_pointer_cast(dA.data()), ldA,
                thrust::raw_pointer_cast(dB.data()), ldB, beta,
                thrust::raw_pointer_cast(dC.data()), ldC);
        });
    WuK_Timer(
        "wuk::gemm_32x32_v3", 2.0 * m * k * n,
        [&] {
            const int TILE_WIDTH = 32;
            const dim3 blockDim(32, 32),
                gridDim((m + blockDim.x - 1) / blockDim.x,
                        (n + blockDim.y - 1) / blockDim.y);
            assert(opA == CUBLAS_OP_N);
            assert(opB == CUBLAS_OP_N);
            assert(opC == CUBLAS_OP_N);
            assert(m % TILE_WIDTH == 0);
            assert(n % TILE_WIDTH == 0);
            assert(k % TILE_WIDTH == 0);
            assert(TILE_WIDTH == blockDim.x);
            assert(TILE_WIDTH == blockDim.y);
            wuk::gemm_32x32_v3<float, TILE_WIDTH><<<gridDim, blockDim>>>(
                m, n, k, alpha, thrust::raw_pointer_cast(dA.data()), ldA,
                thrust::raw_pointer_cast(dB.data()), ldB, beta,
                thrust::raw_pointer_cast(dC.data()), ldC);
        });
    WuK_Timer(
        "wuk::gemm_32x32_v4", 2.0 * m * k * n,
        [&] {
            const int TILE_WIDTH = 32;
            const dim3 blockDim(256, 1),
                gridDim((m + TILE_WIDTH - 1) / TILE_WIDTH,
                        (n + TILE_WIDTH - 1) / TILE_WIDTH);
            assert(opA == CUBLAS_OP_N);
            assert(opB == CUBLAS_OP_N);
            assert(opC == CUBLAS_OP_N);
            assert(m % TILE_WIDTH == 0);
            assert(n % TILE_WIDTH == 0);
            assert(k % TILE_WIDTH == 0);
            wuk::gemm_32x32_v4<float, float4, 4, 1><<<gridDim, blockDim>>>(
                m, n, k, alpha, thrust::raw_pointer_cast(dA.data()), ldA,
                thrust::raw_pointer_cast(dB.data()), ldB, beta,
                thrust::raw_pointer_cast(dC.data()), ldC);
        });
    WuK_Timer(
        "wuk::gemm_64x64", 2.0 * m * k * n,
        [&] {
            const int TILE_WIDTH = 64;
            const dim3 blockDim(256, 1),
                gridDim((m + TILE_WIDTH - 1) / TILE_WIDTH,
                        (n + TILE_WIDTH - 1) / TILE_WIDTH);
            assert(opA == CUBLAS_OP_N);
            assert(opB == CUBLAS_OP_N);
            assert(opC == CUBLAS_OP_N);
            assert(m % TILE_WIDTH == 0);
            assert(n % TILE_WIDTH == 0);
            assert(k % 16 == 0);
            wuk::gemm_64x64<float, float4, 4, 0><<<gridDim, blockDim>>>(
                m, n, k, alpha, thrust::raw_pointer_cast(dA.data()), ldA,
                thrust::raw_pointer_cast(dB.data()), ldB, beta,
                thrust::raw_pointer_cast(dC.data()), ldC);
        });
    WuK_Timer(
        "wuk::gemm_128x128", 2.0 * m * k * n,
        [&] {
            const int TILE_WIDTH = 128;
            const dim3 blockDim(256),
                gridDim(m / TILE_WIDTH, n / TILE_WIDTH);
            assert(opA == CUBLAS_OP_N);
            assert(opB == CUBLAS_OP_N);
            assert(opC == CUBLAS_OP_N);
            assert(m % TILE_WIDTH == 0);
            assert(n % TILE_WIDTH == 0);
            assert(k % TILE_WIDTH == 0);
            wuk::gemm_128x128<float, float4, 4, 1><<<gridDim, blockDim>>>(
                m, n, k, alpha, thrust::raw_pointer_cast(dA.data()), ldA,
                thrust::raw_pointer_cast(dB.data()), ldB, beta,
                thrust::raw_pointer_cast(dC.data()), ldC);
        });
}
```

### `gemm.ptx`

{% raw %}

```asm
//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	_ZN6thrust8cuda_cub3cub11EmptyKernelIvEEvv
// _ZZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmffE5a_sub has been demoted
// _ZZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmffE5b_sub has been demoted
// _ZZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmffE5a_sub has been demoted
// _ZZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmffE5b_sub has been demoted
// _ZZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmffE5a_sub has been demoted
// _ZZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmffE5b_sub has been demoted
// _ZZN4fynv7g_fgemmEPfPKfS2_iiiiE4smem has been demoted
// _ZZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sA has been demoted
// _ZZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sB has been demoted
// _ZZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sA has been demoted
// _ZZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sB has been demoted
// _ZZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_iE8s_buffer has been demoted
// _ZZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_iE8s_buffer has been demoted
// _ZZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_iE8s_buffer has been demoted
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust6system6detail10sequential3seqE[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust8cuda_cub3parE[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust3seqE[1];
.global .align 1 .b8 _ZN61_INTERNAL_39_tmpxft_0006477a_00000000_6_gemm_cpp1_ii_6c2907446thrust6deviceE[1];

.visible .entry _ZN6thrust8cuda_cub3cub11EmptyKernelIvEEvv(

)
{



	ret;
}

	// .globl	_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEES9_mEEvT0_T1_
.visible .entry _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEES9_mEEvT0_T1_(
	.param .align 8 .b8 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEES9_mEEvT0_T1__param_0[16],
	.param .u64 _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEES9_mEEvT0_T1__param_1
)
.maxntid 256, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd2, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEES9_mEEvT0_T1__param_0];
	ld.param.f32 	%f1, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEES9_mEEvT0_T1__param_0+8];
	ld.param.u64 	%rd7, [_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_fill7functorINS_10device_ptrIfEEfEEmEES9_mEEvT0_T1__param_1];
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r4, %r3, 9;
	cvt.u64.u32	%rd1, %r4;
	sub.s64 	%rd8, %rd7, %rd1;
	setp.lt.u64	%p1, %rd8, 512;
	cvt.u32.u64	%r5, %rd8;
	selp.b32	%r1, %r5, 512, %p1;
	setp.eq.s32	%p2, %r1, 512;
	@%p2 bra 	BB1_7;
	bra.uni 	BB1_1;

BB1_7:
	mov.u32 	%r17, %tid.x;
	cvt.s64.s32	%rd21, %r17;
	add.s64 	%rd22, %rd21, %rd1;
	shl.b64 	%rd23, %rd22, 2;
	add.s64 	%rd5, %rd2, %rd23;
	setp.eq.s64	%p8, %rd5, 0;
	@%p8 bra 	BB1_9;

	cvta.to.global.u64 	%rd24, %rd5;
	st.global.f32 	[%rd24], %f1;

BB1_9:
	add.s32 	%r19, %r17, 256;
	cvt.s64.s32	%rd25, %r19;
	add.s64 	%rd27, %rd25, %rd1;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd6, %rd2, %rd28;
	setp.eq.s64	%p9, %rd6, 0;
	@%p9 bra 	BB1_11;

	cvta.to.global.u64 	%rd29, %rd6;
	st.global.f32 	[%rd29], %f1;
	bra.uni 	BB1_11;

BB1_1:
	mov.u32 	%r6, %tid.x;
	setp.ge.s32	%p3, %r6, %r1;
	@%p3 bra 	BB1_4;

	cvt.s64.s32	%rd9, %r6;
	add.s64 	%rd11, %rd9, %rd1;
	shl.b64 	%rd12, %rd11, 2;
	add.s64 	%rd3, %rd2, %rd12;
	setp.eq.s64	%p4, %rd3, 0;
	@%p4 bra 	BB1_4;

	cvta.to.global.u64 	%rd13, %rd3;
	st.global.f32 	[%rd13], %f1;

BB1_4:
	add.s32 	%r2, %r6, 256;
	setp.ge.s32	%p6, %r2, %r1;
	@%p6 bra 	BB1_11;

	cvt.s64.s32	%rd16, %r2;
	add.s64 	%rd18, %rd16, %rd1;
	shl.b64 	%rd19, %rd18, 2;
	add.s64 	%rd4, %rd2, %rd19;
	setp.eq.s64	%p7, %rd4, 0;
	@%p7 bra 	BB1_11;

	cvta.to.global.u64 	%rd20, %rd4;
	st.global.f32 	[%rd20], %f1;

BB1_11:
	ret;
}

	// .globl	_ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff
.visible .entry _ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff(
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_0,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_1,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_2,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_3,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_4,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_5,
	.param .f32 _ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_6,
	.param .f32 _ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_7
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<110>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<29>;
	// demoted variable
	.shared .align 4 .b8 _ZZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmffE5a_sub[4096];
	// demoted variable
	.shared .align 4 .b8 _ZZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmffE5b_sub[4096];

	ld.param.u64 	%rd7, [_ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_0];
	ld.param.u64 	%rd8, [_ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_1];
	ld.param.u64 	%rd9, [_ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_2];
	ld.param.u64 	%rd10, [_ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_3];
	ld.param.u64 	%rd11, [_ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_4];
	ld.param.u64 	%rd12, [_ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_5];
	ld.param.f32 	%f4, [_ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_6];
	ld.param.f32 	%f5, [_ZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmff_param_7];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r10, %r9, 5;
	add.s32 	%r11, %r10, %r1;
	mov.u32 	%r12, %ctaid.y;
	shl.b32 	%r13, %r12, 5;
	mov.u32 	%r2, %tid.y;
	add.s32 	%r14, %r13, %r2;
	shr.u64 	%rd13, %rd12, 5;
	cvt.u32.u64	%r15, %rd13;
	and.b64  	%rd14, %rd12, 31;
	setp.ne.s64	%p1, %rd14, 0;
	selp.u32	%r16, 1, 0, %p1;
	add.s32 	%r3, %r16, %r15;
	cvt.s64.s32	%rd1, %r11;
	cvt.s64.s32	%rd2, %r14;
	mov.f32 	%f109, 0f00000000;
	setp.lt.s32	%p2, %r3, 1;
	@%p2 bra 	BB2_7;

	shl.b32 	%r18, %r1, 7;
	mov.u32 	%r19, _ZZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmffE5a_sub;
	add.s32 	%r20, %r19, %r18;
	shl.b32 	%r21, %r2, 2;
	add.s32 	%r4, %r20, %r21;
	mov.u32 	%r22, _ZZN11Alcanderian19cuda_kernel_sgemm_1EPfS0_S0_mmmffE5b_sub;
	add.s32 	%r23, %r22, %r18;
	add.s32 	%r5, %r23, %r21;
	mul.lo.s64 	%rd3, %rd1, %rd12;
	mov.f32 	%f109, 0f00000000;
	mov.u32 	%r17, 0;
	cvta.to.global.u64 	%rd16, %rd7;
	cvta.to.global.u64 	%rd21, %rd8;
	mov.u32 	%r37, %r17;

BB2_2:
	shl.b32 	%r7, %r37, 5;
	add.s32 	%r25, %r7, %r2;
	st.shared.u32 	[%r4], %r17;
	st.shared.u32 	[%r5], %r17;
	cvt.s64.s32	%rd4, %r25;
	setp.ge.u64	%p3, %rd4, %rd12;
	setp.ge.u64	%p4, %rd1, %rd11;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	BB2_4;

	add.s64 	%rd15, %rd4, %rd3;
	shl.b64 	%rd17, %rd15, 2;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f8, [%rd18];
	st.shared.f32 	[%r4], %f8;

BB2_4:
	setp.ge.u64	%p6, %rd2, %rd10;
	add.s32 	%r28, %r7, %r1;
	cvt.s64.s32	%rd5, %r28;
	setp.ge.u64	%p7, %rd5, %rd12;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	BB2_6;

	mul.lo.s64 	%rd19, %rd5, %rd10;
	add.s64 	%rd20, %rd19, %rd2;
	shl.b64 	%rd22, %rd20, 2;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.f32 	%f9, [%rd23];
	st.shared.f32 	[%r5], %f9;

BB2_6:
	bar.sync 	0;
	add.s32 	%r36, %r22, %r21;
	ld.shared.f32 	%f10, [%r36];
	ld.shared.f32 	%f11, [%r20];
	fma.rn.f32 	%f12, %f11, %f10, %f109;
	ld.shared.f32 	%f13, [%r36+128];
	ld.shared.f32 	%f14, [%r20+4];
	fma.rn.f32 	%f15, %f14, %f13, %f12;
	ld.shared.f32 	%f16, [%r36+256];
	ld.shared.f32 	%f17, [%r20+8];
	fma.rn.f32 	%f18, %f17, %f16, %f15;
	ld.shared.f32 	%f19, [%r36+384];
	ld.shared.f32 	%f20, [%r20+12];
	fma.rn.f32 	%f21, %f20, %f19, %f18;
	ld.shared.f32 	%f22, [%r36+512];
	ld.shared.f32 	%f23, [%r20+16];
	fma.rn.f32 	%f24, %f23, %f22, %f21;
	ld.shared.f32 	%f25, [%r36+640];
	ld.shared.f32 	%f26, [%r20+20];
	fma.rn.f32 	%f27, %f26, %f25, %f24;
	ld.shared.f32 	%f28, [%r36+768];
	ld.shared.f32 	%f29, [%r20+24];
	fma.rn.f32 	%f30, %f29, %f28, %f27;
	ld.shared.f32 	%f31, [%r36+896];
	ld.shared.f32 	%f32, [%r20+28];
	fma.rn.f32 	%f33, %f32, %f31, %f30;
	ld.shared.f32 	%f34, [%r36+1024];
	ld.shared.f32 	%f35, [%r20+32];
	fma.rn.f32 	%f36, %f35, %f34, %f33;
	ld.shared.f32 	%f37, [%r36+1152];
	ld.shared.f32 	%f38, [%r20+36];
	fma.rn.f32 	%f39, %f38, %f37, %f36;
	ld.shared.f32 	%f40, [%r36+1280];
	ld.shared.f32 	%f41, [%r20+40];
	fma.rn.f32 	%f42, %f41, %f40, %f39;
	ld.shared.f32 	%f43, [%r36+1408];
	ld.shared.f32 	%f44, [%r20+44];
	fma.rn.f32 	%f45, %f44, %f43, %f42;
	ld.shared.f32 	%f46, [%r36+1536];
	ld.shared.f32 	%f47, [%r20+48];
	fma.rn.f32 	%f48, %f47, %f46, %f45;
	ld.shared.f32 	%f49, [%r36+1664];
	ld.shared.f32 	%f50, [%r20+52];
	fma.rn.f32 	%f51, %f50, %f49, %f48;
	ld.shared.f32 	%f52, [%r36+1792];
	ld.shared.f32 	%f53, [%r20+56];
	fma.rn.f32 	%f54, %f53, %f52, %f51;
	ld.shared.f32 	%f55, [%r36+1920];
	ld.shared.f32 	%f56, [%r20+60];
	fma.rn.f32 	%f57, %f56, %f55, %f54;
	ld.shared.f32 	%f58, [%r36+2048];
	ld.shared.f32 	%f59, [%r20+64];
	fma.rn.f32 	%f60, %f59, %f58, %f57;
	ld.shared.f32 	%f61, [%r36+2176];
	ld.shared.f32 	%f62, [%r20+68];
	fma.rn.f32 	%f63, %f62, %f61, %f60;
	ld.shared.f32 	%f64, [%r36+2304];
	ld.shared.f32 	%f65, [%r20+72];
	fma.rn.f32 	%f66, %f65, %f64, %f63;
	ld.shared.f32 	%f67, [%r36+2432];
	ld.shared.f32 	%f68, [%r20+76];
	fma.rn.f32 	%f69, %f68, %f67, %f66;
	ld.shared.f32 	%f70, [%r36+2560];
	ld.shared.f32 	%f71, [%r20+80];
	fma.rn.f32 	%f72, %f71, %f70, %f69;
	ld.shared.f32 	%f73, [%r36+2688];
	ld.shared.f32 	%f74, [%r20+84];
	fma.rn.f32 	%f75, %f74, %f73, %f72;
	ld.shared.f32 	%f76, [%r36+2816];
	ld.shared.f32 	%f77, [%r20+88];
	fma.rn.f32 	%f78, %f77, %f76, %f75;
	ld.shared.f32 	%f79, [%r36+2944];
	ld.shared.f32 	%f80, [%r20+92];
	fma.rn.f32 	%f81, %f80, %f79, %f78;
	ld.shared.f32 	%f82, [%r36+3072];
	ld.shared.f32 	%f83, [%r20+96];
	fma.rn.f32 	%f84, %f83, %f82, %f81;
	ld.shared.f32 	%f85, [%r36+3200];
	ld.shared.f32 	%f86, [%r20+100];
	fma.rn.f32 	%f87, %f86, %f85, %f84;
	ld.shared.f32 	%f88, [%r36+3328];
	ld.shared.f32 	%f89, [%r20+104];
	fma.rn.f32 	%f90, %f89, %f88, %f87;
	ld.shared.f32 	%f91, [%r36+3456];
	ld.shared.f32 	%f92, [%r20+108];
	fma.rn.f32 	%f93, %f92, %f91, %f90;
	ld.shared.f32 	%f94, [%r36+3584];
	ld.shared.f32 	%f95, [%r20+112];
	fma.rn.f32 	%f96, %f95, %f94, %f93;
	ld.shared.f32 	%f97, [%r36+3712];
	ld.shared.f32 	%f98, [%r20+116];
	fma.rn.f32 	%f99, %f98, %f97, %f96;
	ld.shared.f32 	%f100, [%r36+3840];
	ld.shared.f32 	%f101, [%r20+120];
	fma.rn.f32 	%f102, %f101, %f100, %f99;
	ld.shared.f32 	%f103, [%r36+3968];
	ld.shared.f32 	%f104, [%r20+124];
	fma.rn.f32 	%f109, %f104, %f103, %f102;
	bar.sync 	0;
	add.s32 	%r37, %r37, 1;
	setp.lt.s32	%p9, %r37, %r3;
	@%p9 bra 	BB2_2;

BB2_7:
	setp.ge.u64	%p10, %rd2, %rd10;
	setp.ge.u64	%p11, %rd1, %rd11;
	or.pred  	%p12, %p11, %p10;
	@%p12 bra 	BB2_9;

	mul.lo.s64 	%rd24, %rd1, %rd10;
	add.s64 	%rd25, %rd24, %rd2;
	cvta.to.global.u64 	%rd26, %rd9;
	shl.b64 	%rd27, %rd25, 2;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.f32 	%f105, [%rd28];
	mul.f32 	%f106, %f105, %f5;
	fma.rn.f32 	%f107, %f109, %f4, %f106;
	st.global.f32 	[%rd28], %f107;

BB2_9:
	ret;
}

	// .globl	_ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff
.visible .entry _ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff(
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_0,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_1,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_2,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_3,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_4,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_5,
	.param .f32 _ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_6,
	.param .f32 _ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_7
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<110>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<29>;
	// demoted variable
	.shared .align 4 .b8 _ZZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmffE5a_sub[4224];
	// demoted variable
	.shared .align 4 .b8 _ZZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmffE5b_sub[4224];

	ld.param.u64 	%rd7, [_ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_0];
	ld.param.u64 	%rd8, [_ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_1];
	ld.param.u64 	%rd9, [_ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_2];
	ld.param.u64 	%rd10, [_ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_3];
	ld.param.u64 	%rd11, [_ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_4];
	ld.param.u64 	%rd12, [_ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_5];
	ld.param.f32 	%f4, [_ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_6];
	ld.param.f32 	%f5, [_ZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmff_param_7];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r10, %r9, 5;
	add.s32 	%r11, %r10, %r1;
	mov.u32 	%r12, %ctaid.y;
	shl.b32 	%r13, %r12, 5;
	mov.u32 	%r2, %tid.y;
	add.s32 	%r14, %r13, %r2;
	shr.u64 	%rd13, %rd12, 5;
	cvt.u32.u64	%r15, %rd13;
	and.b64  	%rd14, %rd12, 31;
	setp.ne.s64	%p1, %rd14, 0;
	selp.u32	%r16, 1, 0, %p1;
	add.s32 	%r3, %r16, %r15;
	cvt.s64.s32	%rd1, %r11;
	cvt.s64.s32	%rd2, %r14;
	mov.f32 	%f109, 0f00000000;
	setp.lt.s32	%p2, %r3, 1;
	@%p2 bra 	BB3_7;

	mul.lo.s32 	%r18, %r1, 132;
	mov.u32 	%r19, _ZZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmffE5a_sub;
	add.s32 	%r20, %r19, %r18;
	shl.b32 	%r21, %r2, 2;
	add.s32 	%r4, %r20, %r21;
	mov.u32 	%r22, _ZZN11Alcanderian19cuda_kernel_sgemm_2EPfS0_S0_mmmffE5b_sub;
	add.s32 	%r23, %r22, %r18;
	add.s32 	%r5, %r23, %r21;
	mul.lo.s64 	%rd3, %rd1, %rd12;
	mov.f32 	%f109, 0f00000000;
	mov.u32 	%r17, 0;
	cvta.to.global.u64 	%rd16, %rd7;
	cvta.to.global.u64 	%rd21, %rd8;
	mov.u32 	%r36, %r17;

BB3_2:
	shl.b32 	%r7, %r36, 5;
	add.s32 	%r25, %r7, %r2;
	st.shared.u32 	[%r4], %r17;
	st.shared.u32 	[%r5], %r17;
	cvt.s64.s32	%rd4, %r25;
	setp.ge.u64	%p3, %rd4, %rd12;
	setp.ge.u64	%p4, %rd1, %rd11;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	BB3_4;

	add.s64 	%rd15, %rd4, %rd3;
	shl.b64 	%rd17, %rd15, 2;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f8, [%rd18];
	st.shared.f32 	[%r4], %f8;

BB3_4:
	setp.ge.u64	%p6, %rd2, %rd10;
	add.s32 	%r28, %r7, %r1;
	cvt.s64.s32	%rd5, %r28;
	setp.ge.u64	%p7, %rd5, %rd12;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	BB3_6;

	mul.lo.s64 	%rd19, %rd5, %rd10;
	add.s64 	%rd20, %rd19, %rd2;
	shl.b64 	%rd22, %rd20, 2;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.f32 	%f9, [%rd23];
	st.shared.f32 	[%r5], %f9;

BB3_6:
	bar.sync 	0;
	mad.lo.s32 	%r31, %r1, 132, %r19;
	add.s32 	%r35, %r22, %r21;
	ld.shared.f32 	%f10, [%r35];
	ld.shared.f32 	%f11, [%r31];
	fma.rn.f32 	%f12, %f11, %f10, %f109;
	ld.shared.f32 	%f13, [%r35+132];
	ld.shared.f32 	%f14, [%r31+4];
	fma.rn.f32 	%f15, %f14, %f13, %f12;
	ld.shared.f32 	%f16, [%r35+264];
	ld.shared.f32 	%f17, [%r31+8];
	fma.rn.f32 	%f18, %f17, %f16, %f15;
	ld.shared.f32 	%f19, [%r35+396];
	ld.shared.f32 	%f20, [%r31+12];
	fma.rn.f32 	%f21, %f20, %f19, %f18;
	ld.shared.f32 	%f22, [%r35+528];
	ld.shared.f32 	%f23, [%r31+16];
	fma.rn.f32 	%f24, %f23, %f22, %f21;
	ld.shared.f32 	%f25, [%r35+660];
	ld.shared.f32 	%f26, [%r31+20];
	fma.rn.f32 	%f27, %f26, %f25, %f24;
	ld.shared.f32 	%f28, [%r35+792];
	ld.shared.f32 	%f29, [%r31+24];
	fma.rn.f32 	%f30, %f29, %f28, %f27;
	ld.shared.f32 	%f31, [%r35+924];
	ld.shared.f32 	%f32, [%r31+28];
	fma.rn.f32 	%f33, %f32, %f31, %f30;
	ld.shared.f32 	%f34, [%r35+1056];
	ld.shared.f32 	%f35, [%r31+32];
	fma.rn.f32 	%f36, %f35, %f34, %f33;
	ld.shared.f32 	%f37, [%r35+1188];
	ld.shared.f32 	%f38, [%r31+36];
	fma.rn.f32 	%f39, %f38, %f37, %f36;
	ld.shared.f32 	%f40, [%r35+1320];
	ld.shared.f32 	%f41, [%r31+40];
	fma.rn.f32 	%f42, %f41, %f40, %f39;
	ld.shared.f32 	%f43, [%r35+1452];
	ld.shared.f32 	%f44, [%r31+44];
	fma.rn.f32 	%f45, %f44, %f43, %f42;
	ld.shared.f32 	%f46, [%r35+1584];
	ld.shared.f32 	%f47, [%r31+48];
	fma.rn.f32 	%f48, %f47, %f46, %f45;
	ld.shared.f32 	%f49, [%r35+1716];
	ld.shared.f32 	%f50, [%r31+52];
	fma.rn.f32 	%f51, %f50, %f49, %f48;
	ld.shared.f32 	%f52, [%r35+1848];
	ld.shared.f32 	%f53, [%r31+56];
	fma.rn.f32 	%f54, %f53, %f52, %f51;
	ld.shared.f32 	%f55, [%r35+1980];
	ld.shared.f32 	%f56, [%r31+60];
	fma.rn.f32 	%f57, %f56, %f55, %f54;
	ld.shared.f32 	%f58, [%r35+2112];
	ld.shared.f32 	%f59, [%r31+64];
	fma.rn.f32 	%f60, %f59, %f58, %f57;
	ld.shared.f32 	%f61, [%r35+2244];
	ld.shared.f32 	%f62, [%r31+68];
	fma.rn.f32 	%f63, %f62, %f61, %f60;
	ld.shared.f32 	%f64, [%r35+2376];
	ld.shared.f32 	%f65, [%r31+72];
	fma.rn.f32 	%f66, %f65, %f64, %f63;
	ld.shared.f32 	%f67, [%r35+2508];
	ld.shared.f32 	%f68, [%r31+76];
	fma.rn.f32 	%f69, %f68, %f67, %f66;
	ld.shared.f32 	%f70, [%r35+2640];
	ld.shared.f32 	%f71, [%r31+80];
	fma.rn.f32 	%f72, %f71, %f70, %f69;
	ld.shared.f32 	%f73, [%r35+2772];
	ld.shared.f32 	%f74, [%r31+84];
	fma.rn.f32 	%f75, %f74, %f73, %f72;
	ld.shared.f32 	%f76, [%r35+2904];
	ld.shared.f32 	%f77, [%r31+88];
	fma.rn.f32 	%f78, %f77, %f76, %f75;
	ld.shared.f32 	%f79, [%r35+3036];
	ld.shared.f32 	%f80, [%r31+92];
	fma.rn.f32 	%f81, %f80, %f79, %f78;
	ld.shared.f32 	%f82, [%r35+3168];
	ld.shared.f32 	%f83, [%r31+96];
	fma.rn.f32 	%f84, %f83, %f82, %f81;
	ld.shared.f32 	%f85, [%r35+3300];
	ld.shared.f32 	%f86, [%r31+100];
	fma.rn.f32 	%f87, %f86, %f85, %f84;
	ld.shared.f32 	%f88, [%r35+3432];
	ld.shared.f32 	%f89, [%r31+104];
	fma.rn.f32 	%f90, %f89, %f88, %f87;
	ld.shared.f32 	%f91, [%r35+3564];
	ld.shared.f32 	%f92, [%r31+108];
	fma.rn.f32 	%f93, %f92, %f91, %f90;
	ld.shared.f32 	%f94, [%r35+3696];
	ld.shared.f32 	%f95, [%r31+112];
	fma.rn.f32 	%f96, %f95, %f94, %f93;
	ld.shared.f32 	%f97, [%r35+3828];
	ld.shared.f32 	%f98, [%r31+116];
	fma.rn.f32 	%f99, %f98, %f97, %f96;
	ld.shared.f32 	%f100, [%r35+3960];
	ld.shared.f32 	%f101, [%r31+120];
	fma.rn.f32 	%f102, %f101, %f100, %f99;
	ld.shared.f32 	%f103, [%r35+4092];
	ld.shared.f32 	%f104, [%r31+124];
	fma.rn.f32 	%f109, %f104, %f103, %f102;
	bar.sync 	0;
	add.s32 	%r36, %r36, 1;
	setp.lt.s32	%p9, %r36, %r3;
	@%p9 bra 	BB3_2;

BB3_7:
	setp.ge.u64	%p10, %rd2, %rd10;
	setp.ge.u64	%p11, %rd1, %rd11;
	or.pred  	%p12, %p11, %p10;
	@%p12 bra 	BB3_9;

	mul.lo.s64 	%rd24, %rd1, %rd10;
	add.s64 	%rd25, %rd24, %rd2;
	cvta.to.global.u64 	%rd26, %rd9;
	shl.b64 	%rd27, %rd25, 2;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.f32 	%f105, [%rd28];
	mul.f32 	%f106, %f105, %f5;
	fma.rn.f32 	%f107, %f109, %f4, %f106;
	st.global.f32 	[%rd28], %f107;

BB3_9:
	ret;
}

	// .globl	_ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff
.visible .entry _ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff(
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_0,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_1,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_2,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_3,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_4,
	.param .u64 _ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_5,
	.param .f32 _ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_6,
	.param .f32 _ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_7
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<110>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<29>;
	// demoted variable
	.shared .align 4 .b8 _ZZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmffE5a_sub[4096];
	// demoted variable
	.shared .align 4 .b8 _ZZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmffE5b_sub[4096];

	ld.param.u64 	%rd7, [_ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_0];
	ld.param.u64 	%rd8, [_ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_1];
	ld.param.u64 	%rd9, [_ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_2];
	ld.param.u64 	%rd10, [_ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_3];
	ld.param.u64 	%rd11, [_ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_4];
	ld.param.u64 	%rd12, [_ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_5];
	ld.param.f32 	%f4, [_ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_6];
	ld.param.f32 	%f5, [_ZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmff_param_7];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r9, %ctaid.x;
	shl.b32 	%r10, %r9, 5;
	add.s32 	%r11, %r10, %r1;
	mov.u32 	%r12, %ctaid.y;
	shl.b32 	%r13, %r12, 5;
	mov.u32 	%r2, %tid.y;
	add.s32 	%r14, %r13, %r2;
	shr.u64 	%rd13, %rd12, 5;
	cvt.u32.u64	%r15, %rd13;
	and.b64  	%rd14, %rd12, 31;
	setp.ne.s64	%p1, %rd14, 0;
	selp.u32	%r16, 1, 0, %p1;
	add.s32 	%r3, %r16, %r15;
	cvt.s64.s32	%rd1, %r11;
	cvt.s64.s32	%rd2, %r14;
	mov.f32 	%f109, 0f00000000;
	setp.lt.s32	%p2, %r3, 1;
	@%p2 bra 	BB4_7;

	shl.b32 	%r18, %r1, 7;
	mov.u32 	%r19, _ZZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmffE5a_sub;
	add.s32 	%r20, %r19, %r18;
	shl.b32 	%r21, %r2, 2;
	add.s32 	%r4, %r20, %r21;
	mov.u32 	%r22, _ZZN11Alcanderian19cuda_kernel_sgemm_3EPfS0_S0_mmmffE5b_sub;
	add.s32 	%r23, %r22, %r18;
	add.s32 	%r5, %r23, %r21;
	mul.lo.s64 	%rd3, %rd1, %rd12;
	mov.f32 	%f109, 0f00000000;
	mov.u32 	%r17, 0;
	cvta.to.global.u64 	%rd16, %rd7;
	cvta.to.global.u64 	%rd21, %rd8;
	mov.u32 	%r37, %r17;

BB4_2:
	shl.b32 	%r7, %r37, 5;
	add.s32 	%r25, %r7, %r2;
	st.shared.u32 	[%r4], %r17;
	st.shared.u32 	[%r5], %r17;
	cvt.s64.s32	%rd4, %r25;
	setp.ge.u64	%p3, %rd4, %rd12;
	setp.ge.u64	%p4, %rd1, %rd11;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	BB4_4;

	add.s64 	%rd15, %rd4, %rd3;
	shl.b64 	%rd17, %rd15, 2;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f8, [%rd18];
	st.shared.f32 	[%r4], %f8;

BB4_4:
	setp.ge.u64	%p6, %rd2, %rd10;
	add.s32 	%r28, %r7, %r1;
	cvt.s64.s32	%rd5, %r28;
	setp.ge.u64	%p7, %rd5, %rd12;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	BB4_6;

	mul.lo.s64 	%rd19, %rd5, %rd10;
	add.s64 	%rd20, %rd19, %rd2;
	shl.b64 	%rd22, %rd20, 2;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.f32 	%f9, [%rd23];
	st.shared.f32 	[%r5], %f9;

BB4_6:
	bar.sync 	0;
	add.s32 	%r36, %r22, %r21;
	ld.shared.f32 	%f10, [%r36];
	ld.shared.f32 	%f11, [%r20];
	fma.rn.f32 	%f12, %f11, %f10, %f109;
	ld.shared.f32 	%f13, [%r36+128];
	ld.shared.f32 	%f14, [%r20+4];
	fma.rn.f32 	%f15, %f14, %f13, %f12;
	ld.shared.f32 	%f16, [%r36+256];
	ld.shared.f32 	%f17, [%r20+8];
	fma.rn.f32 	%f18, %f17, %f16, %f15;
	ld.shared.f32 	%f19, [%r36+384];
	ld.shared.f32 	%f20, [%r20+12];
	fma.rn.f32 	%f21, %f20, %f19, %f18;
	ld.shared.f32 	%f22, [%r36+512];
	ld.shared.f32 	%f23, [%r20+16];
	fma.rn.f32 	%f24, %f23, %f22, %f21;
	ld.shared.f32 	%f25, [%r36+640];
	ld.shared.f32 	%f26, [%r20+20];
	fma.rn.f32 	%f27, %f26, %f25, %f24;
	ld.shared.f32 	%f28, [%r36+768];
	ld.shared.f32 	%f29, [%r20+24];
	fma.rn.f32 	%f30, %f29, %f28, %f27;
	ld.shared.f32 	%f31, [%r36+896];
	ld.shared.f32 	%f32, [%r20+28];
	fma.rn.f32 	%f33, %f32, %f31, %f30;
	ld.shared.f32 	%f34, [%r36+1024];
	ld.shared.f32 	%f35, [%r20+32];
	fma.rn.f32 	%f36, %f35, %f34, %f33;
	ld.shared.f32 	%f37, [%r36+1152];
	ld.shared.f32 	%f38, [%r20+36];
	fma.rn.f32 	%f39, %f38, %f37, %f36;
	ld.shared.f32 	%f40, [%r36+1280];
	ld.shared.f32 	%f41, [%r20+40];
	fma.rn.f32 	%f42, %f41, %f40, %f39;
	ld.shared.f32 	%f43, [%r36+1408];
	ld.shared.f32 	%f44, [%r20+44];
	fma.rn.f32 	%f45, %f44, %f43, %f42;
	ld.shared.f32 	%f46, [%r36+1536];
	ld.shared.f32 	%f47, [%r20+48];
	fma.rn.f32 	%f48, %f47, %f46, %f45;
	ld.shared.f32 	%f49, [%r36+1664];
	ld.shared.f32 	%f50, [%r20+52];
	fma.rn.f32 	%f51, %f50, %f49, %f48;
	ld.shared.f32 	%f52, [%r36+1792];
	ld.shared.f32 	%f53, [%r20+56];
	fma.rn.f32 	%f54, %f53, %f52, %f51;
	ld.shared.f32 	%f55, [%r36+1920];
	ld.shared.f32 	%f56, [%r20+60];
	fma.rn.f32 	%f57, %f56, %f55, %f54;
	ld.shared.f32 	%f58, [%r36+2048];
	ld.shared.f32 	%f59, [%r20+64];
	fma.rn.f32 	%f60, %f59, %f58, %f57;
	ld.shared.f32 	%f61, [%r36+2176];
	ld.shared.f32 	%f62, [%r20+68];
	fma.rn.f32 	%f63, %f62, %f61, %f60;
	ld.shared.f32 	%f64, [%r36+2304];
	ld.shared.f32 	%f65, [%r20+72];
	fma.rn.f32 	%f66, %f65, %f64, %f63;
	ld.shared.f32 	%f67, [%r36+2432];
	ld.shared.f32 	%f68, [%r20+76];
	fma.rn.f32 	%f69, %f68, %f67, %f66;
	ld.shared.f32 	%f70, [%r36+2560];
	ld.shared.f32 	%f71, [%r20+80];
	fma.rn.f32 	%f72, %f71, %f70, %f69;
	ld.shared.f32 	%f73, [%r36+2688];
	ld.shared.f32 	%f74, [%r20+84];
	fma.rn.f32 	%f75, %f74, %f73, %f72;
	ld.shared.f32 	%f76, [%r36+2816];
	ld.shared.f32 	%f77, [%r20+88];
	fma.rn.f32 	%f78, %f77, %f76, %f75;
	ld.shared.f32 	%f79, [%r36+2944];
	ld.shared.f32 	%f80, [%r20+92];
	fma.rn.f32 	%f81, %f80, %f79, %f78;
	ld.shared.f32 	%f82, [%r36+3072];
	ld.shared.f32 	%f83, [%r20+96];
	fma.rn.f32 	%f84, %f83, %f82, %f81;
	ld.shared.f32 	%f85, [%r36+3200];
	ld.shared.f32 	%f86, [%r20+100];
	fma.rn.f32 	%f87, %f86, %f85, %f84;
	ld.shared.f32 	%f88, [%r36+3328];
	ld.shared.f32 	%f89, [%r20+104];
	fma.rn.f32 	%f90, %f89, %f88, %f87;
	ld.shared.f32 	%f91, [%r36+3456];
	ld.shared.f32 	%f92, [%r20+108];
	fma.rn.f32 	%f93, %f92, %f91, %f90;
	ld.shared.f32 	%f94, [%r36+3584];
	ld.shared.f32 	%f95, [%r20+112];
	fma.rn.f32 	%f96, %f95, %f94, %f93;
	ld.shared.f32 	%f97, [%r36+3712];
	ld.shared.f32 	%f98, [%r20+116];
	fma.rn.f32 	%f99, %f98, %f97, %f96;
	ld.shared.f32 	%f100, [%r36+3840];
	ld.shared.f32 	%f101, [%r20+120];
	fma.rn.f32 	%f102, %f101, %f100, %f99;
	ld.shared.f32 	%f103, [%r36+3968];
	ld.shared.f32 	%f104, [%r20+124];
	fma.rn.f32 	%f109, %f104, %f103, %f102;
	bar.sync 	0;
	add.s32 	%r37, %r37, 1;
	setp.lt.s32	%p9, %r37, %r3;
	@%p9 bra 	BB4_2;

BB4_7:
	setp.ge.u64	%p10, %rd2, %rd10;
	setp.ge.u64	%p11, %rd1, %rd11;
	or.pred  	%p12, %p11, %p10;
	@%p12 bra 	BB4_9;

	mul.lo.s64 	%rd24, %rd1, %rd10;
	add.s64 	%rd25, %rd24, %rd2;
	cvta.to.global.u64 	%rd26, %rd9;
	shl.b64 	%rd27, %rd25, 2;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.f32 	%f105, [%rd28];
	mul.f32 	%f106, %f105, %f5;
	fma.rn.f32 	%f107, %f109, %f4, %f106;
	st.global.f32 	[%rd28], %f107;

BB4_9:
	ret;
}

	// .globl	_ZN4fynv7g_fgemmEPfPKfS2_iiii
.visible .entry _ZN4fynv7g_fgemmEPfPKfS2_iiii(
	.param .u64 _ZN4fynv7g_fgemmEPfPKfS2_iiii_param_0,
	.param .u64 _ZN4fynv7g_fgemmEPfPKfS2_iiii_param_1,
	.param .u64 _ZN4fynv7g_fgemmEPfPKfS2_iiii_param_2,
	.param .u32 _ZN4fynv7g_fgemmEPfPKfS2_iiii_param_3,
	.param .u32 _ZN4fynv7g_fgemmEPfPKfS2_iiii_param_4,
	.param .u32 _ZN4fynv7g_fgemmEPfPKfS2_iiii_param_5,
	.param .u32 _ZN4fynv7g_fgemmEPfPKfS2_iiii_param_6
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<677>;
	.reg .b32 	%r<90>;
	.reg .b64 	%rd<51>;
	// demoted variable
	.shared .align 4 .b8 _ZZN4fynv7g_fgemmEPfPKfS2_iiiiE4smem[16384];

	ld.param.u64 	%rd11, [_ZN4fynv7g_fgemmEPfPKfS2_iiii_param_1];
	ld.param.u64 	%rd12, [_ZN4fynv7g_fgemmEPfPKfS2_iiii_param_2];
	ld.param.u32 	%r15, [_ZN4fynv7g_fgemmEPfPKfS2_iiii_param_3];
	ld.param.u32 	%r16, [_ZN4fynv7g_fgemmEPfPKfS2_iiii_param_4];
	ld.param.u32 	%r17, [_ZN4fynv7g_fgemmEPfPKfS2_iiii_param_5];
	cvta.to.global.u64 	%rd13, %rd12;
	mov.u32 	%r19, %tid.x;
	and.b32  	%r20, %r19, 31;
	shr.u32 	%r21, %r19, 5;
	and.b32  	%r22, %r19, 1;
	shr.u32 	%r23, %r19, 1;
	mov.u32 	%r24, %ctaid.x;
	shl.b32 	%r25, %r24, 7;
	cvta.to.global.u64 	%rd14, %rd11;
	mul.wide.u32 	%rd15, %r25, 4;
	add.s64 	%rd48, %rd14, %rd15;
	mov.u32 	%r26, %ctaid.y;
	mul.lo.s32 	%r27, %r26, %r17;
	shl.b32 	%r28, %r27, 7;
	mul.wide.u32 	%rd16, %r28, 4;
	add.s64 	%rd47, %rd13, %rd16;
	shr.s32 	%r29, %r16, 2;
	mad.lo.s32 	%r30, %r21, %r29, %r20;
	mul.wide.s32 	%rd17, %r30, 16;
	add.s64 	%rd18, %rd48, %rd17;
	ld.global.v4.f32 	{%f485, %f486, %f487, %f488}, [%rd18];
	shr.s32 	%r31, %r17, 2;
	mad.lo.s32 	%r32, %r23, %r31, %r22;
	mul.wide.s32 	%rd19, %r32, 16;
	add.s64 	%rd3, %rd47, %rd19;
	mov.f32 	%f549, 0f00000000;
	setp.lt.s32	%p1, %r15, 1;
	mov.f32 	%f550, %f549;
	mov.f32 	%f551, %f549;
	mov.f32 	%f552, %f549;
	mov.f32 	%f553, %f549;
	mov.f32 	%f554, %f549;
	mov.f32 	%f555, %f549;
	mov.f32 	%f556, %f549;
	mov.f32 	%f557, %f549;
	mov.f32 	%f558, %f549;
	mov.f32 	%f559, %f549;
	mov.f32 	%f560, %f549;
	mov.f32 	%f561, %f549;
	mov.f32 	%f562, %f549;
	mov.f32 	%f563, %f549;
	mov.f32 	%f564, %f549;
	mov.f32 	%f565, %f549;
	mov.f32 	%f566, %f549;
	mov.f32 	%f567, %f549;
	mov.f32 	%f568, %f549;
	mov.f32 	%f569, %f549;
	mov.f32 	%f570, %f549;
	mov.f32 	%f571, %f549;
	mov.f32 	%f572, %f549;
	mov.f32 	%f573, %f549;
	mov.f32 	%f574, %f549;
	mov.f32 	%f575, %f549;
	mov.f32 	%f576, %f549;
	mov.f32 	%f577, %f549;
	mov.f32 	%f578, %f549;
	mov.f32 	%f579, %f549;
	mov.f32 	%f580, %f549;
	mov.f32 	%f581, %f549;
	mov.f32 	%f582, %f549;
	mov.f32 	%f583, %f549;
	mov.f32 	%f584, %f549;
	mov.f32 	%f585, %f549;
	mov.f32 	%f586, %f549;
	mov.f32 	%f587, %f549;
	mov.f32 	%f588, %f549;
	mov.f32 	%f589, %f549;
	mov.f32 	%f590, %f549;
	mov.f32 	%f591, %f549;
	mov.f32 	%f592, %f549;
	mov.f32 	%f593, %f549;
	mov.f32 	%f594, %f549;
	mov.f32 	%f595, %f549;
	mov.f32 	%f596, %f549;
	mov.f32 	%f597, %f549;
	mov.f32 	%f598, %f549;
	mov.f32 	%f599, %f549;
	mov.f32 	%f600, %f549;
	mov.f32 	%f601, %f549;
	mov.f32 	%f602, %f549;
	mov.f32 	%f603, %f549;
	mov.f32 	%f604, %f549;
	mov.f32 	%f605, %f549;
	mov.f32 	%f606, %f549;
	mov.f32 	%f607, %f549;
	mov.f32 	%f608, %f549;
	mov.f32 	%f609, %f549;
	mov.f32 	%f610, %f549;
	mov.f32 	%f611, %f549;
	mov.f32 	%f612, %f549;
	@%p1 bra 	BB5_7;

	ld.global.v4.f32 	{%f481, %f482, %f483, %f484}, [%rd3];
	mov.u32 	%r82, 0;
	mov.u32 	%r83, _ZZN4fynv7g_fgemmEPfPKfS2_iiiiE4smem;
	add.s32 	%r86, %r83, 12288;
	add.s32 	%r85, %r83, 8192;
	add.s32 	%r84, %r83, 4096;
	mov.f32 	%f549, 0f00000000;
	mov.f32 	%f550, %f549;
	mov.f32 	%f551, %f549;
	mov.f32 	%f552, %f549;
	mov.f32 	%f553, %f549;
	mov.f32 	%f554, %f549;
	mov.f32 	%f555, %f549;
	mov.f32 	%f556, %f549;
	mov.f32 	%f557, %f549;
	mov.f32 	%f558, %f549;
	mov.f32 	%f559, %f549;
	mov.f32 	%f560, %f549;
	mov.f32 	%f561, %f549;
	mov.f32 	%f562, %f549;
	mov.f32 	%f563, %f549;
	mov.f32 	%f564, %f549;
	mov.f32 	%f565, %f549;
	mov.f32 	%f566, %f549;
	mov.f32 	%f567, %f549;
	mov.f32 	%f568, %f549;
	mov.f32 	%f569, %f549;
	mov.f32 	%f570, %f549;
	mov.f32 	%f571, %f549;
	mov.f32 	%f572, %f549;
	mov.f32 	%f573, %f549;
	mov.f32 	%f574, %f549;
	mov.f32 	%f575, %f549;
	mov.f32 	%f576, %f549;
	mov.f32 	%f577, %f549;
	mov.f32 	%f578, %f549;
	mov.f32 	%f579, %f549;
	mov.f32 	%f580, %f549;
	mov.f32 	%f581, %f549;
	mov.f32 	%f582, %f549;
	mov.f32 	%f583, %f549;
	mov.f32 	%f584, %f549;
	mov.f32 	%f585, %f549;
	mov.f32 	%f586, %f549;
	mov.f32 	%f587, %f549;
	mov.f32 	%f588, %f549;
	mov.f32 	%f589, %f549;
	mov.f32 	%f590, %f549;
	mov.f32 	%f591, %f549;
	mov.f32 	%f592, %f549;
	mov.f32 	%f593, %f549;
	mov.f32 	%f594, %f549;
	mov.f32 	%f595, %f549;
	mov.f32 	%f596, %f549;
	mov.f32 	%f597, %f549;
	mov.f32 	%f598, %f549;
	mov.f32 	%f599, %f549;
	mov.f32 	%f600, %f549;
	mov.f32 	%f601, %f549;
	mov.f32 	%f602, %f549;
	mov.f32 	%f603, %f549;
	mov.f32 	%f604, %f549;
	mov.f32 	%f605, %f549;
	mov.f32 	%f606, %f549;
	mov.f32 	%f607, %f549;
	mov.f32 	%f608, %f549;
	mov.f32 	%f609, %f549;
	mov.f32 	%f610, %f549;
	mov.f32 	%f611, %f549;
	mov.f32 	%f612, %f549;

BB5_2:
	mov.u32 	%r4, %r85;
	mov.u32 	%r2, %r83;
	shr.u32 	%r76, %r19, 1;
	and.b32  	%r75, %r19, 1;
	shl.b32 	%r39, %r19, 4;
	add.s32 	%r40, %r2, %r39;
	st.shared.v4.f32 	[%r40], {%f485, %f486, %f487, %f488};
	shl.b32 	%r42, %r75, 9;
	add.s32 	%r44, %r42, %r76;
	shl.b32 	%r45, %r44, 2;
	add.s32 	%r46, %r4, %r45;
	st.shared.f32 	[%r46], %f481;
	st.shared.f32 	[%r46+512], %f482;
	st.shared.f32 	[%r46+1024], %f483;
	st.shared.f32 	[%r46+1536], %f484;
	bar.sync 	0;
	add.s32 	%r6, %r82, 8;
	setp.ge.s32	%p2, %r6, %r15;
	@%p2 bra 	BB5_4;

	ld.param.u32 	%r77, [_ZN4fynv7g_fgemmEPfPKfS2_iiii_param_4];
	shl.b32 	%r47, %r77, 3;
	mul.wide.s32 	%rd20, %r47, 4;
	add.s64 	%rd48, %rd48, %rd20;
	add.s64 	%rd22, %rd48, %rd17;
	ld.global.v4.f32 	{%f485, %f486, %f487, %f488}, [%rd22];
	add.s64 	%rd47, %rd47, 32;
	add.s64 	%rd24, %rd47, %rd19;
	ld.global.v4.f32 	{%f481, %f482, %f483, %f484}, [%rd24];

BB5_4:
	cvt.u16.u32	%rs1, %r19;
	and.b16  	%rs2, %rs1, 15;
	mul.wide.u16 	%r88, %rs2, 16;
	and.b32  	%r89, %r19, -16;
	mov.u32 	%r87, -8;

BB5_5:
	add.s32 	%r59, %r2, %r88;
	ld.shared.v4.f32 	{%f437, %f438, %f439, %f440}, [%r59];
	ld.shared.v4.f32 	{%f445, %f446, %f447, %f448}, [%r59+256];
	add.s32 	%r60, %r4, %r89;
	ld.shared.v4.f32 	{%f453, %f454, %f455, %f456}, [%r60];
	ld.shared.v4.f32 	{%f461, %f462, %f463, %f464}, [%r60+256];
	fma.rn.f32 	%f561, %f437, %f453, %f561;
	fma.rn.f32 	%f562, %f438, %f453, %f562;
	fma.rn.f32 	%f563, %f439, %f453, %f563;
	fma.rn.f32 	%f564, %f440, %f453, %f564;
	fma.rn.f32 	%f565, %f445, %f453, %f565;
	fma.rn.f32 	%f566, %f446, %f453, %f566;
	fma.rn.f32 	%f567, %f447, %f453, %f567;
	fma.rn.f32 	%f568, %f448, %f453, %f568;
	fma.rn.f32 	%f569, %f437, %f454, %f569;
	fma.rn.f32 	%f570, %f438, %f454, %f570;
	fma.rn.f32 	%f571, %f439, %f454, %f571;
	fma.rn.f32 	%f572, %f440, %f454, %f572;
	fma.rn.f32 	%f573, %f445, %f454, %f573;
	fma.rn.f32 	%f574, %f446, %f454, %f574;
	fma.rn.f32 	%f575, %f447, %f454, %f575;
	fma.rn.f32 	%f576, %f448, %f454, %f576;
	fma.rn.f32 	%f577, %f437, %f455, %f577;
	fma.rn.f32 	%f578, %f438, %f455, %f578;
	fma.rn.f32 	%f579, %f439, %f455, %f579;
	fma.rn.f32 	%f580, %f440, %f455, %f580;
	fma.rn.f32 	%f581, %f445, %f455, %f581;
	fma.rn.f32 	%f582, %f446, %f455, %f582;
	fma.rn.f32 	%f583, %f447, %f455, %f583;
	fma.rn.f32 	%f584, %f448, %f455, %f584;
	fma.rn.f32 	%f585, %f437, %f456, %f585;
	fma.rn.f32 	%f586, %f438, %f456, %f586;
	fma.rn.f32 	%f587, %f439, %f456, %f587;
	fma.rn.f32 	%f588, %f440, %f456, %f588;
	fma.rn.f32 	%f589, %f445, %f456, %f589;
	fma.rn.f32 	%f590, %f446, %f456, %f590;
	fma.rn.f32 	%f591, %f447, %f456, %f591;
	fma.rn.f32 	%f592, %f448, %f456, %f592;
	fma.rn.f32 	%f593, %f437, %f461, %f593;
	fma.rn.f32 	%f594, %f438, %f461, %f594;
	fma.rn.f32 	%f595, %f439, %f461, %f595;
	fma.rn.f32 	%f596, %f440, %f461, %f596;
	fma.rn.f32 	%f597, %f445, %f461, %f597;
	fma.rn.f32 	%f598, %f446, %f461, %f598;
	fma.rn.f32 	%f599, %f447, %f461, %f599;
	fma.rn.f32 	%f600, %f448, %f461, %f600;
	fma.rn.f32 	%f601, %f437, %f462, %f601;
	fma.rn.f32 	%f602, %f438, %f462, %f602;
	fma.rn.f32 	%f603, %f439, %f462, %f603;
	fma.rn.f32 	%f604, %f440, %f462, %f604;
	fma.rn.f32 	%f605, %f445, %f462, %f605;
	fma.rn.f32 	%f606, %f446, %f462, %f606;
	fma.rn.f32 	%f607, %f447, %f462, %f607;
	fma.rn.f32 	%f608, %f448, %f462, %f608;
	fma.rn.f32 	%f609, %f437, %f463, %f609;
	fma.rn.f32 	%f610, %f438, %f463, %f610;
	fma.rn.f32 	%f611, %f439, %f463, %f611;
	fma.rn.f32 	%f612, %f440, %f463, %f612;
	fma.rn.f32 	%f560, %f445, %f463, %f560;
	fma.rn.f32 	%f559, %f446, %f463, %f559;
	fma.rn.f32 	%f558, %f447, %f463, %f558;
	fma.rn.f32 	%f557, %f448, %f463, %f557;
	fma.rn.f32 	%f556, %f437, %f464, %f556;
	fma.rn.f32 	%f555, %f438, %f464, %f555;
	fma.rn.f32 	%f554, %f439, %f464, %f554;
	fma.rn.f32 	%f553, %f440, %f464, %f553;
	fma.rn.f32 	%f552, %f445, %f464, %f552;
	fma.rn.f32 	%f551, %f446, %f464, %f551;
	fma.rn.f32 	%f550, %f447, %f464, %f550;
	fma.rn.f32 	%f549, %f448, %f464, %f549;
	add.s32 	%r89, %r89, 512;
	add.s32 	%r88, %r88, 512;
	add.s32 	%r87, %r87, 1;
	setp.ne.s32	%p3, %r87, 0;
	@%p3 bra 	BB5_5;

	add.s32 	%r82, %r82, 8;
	setp.lt.s32	%p4, %r82, %r15;
	mov.u32 	%r83, %r84;
	mov.u32 	%r84, %r2;
	mov.u32 	%r85, %r86;
	mov.u32 	%r86, %r4;
	@%p4 bra 	BB5_2;

BB5_7:
	mov.u32 	%r81, %ctaid.y;
	mov.u32 	%r80, %ctaid.x;
	shl.b32 	%r79, %r80, 7;
	ld.param.u64 	%rd46, [_ZN4fynv7g_fgemmEPfPKfS2_iiii_param_0];
	ld.param.u32 	%r74, [_ZN4fynv7g_fgemmEPfPKfS2_iiii_param_6];
	and.b32  	%r62, %r19, 15;
	shl.b32 	%r63, %r62, 2;
	shr.u32 	%r64, %r19, 2;
	and.b32  	%r65, %r64, 1073741820;
	add.s32 	%r68, %r79, %r63;
	cvt.u64.u32	%rd25, %r68;
	shl.b32 	%r70, %r81, 7;
	add.s32 	%r71, %r70, %r65;
	mul.lo.s32 	%r72, %r71, %r74;
	cvt.u64.u32	%rd26, %r72;
	add.s64 	%rd27, %rd26, %rd25;
	cvta.to.global.u64 	%rd28, %rd46;
	shl.b64 	%rd29, %rd27, 2;
	add.s64 	%rd30, %rd28, %rd29;
	st.global.v4.f32 	[%rd30], {%f561, %f562, %f563, %f564};
	st.global.v4.f32 	[%rd30+256], {%f565, %f566, %f567, %f568};
	cvt.s64.s32	%rd31, %r74;
	add.s64 	%rd32, %rd27, %rd31;
	mul.wide.s32 	%rd33, %r74, 4;
	add.s64 	%rd34, %rd30, %rd33;
	st.global.v4.f32 	[%rd34], {%f569, %f570, %f571, %f572};
	st.global.v4.f32 	[%rd34+256], {%f573, %f574, %f575, %f576};
	add.s64 	%rd35, %rd32, %rd31;
	add.s64 	%rd36, %rd34, %rd33;
	st.global.v2.f32 	[%rd36], {%f577, %f578};
	st.global.v2.f32 	[%rd36+8], {%f579, %f580};
	st.global.v4.f32 	[%rd36+256], {%f581, %f582, %f583, %f584};
	add.s64 	%rd37, %rd35, %rd31;
	add.s64 	%rd38, %rd36, %rd33;
	st.global.v2.f32 	[%rd38], {%f585, %f586};
	st.global.v2.f32 	[%rd38+8], {%f587, %f588};
	st.global.v4.f32 	[%rd38+256], {%f589, %f590, %f591, %f592};
	mul.lo.s32 	%r73, %r74, 61;
	cvt.s64.s32	%rd39, %r73;
	add.s64 	%rd40, %rd37, %rd39;
	shl.b64 	%rd41, %rd40, 2;
	add.s64 	%rd42, %rd28, %rd41;
	st.global.v2.f32 	[%rd42], {%f593, %f594};
	st.global.v2.f32 	[%rd42+8], {%f595, %f596};
	st.global.v4.f32 	[%rd42+256], {%f597, %f598, %f599, %f600};
	add.s64 	%rd43, %rd42, %rd33;
	st.global.v2.f32 	[%rd43], {%f601, %f602};
	st.global.v2.f32 	[%rd43+8], {%f603, %f604};
	st.global.v4.f32 	[%rd43+256], {%f605, %f606, %f607, %f608};
	add.s64 	%rd44, %rd43, %rd33;
	st.global.v2.f32 	[%rd44], {%f609, %f610};
	st.global.v2.f32 	[%rd44+8], {%f611, %f612};
	st.global.v4.f32 	[%rd44+256], {%f560, %f559, %f558, %f557};
	add.s64 	%rd45, %rd44, %rd33;
	st.global.v2.f32 	[%rd45], {%f556, %f555};
	st.global.v2.f32 	[%rd45+8], {%f554, %f553};
	st.global.v4.f32 	[%rd45+256], {%f552, %f551, %f550, %f549};
	ret;
}

	// .globl	_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i
.visible .entry _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i(
	.param .u32 _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_0,
	.param .u32 _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_1,
	.param .u32 _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_2,
	.param .f32 _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_3,
	.param .u64 _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_4,
	.param .u32 _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_5,
	.param .u64 _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_6,
	.param .u32 _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_7,
	.param .f32 _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_8,
	.param .u64 _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_9,
	.param .u32 _ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_10
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<41>;
	.reg .b32 	%r<57>;
	.reg .b64 	%rd<35>;


	ld.param.u32 	%r21, [_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_0];
	ld.param.u32 	%r22, [_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_1];
	ld.param.u32 	%r23, [_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_2];
	ld.param.f32 	%f10, [_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_3];
	ld.param.u64 	%rd8, [_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_4];
	ld.param.u32 	%r24, [_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_5];
	ld.param.u64 	%rd6, [_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_6];
	ld.param.u32 	%r25, [_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_7];
	ld.param.f32 	%f11, [_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_8];
	ld.param.u64 	%rd7, [_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_9];
	ld.param.u32 	%r26, [_ZN3wuk13gemm_32x32_v0IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_10];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r27, %ctaid.x;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r50, %r1, %r27, %r28;
	setp.ge.s32	%p1, %r50, %r21;
	@%p1 bra 	BB6_16;

	cvta.to.global.u64 	%rd2, %rd7;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ntid.y;
	mov.u32 	%r31, %tid.y;
	mad.lo.s32 	%r3, %r30, %r29, %r31;
	mov.u32 	%r32, %nctaid.x;
	mul.lo.s32 	%r4, %r32, %r1;

BB6_2:
	setp.ge.s32	%p2, %r3, %r22;
	@%p2 bra 	BB6_15;

	mul.lo.s32 	%r6, %r50, %r26;
	mul.lo.s32 	%r7, %r25, %r50;
	mov.u32 	%r51, %r3;

BB6_4:
	mov.f32 	%f40, 0f00000000;
	setp.lt.s32	%p3, %r23, 1;
	@%p3 bra 	BB6_14;

	and.b32  	%r36, %r23, 3;
	mov.f32 	%f40, 0f00000000;
	mov.u32 	%r54, 0;
	setp.eq.s32	%p4, %r36, 0;
	@%p4 bra 	BB6_11;

	setp.eq.s32	%p5, %r36, 1;
	@%p5 bra 	BB6_10;

	setp.eq.s32	%p6, %r36, 2;
	@%p6 bra 	BB6_9;

	mul.wide.s32 	%rd9, %r51, 4;
	add.s64 	%rd10, %rd1, %rd9;
	mul.lo.s32 	%r38, %r50, %r25;
	cvta.to.global.u64 	%rd11, %rd6;
	mul.wide.s32 	%rd12, %r38, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.f32 	%f16, [%rd13];
	ld.global.f32 	%f17, [%rd10];
	fma.rn.f32 	%f40, %f17, %f16, 0f00000000;
	mov.u32 	%r54, 1;

BB6_9:
	neg.s32 	%r39, %r54;
	and.b32  	%r40, %r39, %r24;
	add.s32 	%r41, %r40, %r51;
	mul.wide.s32 	%rd14, %r41, 4;
	add.s64 	%rd15, %rd1, %rd14;
	mad.lo.s32 	%r42, %r50, %r25, %r54;
	cvta.to.global.u64 	%rd16, %rd6;
	mul.wide.s32 	%rd17, %r42, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f18, [%rd18];
	ld.global.f32 	%f19, [%rd15];
	fma.rn.f32 	%f40, %f19, %f18, %f40;
	add.s32 	%r54, %r54, 1;

BB6_10:
	mad.lo.s32 	%r43, %r54, %r24, %r51;
	mul.wide.s32 	%rd19, %r43, 4;
	add.s64 	%rd20, %rd1, %rd19;
	mad.lo.s32 	%r44, %r50, %r25, %r54;
	cvta.to.global.u64 	%rd21, %rd6;
	mul.wide.s32 	%rd22, %r44, 4;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.f32 	%f20, [%rd23];
	ld.global.f32 	%f21, [%rd20];
	fma.rn.f32 	%f40, %f21, %f20, %f40;
	add.s32 	%r54, %r54, 1;

BB6_11:
	setp.lt.u32	%p7, %r23, 4;
	@%p7 bra 	BB6_14;

	add.s32 	%r45, %r7, %r54;
	cvta.to.global.u64 	%rd24, %rd6;
	mul.wide.s32 	%rd25, %r45, 4;
	add.s64 	%rd34, %rd24, %rd25;
	mad.lo.s32 	%r55, %r24, %r54, %r51;

BB6_13:
	mul.wide.s32 	%rd26, %r55, 4;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.f32 	%f22, [%rd34];
	ld.global.f32 	%f23, [%rd27];
	fma.rn.f32 	%f24, %f23, %f22, %f40;
	shl.b32 	%r46, %r24, 2;
	cvt.s64.s32	%rd28, %r46;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.f32 	%f25, [%rd34+4];
	ld.global.f32 	%f26, [%rd29];
	fma.rn.f32 	%f27, %f26, %f25, %f24;
	add.s64 	%rd30, %rd29, %rd28;
	ld.global.f32 	%f28, [%rd34+8];
	ld.global.f32 	%f29, [%rd30];
	fma.rn.f32 	%f30, %f29, %f28, %f27;
	add.s64 	%rd31, %rd30, %rd28;
	ld.global.f32 	%f31, [%rd34+12];
	ld.global.f32 	%f32, [%rd31];
	fma.rn.f32 	%f40, %f32, %f31, %f30;
	add.s64 	%rd34, %rd34, 16;
	add.s32 	%r55, %r55, %r46;
	add.s32 	%r54, %r54, 4;
	setp.lt.s32	%p8, %r54, %r23;
	@%p8 bra 	BB6_13;

BB6_14:
	add.s32 	%r47, %r51, %r6;
	mul.wide.s32 	%rd32, %r47, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.f32 	%f33, [%rd33];
	mul.f32 	%f34, %f33, %f11;
	fma.rn.f32 	%f35, %f40, %f10, %f34;
	st.global.f32 	[%rd33], %f35;
	mov.u32 	%r49, %nctaid.y;
	mad.lo.s32 	%r51, %r49, %r30, %r51;
	setp.lt.s32	%p9, %r51, %r22;
	@%p9 bra 	BB6_4;

BB6_15:
	add.s32 	%r50, %r4, %r50;
	setp.lt.s32	%p10, %r50, %r21;
	@%p10 bra 	BB6_2;

BB6_16:
	ret;
}

	// .globl	_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i
.visible .entry _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i(
	.param .u32 _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_0,
	.param .u32 _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_1,
	.param .u32 _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_2,
	.param .f32 _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_3,
	.param .u64 _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_4,
	.param .u32 _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_5,
	.param .u64 _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_6,
	.param .u32 _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_7,
	.param .f32 _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_8,
	.param .u64 _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_9,
	.param .u32 _ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_10
)
{
	.reg .pred 	%p<11>;
	.reg .f32 	%f<41>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<35>;


	ld.param.u32 	%r21, [_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_0];
	ld.param.u32 	%r22, [_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_1];
	ld.param.u32 	%r23, [_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_2];
	ld.param.f32 	%f10, [_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_3];
	ld.param.u64 	%rd9, [_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_4];
	ld.param.u32 	%r24, [_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_5];
	ld.param.u64 	%rd7, [_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_6];
	ld.param.u32 	%r25, [_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_7];
	ld.param.f32 	%f11, [_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_8];
	ld.param.u64 	%rd8, [_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_9];
	ld.param.u32 	%r26, [_ZN3wuk13gemm_32x32_v1IfEEviiiT_PKS1_iS3_iS1_PS1_i_param_10];
	cvta.to.global.u64 	%rd1, %rd9;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r27, %ctaid.x;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r48, %r1, %r27, %r28;
	setp.ge.s32	%p1, %r48, %r21;
	@%p1 bra 	BB7_16;

	cvta.to.global.u64 	%rd2, %rd8;
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ntid.y;
	mov.u32 	%r31, %tid.y;
	mad.lo.s32 	%r3, %r30, %r29, %r31;
	mov.u32 	%r32, %nctaid.x;
	mul.lo.s32 	%r4, %r32, %r1;
	mov.u32 	%r33, %nctaid.y;
	mul.lo.s32 	%r5, %r33, %r30;

BB7_2:
	setp.ge.s32	%p2, %r3, %r22;
	@%p2 bra 	BB7_15;

	mul.wide.s32 	%rd10, %r48, 4;
	add.s64 	%rd3, %rd1, %rd10;
	mov.u32 	%r49, %r3;

BB7_4:
	mov.f32 	%f40, 0f00000000;
	setp.lt.s32	%p3, %r23, 1;
	@%p3 bra 	BB7_14;

	mul.lo.s32 	%r8, %r49, %r25;
	and.b32  	%r37, %r23, 3;
	mov.f32 	%f40, 0f00000000;
	mov.u32 	%r52, 0;
	setp.eq.s32	%p4, %r37, 0;
	@%p4 bra 	BB7_11;

	setp.eq.s32	%p5, %r37, 1;
	@%p5 bra 	BB7_10;

	setp.eq.s32	%p6, %r37, 2;
	@%p6 bra 	BB7_9;

	ld.global.f32 	%f16, [%rd3];
	cvta.to.global.u64 	%rd11, %rd7;
	mul.wide.s32 	%rd12, %r8, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.f32 	%f17, [%rd13];
	fma.rn.f32 	%f40, %f16, %f17, 0f00000000;
	mov.u32 	%r52, 1;

BB7_9:
	neg.s32 	%r39, %r52;
	and.b32  	%r40, %r39, %r24;
	add.s32 	%r41, %r40, %r48;
	mul.wide.s32 	%rd14, %r41, 4;
	add.s64 	%rd15, %rd1, %rd14;
	add.s32 	%r42, %r52, %r8;
	cvta.to.global.u64 	%rd16, %rd7;
	mul.wide.s32 	%rd17, %r42, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f18, [%rd18];
	ld.global.f32 	%f19, [%rd15];
	fma.rn.f32 	%f40, %f19, %f18, %f40;
	add.s32 	%r52, %r52, 1;

BB7_10:
	mad.lo.s32 	%r43, %r52, %r24, %r48;
	mul.wide.s32 	%rd19, %r43, 4;
	add.s64 	%rd20, %rd1, %rd19;
	add.s32 	%r44, %r52, %r8;
	cvta.to.global.u64 	%rd21, %rd7;
	mul.wide.s32 	%rd22, %r44, 4;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.f32 	%f20, [%rd23];
	ld.global.f32 	%f21, [%rd20];
	fma.rn.f32 	%f40, %f21, %f20, %f40;
	add.s32 	%r52, %r52, 1;

BB7_11:
	setp.lt.u32	%p7, %r23, 4;
	@%p7 bra 	BB7_14;

	mad.lo.s32 	%r45, %r25, %r49, %r52;
	cvta.to.global.u64 	%rd24, %rd7;
	mul.wide.s32 	%rd25, %r45, 4;
	add.s64 	%rd34, %rd24, %rd25;
	mad.lo.s32 	%r53, %r24, %r52, %r48;

BB7_13:
	mul.wide.s32 	%rd26, %r53, 4;
	add.s64 	%rd27, %rd1, %rd26;
	ld.global.f32 	%f22, [%rd34];
	ld.global.f32 	%f23, [%rd27];
	fma.rn.f32 	%f24, %f23, %f22, %f40;
	shl.b32 	%r46, %r24, 2;
	cvt.s64.s32	%rd28, %r46;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.f32 	%f25, [%rd34+4];
	ld.global.f32 	%f26, [%rd29];
	fma.rn.f32 	%f27, %f26, %f25, %f24;
	add.s64 	%rd30, %rd29, %rd28;
	ld.global.f32 	%f28, [%rd34+8];
	ld.global.f32 	%f29, [%rd30];
	fma.rn.f32 	%f30, %f29, %f28, %f27;
	add.s64 	%rd31, %rd30, %rd28;
	ld.global.f32 	%f31, [%rd34+12];
	ld.global.f32 	%f32, [%rd31];
	fma.rn.f32 	%f40, %f32, %f31, %f30;
	add.s64 	%rd34, %rd34, 16;
	add.s32 	%r53, %r53, %r46;
	add.s32 	%r52, %r52, 4;
	setp.lt.s32	%p8, %r52, %r23;
	@%p8 bra 	BB7_13;

BB7_14:
	mad.lo.s32 	%r47, %r49, %r26, %r48;
	mul.wide.s32 	%rd32, %r47, 4;
	add.s64 	%rd33, %rd2, %rd32;
	ld.global.f32 	%f33, [%rd33];
	mul.f32 	%f34, %f33, %f11;
	fma.rn.f32 	%f35, %f40, %f10, %f34;
	st.global.f32 	[%rd33], %f35;
	add.s32 	%r49, %r5, %r49;
	setp.lt.s32	%p9, %r49, %r22;
	@%p9 bra 	BB7_4;

BB7_15:
	add.s32 	%r48, %r4, %r48;
	setp.lt.s32	%p10, %r48, %r21;
	@%p10 bra 	BB7_2;

BB7_16:
	ret;
}

	// .globl	_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i
.visible .entry _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i(
	.param .u32 _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_0,
	.param .u32 _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_1,
	.param .u32 _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_2,
	.param .f32 _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_3,
	.param .u64 _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_4,
	.param .u32 _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_5,
	.param .u64 _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_6,
	.param .u32 _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_7,
	.param .f32 _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_8,
	.param .u64 _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_9,
	.param .u32 _ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_10
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<110>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<13>;
	// demoted variable
	.shared .align 4 .b8 _ZZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sA[4096];
	// demoted variable
	.shared .align 4 .b8 _ZZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sB[4096];

	ld.param.u32 	%r16, [_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_0];
	ld.param.u32 	%r17, [_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_1];
	ld.param.u32 	%r18, [_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_2];
	ld.param.f32 	%f4, [_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_3];
	ld.param.u64 	%rd3, [_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_4];
	ld.param.u32 	%r19, [_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_5];
	ld.param.u64 	%rd4, [_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_6];
	ld.param.u32 	%r20, [_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_7];
	ld.param.f32 	%f5, [_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_8];
	ld.param.u64 	%rd5, [_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_9];
	ld.param.u32 	%r21, [_ZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_10];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r42, %r22, %r23, %r1;
	setp.ge.s32	%p1, %r42, %r16;
	@%p1 bra 	BB8_8;

	mov.u32 	%r3, %tid.y;
	shl.b32 	%r24, %r1, 7;
	mov.u32 	%r25, _ZZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sA;
	add.s32 	%r6, %r25, %r24;
	shl.b32 	%r26, %r3, 2;
	add.s32 	%r4, %r6, %r26;
	mov.u32 	%r27, _ZZN3wuk13gemm_32x32_v2IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sB;
	add.s32 	%r28, %r27, %r24;
	add.s32 	%r5, %r28, %r26;
	add.s32 	%r7, %r27, %r26;
	cvta.to.global.u64 	%rd1, %rd3;
	cvta.to.global.u64 	%rd2, %rd4;
	cvta.to.global.u64 	%rd10, %rd5;

BB8_2:
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ntid.y;
	mad.lo.s32 	%r43, %r30, %r29, %r3;
	setp.ge.s32	%p2, %r43, %r17;
	@%p2 bra 	BB8_7;

BB8_3:
	mov.f32 	%f109, 0f00000000;
	setp.lt.s32	%p3, %r18, 1;
	@%p3 bra 	BB8_6;

	mad.lo.s32 	%r11, %r43, %r20, %r1;
	mov.f32 	%f109, 0f00000000;
	mov.u32 	%r44, 0;

BB8_5:
	bar.sync 	0;
	add.s32 	%r34, %r44, %r3;
	mad.lo.s32 	%r35, %r34, %r19, %r42;
	mul.wide.u32 	%rd6, %r35, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.global.f32 	%f8, [%rd7];
	st.shared.f32 	[%r4], %f8;
	add.s32 	%r36, %r11, %r44;
	mul.wide.u32 	%rd8, %r36, 4;
	add.s64 	%rd9, %rd2, %rd8;
	ld.global.f32 	%f9, [%rd9];
	st.shared.f32 	[%r5], %f9;
	bar.sync 	0;
	ld.shared.f32 	%f10, [%r7];
	ld.shared.f32 	%f11, [%r6];
	fma.rn.f32 	%f12, %f11, %f10, %f109;
	ld.shared.f32 	%f13, [%r7+128];
	ld.shared.f32 	%f14, [%r6+4];
	fma.rn.f32 	%f15, %f14, %f13, %f12;
	ld.shared.f32 	%f16, [%r7+256];
	ld.shared.f32 	%f17, [%r6+8];
	fma.rn.f32 	%f18, %f17, %f16, %f15;
	ld.shared.f32 	%f19, [%r7+384];
	ld.shared.f32 	%f20, [%r6+12];
	fma.rn.f32 	%f21, %f20, %f19, %f18;
	ld.shared.f32 	%f22, [%r7+512];
	ld.shared.f32 	%f23, [%r6+16];
	fma.rn.f32 	%f24, %f23, %f22, %f21;
	ld.shared.f32 	%f25, [%r7+640];
	ld.shared.f32 	%f26, [%r6+20];
	fma.rn.f32 	%f27, %f26, %f25, %f24;
	ld.shared.f32 	%f28, [%r7+768];
	ld.shared.f32 	%f29, [%r6+24];
	fma.rn.f32 	%f30, %f29, %f28, %f27;
	ld.shared.f32 	%f31, [%r7+896];
	ld.shared.f32 	%f32, [%r6+28];
	fma.rn.f32 	%f33, %f32, %f31, %f30;
	ld.shared.f32 	%f34, [%r7+1024];
	ld.shared.f32 	%f35, [%r6+32];
	fma.rn.f32 	%f36, %f35, %f34, %f33;
	ld.shared.f32 	%f37, [%r7+1152];
	ld.shared.f32 	%f38, [%r6+36];
	fma.rn.f32 	%f39, %f38, %f37, %f36;
	ld.shared.f32 	%f40, [%r7+1280];
	ld.shared.f32 	%f41, [%r6+40];
	fma.rn.f32 	%f42, %f41, %f40, %f39;
	ld.shared.f32 	%f43, [%r7+1408];
	ld.shared.f32 	%f44, [%r6+44];
	fma.rn.f32 	%f45, %f44, %f43, %f42;
	ld.shared.f32 	%f46, [%r7+1536];
	ld.shared.f32 	%f47, [%r6+48];
	fma.rn.f32 	%f48, %f47, %f46, %f45;
	ld.shared.f32 	%f49, [%r7+1664];
	ld.shared.f32 	%f50, [%r6+52];
	fma.rn.f32 	%f51, %f50, %f49, %f48;
	ld.shared.f32 	%f52, [%r7+1792];
	ld.shared.f32 	%f53, [%r6+56];
	fma.rn.f32 	%f54, %f53, %f52, %f51;
	ld.shared.f32 	%f55, [%r7+1920];
	ld.shared.f32 	%f56, [%r6+60];
	fma.rn.f32 	%f57, %f56, %f55, %f54;
	ld.shared.f32 	%f58, [%r7+2048];
	ld.shared.f32 	%f59, [%r6+64];
	fma.rn.f32 	%f60, %f59, %f58, %f57;
	ld.shared.f32 	%f61, [%r7+2176];
	ld.shared.f32 	%f62, [%r6+68];
	fma.rn.f32 	%f63, %f62, %f61, %f60;
	ld.shared.f32 	%f64, [%r7+2304];
	ld.shared.f32 	%f65, [%r6+72];
	fma.rn.f32 	%f66, %f65, %f64, %f63;
	ld.shared.f32 	%f67, [%r7+2432];
	ld.shared.f32 	%f68, [%r6+76];
	fma.rn.f32 	%f69, %f68, %f67, %f66;
	ld.shared.f32 	%f70, [%r7+2560];
	ld.shared.f32 	%f71, [%r6+80];
	fma.rn.f32 	%f72, %f71, %f70, %f69;
	ld.shared.f32 	%f73, [%r7+2688];
	ld.shared.f32 	%f74, [%r6+84];
	fma.rn.f32 	%f75, %f74, %f73, %f72;
	ld.shared.f32 	%f76, [%r7+2816];
	ld.shared.f32 	%f77, [%r6+88];
	fma.rn.f32 	%f78, %f77, %f76, %f75;
	ld.shared.f32 	%f79, [%r7+2944];
	ld.shared.f32 	%f80, [%r6+92];
	fma.rn.f32 	%f81, %f80, %f79, %f78;
	ld.shared.f32 	%f82, [%r7+3072];
	ld.shared.f32 	%f83, [%r6+96];
	fma.rn.f32 	%f84, %f83, %f82, %f81;
	ld.shared.f32 	%f85, [%r7+3200];
	ld.shared.f32 	%f86, [%r6+100];
	fma.rn.f32 	%f87, %f86, %f85, %f84;
	ld.shared.f32 	%f88, [%r7+3328];
	ld.shared.f32 	%f89, [%r6+104];
	fma.rn.f32 	%f90, %f89, %f88, %f87;
	ld.shared.f32 	%f91, [%r7+3456];
	ld.shared.f32 	%f92, [%r6+108];
	fma.rn.f32 	%f93, %f92, %f91, %f90;
	ld.shared.f32 	%f94, [%r7+3584];
	ld.shared.f32 	%f95, [%r6+112];
	fma.rn.f32 	%f96, %f95, %f94, %f93;
	ld.shared.f32 	%f97, [%r7+3712];
	ld.shared.f32 	%f98, [%r6+116];
	fma.rn.f32 	%f99, %f98, %f97, %f96;
	ld.shared.f32 	%f100, [%r7+3840];
	ld.shared.f32 	%f101, [%r6+120];
	fma.rn.f32 	%f102, %f101, %f100, %f99;
	ld.shared.f32 	%f103, [%r7+3968];
	ld.shared.f32 	%f104, [%r6+124];
	fma.rn.f32 	%f109, %f104, %f103, %f102;
	add.s32 	%r44, %r44, 32;
	setp.lt.s32	%p4, %r44, %r18;
	@%p4 bra 	BB8_5;

BB8_6:
	mad.lo.s32 	%r37, %r43, %r21, %r42;
	mul.wide.s32 	%rd11, %r37, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.f32 	%f105, [%rd12];
	mul.f32 	%f106, %f105, %f5;
	fma.rn.f32 	%f107, %f109, %f4, %f106;
	st.global.f32 	[%rd12], %f107;
	mov.u32 	%r39, %nctaid.y;
	mad.lo.s32 	%r43, %r39, %r30, %r43;
	setp.lt.s32	%p5, %r43, %r17;
	@%p5 bra 	BB8_3;

BB8_7:
	mov.u32 	%r40, %nctaid.x;
	mad.lo.s32 	%r42, %r40, %r22, %r42;
	setp.lt.s32	%p6, %r42, %r16;
	@%p6 bra 	BB8_2;

BB8_8:
	ret;
}

	// .globl	_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i
.visible .entry _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i(
	.param .u32 _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_0,
	.param .u32 _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_1,
	.param .u32 _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_2,
	.param .f32 _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_3,
	.param .u64 _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_4,
	.param .u32 _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_5,
	.param .u64 _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_6,
	.param .u32 _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_7,
	.param .f32 _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_8,
	.param .u64 _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_9,
	.param .u32 _ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_10
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<110>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<13>;
	// demoted variable
	.shared .align 4 .b8 _ZZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sA[4224];
	// demoted variable
	.shared .align 4 .b8 _ZZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sB[4224];

	ld.param.u32 	%r16, [_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_0];
	ld.param.u32 	%r17, [_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_1];
	ld.param.u32 	%r18, [_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_2];
	ld.param.f32 	%f4, [_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_3];
	ld.param.u64 	%rd3, [_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_4];
	ld.param.u32 	%r19, [_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_5];
	ld.param.u64 	%rd4, [_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_6];
	ld.param.u32 	%r20, [_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_7];
	ld.param.f32 	%f5, [_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_8];
	ld.param.u64 	%rd5, [_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_9];
	ld.param.u32 	%r21, [_ZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_i_param_10];
	mov.u32 	%r22, %ntid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r42, %r22, %r23, %r1;
	setp.ge.s32	%p1, %r42, %r16;
	@%p1 bra 	BB9_8;

	mov.u32 	%r3, %tid.y;
	mul.lo.s32 	%r24, %r1, 132;
	mov.u32 	%r25, _ZZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sA;
	add.s32 	%r6, %r25, %r24;
	shl.b32 	%r26, %r3, 2;
	add.s32 	%r4, %r6, %r26;
	mov.u32 	%r27, _ZZN3wuk13gemm_32x32_v3IfLi32EEEviiiT_PKS1_iS3_iS1_PS1_iE2sB;
	add.s32 	%r28, %r27, %r24;
	add.s32 	%r5, %r28, %r26;
	add.s32 	%r7, %r27, %r26;
	cvta.to.global.u64 	%rd1, %rd3;
	cvta.to.global.u64 	%rd2, %rd4;
	cvta.to.global.u64 	%rd10, %rd5;

BB9_2:
	mov.u32 	%r29, %ctaid.y;
	mov.u32 	%r30, %ntid.y;
	mad.lo.s32 	%r43, %r30, %r29, %r3;
	setp.ge.s32	%p2, %r43, %r17;
	@%p2 bra 	BB9_7;

BB9_3:
	mov.f32 	%f109, 0f00000000;
	setp.lt.s32	%p3, %r18, 1;
	@%p3 bra 	BB9_6;

	mad.lo.s32 	%r11, %r43, %r20, %r1;
	mov.f32 	%f109, 0f00000000;
	mov.u32 	%r44, 0;

BB9_5:
	bar.sync 	0;
	add.s32 	%r34, %r44, %r3;
	mad.lo.s32 	%r35, %r34, %r19, %r42;
	mul.wide.u32 	%rd6, %r35, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.global.f32 	%f8, [%rd7];
	st.shared.f32 	[%r4], %f8;
	add.s32 	%r36, %r11, %r44;
	mul.wide.u32 	%rd8, %r36, 4;
	add.s64 	%rd9, %rd2, %rd8;
	ld.global.f32 	%f9, [%rd9];
	st.shared.f32 	[%r5], %f9;
	bar.sync 	0;
	ld.shared.f32 	%f10, [%r7];
	ld.shared.f32 	%f11, [%r6];
	fma.rn.f32 	%f12, %f11, %f10, %f109;
	ld.shared.f32 	%f13, [%r7+132];
	ld.shared.f32 	%f14, [%r6+4];
	fma.rn.f32 	%f15, %f14, %f13, %f12;
	ld.shared.f32 	%f16, [%r7+264];
	ld.shared.f32 	%f17, [%r6+8];
	fma.rn.f32 	%f18, %f17, %f16, %f15;
	ld.shared.f32 	%f19, [%r7+396];
	ld.shared.f32 	%f20, [%r6+12];
	fma.rn.f32 	%f21, %f20, %f19, %f18;
	ld.shared.f32 	%f22, [%r7+528];
	ld.shared.f32 	%f23, [%r6+16];
	fma.rn.f32 	%f24, %f23, %f22, %f21;
	ld.shared.f32 	%f25, [%r7+660];
	ld.shared.f32 	%f26, [%r6+20];
	fma.rn.f32 	%f27, %f26, %f25, %f24;
	ld.shared.f32 	%f28, [%r7+792];
	ld.shared.f32 	%f29, [%r6+24];
	fma.rn.f32 	%f30, %f29, %f28, %f27;
	ld.shared.f32 	%f31, [%r7+924];
	ld.shared.f32 	%f32, [%r6+28];
	fma.rn.f32 	%f33, %f32, %f31, %f30;
	ld.shared.f32 	%f34, [%r7+1056];
	ld.shared.f32 	%f35, [%r6+32];
	fma.rn.f32 	%f36, %f35, %f34, %f33;
	ld.shared.f32 	%f37, [%r7+1188];
	ld.shared.f32 	%f38, [%r6+36];
	fma.rn.f32 	%f39, %f38, %f37, %f36;
	ld.shared.f32 	%f40, [%r7+1320];
	ld.shared.f32 	%f41, [%r6+40];
	fma.rn.f32 	%f42, %f41, %f40, %f39;
	ld.shared.f32 	%f43, [%r7+1452];
	ld.shared.f32 	%f44, [%r6+44];
	fma.rn.f32 	%f45, %f44, %f43, %f42;
	ld.shared.f32 	%f46, [%r7+1584];
	ld.shared.f32 	%f47, [%r6+48];
	fma.rn.f32 	%f48, %f47, %f46, %f45;
	ld.shared.f32 	%f49, [%r7+1716];
	ld.shared.f32 	%f50, [%r6+52];
	fma.rn.f32 	%f51, %f50, %f49, %f48;
	ld.shared.f32 	%f52, [%r7+1848];
	ld.shared.f32 	%f53, [%r6+56];
	fma.rn.f32 	%f54, %f53, %f52, %f51;
	ld.shared.f32 	%f55, [%r7+1980];
	ld.shared.f32 	%f56, [%r6+60];
	fma.rn.f32 	%f57, %f56, %f55, %f54;
	ld.shared.f32 	%f58, [%r7+2112];
	ld.shared.f32 	%f59, [%r6+64];
	fma.rn.f32 	%f60, %f59, %f58, %f57;
	ld.shared.f32 	%f61, [%r7+2244];
	ld.shared.f32 	%f62, [%r6+68];
	fma.rn.f32 	%f63, %f62, %f61, %f60;
	ld.shared.f32 	%f64, [%r7+2376];
	ld.shared.f32 	%f65, [%r6+72];
	fma.rn.f32 	%f66, %f65, %f64, %f63;
	ld.shared.f32 	%f67, [%r7+2508];
	ld.shared.f32 	%f68, [%r6+76];
	fma.rn.f32 	%f69, %f68, %f67, %f66;
	ld.shared.f32 	%f70, [%r7+2640];
	ld.shared.f32 	%f71, [%r6+80];
	fma.rn.f32 	%f72, %f71, %f70, %f69;
	ld.shared.f32 	%f73, [%r7+2772];
	ld.shared.f32 	%f74, [%r6+84];
	fma.rn.f32 	%f75, %f74, %f73, %f72;
	ld.shared.f32 	%f76, [%r7+2904];
	ld.shared.f32 	%f77, [%r6+88];
	fma.rn.f32 	%f78, %f77, %f76, %f75;
	ld.shared.f32 	%f79, [%r7+3036];
	ld.shared.f32 	%f80, [%r6+92];
	fma.rn.f32 	%f81, %f80, %f79, %f78;
	ld.shared.f32 	%f82, [%r7+3168];
	ld.shared.f32 	%f83, [%r6+96];
	fma.rn.f32 	%f84, %f83, %f82, %f81;
	ld.shared.f32 	%f85, [%r7+3300];
	ld.shared.f32 	%f86, [%r6+100];
	fma.rn.f32 	%f87, %f86, %f85, %f84;
	ld.shared.f32 	%f88, [%r7+3432];
	ld.shared.f32 	%f89, [%r6+104];
	fma.rn.f32 	%f90, %f89, %f88, %f87;
	ld.shared.f32 	%f91, [%r7+3564];
	ld.shared.f32 	%f92, [%r6+108];
	fma.rn.f32 	%f93, %f92, %f91, %f90;
	ld.shared.f32 	%f94, [%r7+3696];
	ld.shared.f32 	%f95, [%r6+112];
	fma.rn.f32 	%f96, %f95, %f94, %f93;
	ld.shared.f32 	%f97, [%r7+3828];
	ld.shared.f32 	%f98, [%r6+116];
	fma.rn.f32 	%f99, %f98, %f97, %f96;
	ld.shared.f32 	%f100, [%r7+3960];
	ld.shared.f32 	%f101, [%r6+120];
	fma.rn.f32 	%f102, %f101, %f100, %f99;
	ld.shared.f32 	%f103, [%r7+4092];
	ld.shared.f32 	%f104, [%r6+124];
	fma.rn.f32 	%f109, %f104, %f103, %f102;
	add.s32 	%r44, %r44, 32;
	setp.lt.s32	%p4, %r44, %r18;
	@%p4 bra 	BB9_5;

BB9_6:
	mad.lo.s32 	%r37, %r43, %r21, %r42;
	mul.wide.s32 	%rd11, %r37, 4;
	add.s64 	%rd12, %rd10, %rd11;
	ld.global.f32 	%f105, [%rd12];
	mul.f32 	%f106, %f105, %f5;
	fma.rn.f32 	%f107, %f109, %f4, %f106;
	st.global.f32 	[%rd12], %f107;
	mov.u32 	%r39, %nctaid.y;
	mad.lo.s32 	%r43, %r39, %r30, %r43;
	setp.lt.s32	%p5, %r43, %r17;
	@%p5 bra 	BB9_3;

BB9_7:
	mov.u32 	%r40, %nctaid.x;
	mad.lo.s32 	%r42, %r40, %r22, %r42;
	setp.lt.s32	%p6, %r42, %r16;
	@%p6 bra 	BB9_2;

BB9_8:
	ret;
}

	// .globl	_ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i
.visible .entry _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i(
	.param .u32 _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_0,
	.param .u32 _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_1,
	.param .u32 _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_2,
	.param .f32 _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_3,
	.param .u64 _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_4,
	.param .u32 _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_5,
	.param .u64 _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_6,
	.param .u32 _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_7,
	.param .f32 _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_8,
	.param .u64 _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_9,
	.param .u32 _ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_10
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<141>;
	.reg .b32 	%r<61>;
	.reg .b64 	%rd<44>;
	// demoted variable
	.shared .align 4 .b8 _ZZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_iE8s_buffer[8192];

	ld.param.u32 	%r7, [_ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_2];
	ld.param.f32 	%f37, [_ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_3];
	ld.param.u64 	%rd9, [_ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_4];
	ld.param.u32 	%r8, [_ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_5];
	ld.param.u64 	%rd10, [_ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_6];
	ld.param.u32 	%r9, [_ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_7];
	ld.param.f32 	%f38, [_ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_8];
	ld.param.u64 	%rd11, [_ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_9];
	ld.param.u32 	%r10, [_ZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_10];
	mov.f32 	%f133, 0f00000000;
	setp.lt.s32	%p2, %r7, 1;
	mov.f32 	%f134, %f133;
	mov.f32 	%f135, %f133;
	mov.f32 	%f136, %f133;
	@%p2 bra 	BB10_7;

	cvta.to.global.u64 	%rd12, %rd10;
	mov.u32 	%r12, %ctaid.x;
	shl.b32 	%r13, %r12, 5;
	cvt.u64.u32	%rd13, %r13;
	cvta.to.global.u64 	%rd14, %rd9;
	mov.u32 	%r14, %ctaid.y;
	mul.lo.s32 	%r15, %r14, %r9;
	shl.b32 	%r16, %r15, 5;
	cvt.u64.u32	%rd15, %r16;
	mov.u32 	%r17, %tid.x;
	shl.b32 	%r18, %r17, 2;
	and.b32  	%r19, %r18, 28;
	bfe.u32 	%r20, %r17, 3, 27;
	mad.lo.s32 	%r21, %r20, %r8, %r19;
	cvt.u64.u32	%rd16, %r21;
	add.s64 	%rd17, %rd16, %rd13;
	shl.b64 	%rd18, %rd17, 2;
	add.s64 	%rd19, %rd14, %rd18;
	ld.global.v4.f32 	{%f124, %f125, %f126, %f127}, [%rd19];
	mov.u32 	%r58, 0;
	mad.lo.s32 	%r22, %r20, %r9, %r19;
	cvt.u64.u32	%rd20, %r22;
	add.s64 	%rd21, %rd20, %rd15;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd22, %rd12;
	ld.global.f32 	%f119, [%rd23+12];
	mul.wide.u32 	%rd24, %r16, 4;
	add.s64 	%rd41, %rd12, %rd24;
	mul.wide.u32 	%rd25, %r13, 4;
	add.s64 	%rd40, %rd14, %rd25;
	mov.f32 	%f133, 0f00000000;
	mov.f32 	%f134, %f133;
	mov.f32 	%f135, %f133;
	mov.f32 	%f136, %f133;

BB10_2:
	shl.b32 	%r24, %r17, 4;
	mov.u32 	%r59, _ZZN3wuk13gemm_32x32_v4If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_iE8s_buffer;
	add.s32 	%r26, %r59, %r24;
	st.shared.v4.f32 	[%r26], {%f124, %f125, %f126, %f127};
	bfe.u32 	%r27, %r17, 3, 27;
	shl.b32 	%r28, %r17, 7;
	and.b32  	%r29, %r28, 896;
	add.s32 	%r30, %r27, %r29;
	shl.b32 	%r31, %r30, 2;
	add.s32 	%r32, %r59, %r31;
	st.shared.f32 	[%r32+4096], %f119;
	bar.sync 	0;
	add.s32 	%r58, %r58, 32;
	setp.ge.s32	%p3, %r58, %r7;
	@%p3 bra 	BB10_4;

	shl.b32 	%r33, %r8, 5;
	cvt.s64.s32	%rd26, %r33;
	mul.wide.s32 	%rd27, %r33, 4;
	add.s64 	%rd5, %rd40, %rd27;
	add.s64 	%rd6, %rd41, 128;
	bfe.u32 	%r35, %r17, 3, 27;
	mad.lo.s32 	%r38, %r35, %r8, %r19;
	cvt.u64.u32	%rd28, %r38;
	add.s64 	%rd29, %rd28, %rd26;
	shl.b64 	%rd30, %rd29, 2;
	add.s64 	%rd31, %rd40, %rd30;
	ld.global.v4.f32 	{%f124, %f125, %f126, %f127}, [%rd31];
	mad.lo.s32 	%r39, %r35, %r9, %r19;
	mul.wide.u32 	%rd32, %r39, 4;
	add.s64 	%rd33, %rd32, %rd41;
	ld.global.f32 	%f119, [%rd33+140];
	mov.u64 	%rd41, %rd6;
	mov.u64 	%rd40, %rd5;

BB10_4:
	mov.u32 	%r60, 0;

BB10_5:
	mad.lo.s32 	%r45, %r19, 4, %r59;
	ld.shared.v4.f32 	{%f55, %f56, %f57, %f58}, [%r45];
	bfe.u32 	%r46, %r17, 3, 27;
	mad.lo.s32 	%r47, %r46, 4, %r59;
	ld.shared.f32 	%f63, [%r47+4096];
	fma.rn.f32 	%f64, %f63, %f55, %f133;
	fma.rn.f32 	%f65, %f63, %f56, %f134;
	fma.rn.f32 	%f66, %f63, %f57, %f135;
	fma.rn.f32 	%f67, %f63, %f58, %f136;
	ld.shared.v4.f32 	{%f68, %f69, %f70, %f71}, [%r45+128];
	ld.shared.f32 	%f76, [%r47+4224];
	fma.rn.f32 	%f77, %f76, %f68, %f64;
	fma.rn.f32 	%f78, %f76, %f69, %f65;
	fma.rn.f32 	%f79, %f76, %f70, %f66;
	fma.rn.f32 	%f80, %f76, %f71, %f67;
	ld.shared.v4.f32 	{%f81, %f82, %f83, %f84}, [%r45+256];
	ld.shared.f32 	%f89, [%r47+4352];
	fma.rn.f32 	%f90, %f89, %f81, %f77;
	fma.rn.f32 	%f91, %f89, %f82, %f78;
	fma.rn.f32 	%f92, %f89, %f83, %f79;
	fma.rn.f32 	%f93, %f89, %f84, %f80;
	ld.shared.v4.f32 	{%f94, %f95, %f96, %f97}, [%r45+384];
	ld.shared.f32 	%f102, [%r47+4480];
	fma.rn.f32 	%f133, %f102, %f94, %f90;
	fma.rn.f32 	%f134, %f102, %f95, %f91;
	fma.rn.f32 	%f135, %f102, %f96, %f92;
	fma.rn.f32 	%f136, %f102, %f97, %f93;
	add.s32 	%r59, %r59, 512;
	add.s32 	%r60, %r60, 4;
	setp.lt.s32	%p4, %r60, 32;
	@%p4 bra 	BB10_5;

	setp.lt.s32	%p1, %r58, %r7;
	bar.sync 	0;
	@%p1 bra 	BB10_2;

BB10_7:
	mov.u32 	%r48, %tid.x;
	bfe.u32 	%r49, %r48, 3, 27;
	shl.b32 	%r50, %r48, 2;
	and.b32  	%r51, %r50, 28;
	mad.lo.s32 	%r52, %r49, %r10, %r51;
	cvt.u64.u32	%rd34, %r52;
	mov.u32 	%r53, %ctaid.y;
	shl.b32 	%r54, %r53, 5;
	mov.u32 	%r55, %ctaid.x;
	shl.b32 	%r56, %r55, 5;
	mad.lo.s32 	%r57, %r54, %r10, %r56;
	cvt.u64.u32	%rd35, %r57;
	add.s64 	%rd36, %rd34, %rd35;
	cvta.to.global.u64 	%rd37, %rd11;
	shl.b64 	%rd38, %rd36, 2;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.v4.f32 	{%f103, %f104, %f105, %f106}, [%rd39];
	mul.f32 	%f111, %f103, %f38;
	mul.f32 	%f112, %f104, %f38;
	mul.f32 	%f113, %f105, %f38;
	mul.f32 	%f114, %f106, %f38;
	fma.rn.f32 	%f115, %f136, %f37, %f114;
	fma.rn.f32 	%f116, %f135, %f37, %f113;
	fma.rn.f32 	%f117, %f134, %f37, %f112;
	fma.rn.f32 	%f118, %f133, %f37, %f111;
	st.global.v4.f32 	[%rd39], {%f118, %f117, %f116, %f115};
	ret;
}

	// .globl	_ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i
.visible .entry _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i(
	.param .u32 _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_0,
	.param .u32 _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_1,
	.param .u32 _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_2,
	.param .f32 _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_3,
	.param .u64 _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_4,
	.param .u32 _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_5,
	.param .u64 _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_6,
	.param .u32 _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_7,
	.param .f32 _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_8,
	.param .u64 _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_9,
	.param .u32 _ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_10
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<323>;
	.reg .b32 	%r<75>;
	.reg .b64 	%rd<56>;
	// demoted variable
	.shared .align 4 .b8 _ZZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_iE8s_buffer[8192];

	ld.param.u32 	%r11, [_ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_2];
	ld.param.f32 	%f97, [_ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_3];
	ld.param.u64 	%rd9, [_ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_4];
	ld.param.u32 	%r12, [_ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_5];
	ld.param.u64 	%rd10, [_ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_6];
	ld.param.u32 	%r13, [_ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_7];
	ld.param.f32 	%f98, [_ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_8];
	ld.param.u64 	%rd11, [_ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_9];
	ld.param.u32 	%r14, [_ZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_i_param_10];
	mov.f32 	%f291, 0f00000000;
	setp.lt.s32	%p2, %r11, 1;
	mov.f32 	%f292, %f291;
	mov.f32 	%f293, %f291;
	mov.f32 	%f294, %f291;
	mov.f32 	%f295, %f291;
	mov.f32 	%f296, %f291;
	mov.f32 	%f297, %f291;
	mov.f32 	%f298, %f291;
	mov.f32 	%f299, %f291;
	mov.f32 	%f300, %f291;
	mov.f32 	%f301, %f291;
	mov.f32 	%f302, %f291;
	mov.f32 	%f303, %f291;
	mov.f32 	%f304, %f291;
	mov.f32 	%f305, %f291;
	mov.f32 	%f306, %f291;
	@%p2 bra 	BB11_7;

	cvta.to.global.u64 	%rd12, %rd10;
	mov.u32 	%r16, %ctaid.x;
	shl.b32 	%r17, %r16, 6;
	cvt.u64.u32	%rd13, %r17;
	cvta.to.global.u64 	%rd14, %rd9;
	mov.u32 	%r18, %ctaid.y;
	mul.lo.s32 	%r19, %r18, %r13;
	shl.b32 	%r20, %r19, 6;
	cvt.u64.u32	%rd15, %r20;
	mov.u32 	%r21, %tid.x;
	shl.b32 	%r22, %r21, 2;
	bfe.u32 	%r23, %r21, 4, 26;
	and.b32  	%r24, %r22, 60;
	mad.lo.s32 	%r25, %r23, %r12, %r24;
	cvt.u64.u32	%rd16, %r25;
	add.s64 	%rd17, %rd16, %rd13;
	shl.b64 	%rd18, %rd17, 2;
	add.s64 	%rd19, %rd14, %rd18;
	ld.global.v4.f32 	{%f279, %f280, %f281, %f282}, [%rd19];
	and.b32  	%r26, %r22, 12;
	bfe.u32 	%r27, %r21, 2, 28;
	mad.lo.s32 	%r28, %r27, %r13, %r26;
	cvt.u64.u32	%rd20, %r28;
	add.s64 	%rd21, %rd20, %rd15;
	shl.b64 	%rd22, %rd21, 2;
	add.s64 	%rd23, %rd12, %rd22;
	ld.global.v4.f32 	{%f266, %f265, %f264, %f263}, [%rd23];
	mov.u32 	%r71, 0;
	mul.wide.u32 	%rd24, %r20, 4;
	add.s64 	%rd53, %rd12, %rd24;
	mul.wide.u32 	%rd25, %r17, 4;
	add.s64 	%rd52, %rd14, %rd25;
	mov.f32 	%f291, 0f00000000;
	mov.f32 	%f292, %f291;
	mov.f32 	%f293, %f291;
	mov.f32 	%f294, %f291;
	mov.f32 	%f295, %f291;
	mov.f32 	%f296, %f291;
	mov.f32 	%f297, %f291;
	mov.f32 	%f298, %f291;
	mov.f32 	%f299, %f291;
	mov.f32 	%f300, %f291;
	mov.f32 	%f301, %f291;
	mov.f32 	%f302, %f291;
	mov.f32 	%f303, %f291;
	mov.f32 	%f304, %f291;
	mov.f32 	%f305, %f291;
	mov.f32 	%f306, %f291;

BB11_2:
	shl.b32 	%r30, %r21, 4;
	mov.u32 	%r31, _ZZN3wuk10gemm_64x64If6float4Li4ELi0EEEviiiT_PKS2_iS4_iS2_PS2_iE8s_buffer;
	add.s32 	%r32, %r31, %r30;
	st.shared.v4.f32 	[%r32], {%f279, %f280, %f281, %f282};
	bfe.u32 	%r33, %r21, 2, 28;
	shl.b32 	%r34, %r21, 8;
	and.b32  	%r35, %r34, 768;
	add.s32 	%r36, %r33, %r35;
	shl.b32 	%r37, %r36, 2;
	add.s32 	%r38, %r31, %r37;
	st.shared.f32 	[%r38+4096], %f266;
	st.shared.f32 	[%r38+4352], %f265;
	st.shared.f32 	[%r38+4608], %f264;
	st.shared.f32 	[%r38+4864], %f263;
	bar.sync 	0;
	add.s32 	%r71, %r71, 16;
	setp.ge.s32	%p3, %r71, %r11;
	@%p3 bra 	BB11_4;

	shl.b32 	%r39, %r12, 4;
	cvt.s64.s32	%rd26, %r39;
	mul.wide.s32 	%rd27, %r39, 4;
	add.s64 	%rd5, %rd52, %rd27;
	add.s64 	%rd6, %rd53, 64;
	bfe.u32 	%r41, %r21, 4, 26;
	mad.lo.s32 	%r44, %r41, %r12, %r24;
	cvt.u64.u32	%rd28, %r44;
	add.s64 	%rd29, %rd28, %rd26;
	shl.b64 	%rd30, %rd29, 2;
	add.s64 	%rd31, %rd52, %rd30;
	ld.global.v4.f32 	{%f279, %f280, %f281, %f282}, [%rd31];
	bfe.u32 	%r45, %r21, 2, 28;
	mad.lo.s32 	%r47, %r45, %r13, %r26;
	mul.wide.u32 	%rd32, %r47, 4;
	add.s64 	%rd33, %rd32, %rd53;
	ld.global.v4.f32 	{%f266, %f265, %f264, %f263}, [%rd33+64];
	mov.u64 	%rd53, %rd6;
	mov.u64 	%rd52, %rd5;

BB11_4:
	cvt.u16.u32	%rs1, %r22;
	and.b16  	%rs2, %rs1, 60;
	mul.wide.u16 	%r51, %rs2, 4;
	add.s32 	%r72, %r31, %r51;
	and.b32  	%r53, %r21, -16;
	add.s32 	%r73, %r31, %r53;
	mov.u32 	%r74, 0;

BB11_5:
	ld.shared.v4.f32 	{%f147, %f148, %f149, %f150}, [%r72];
	ld.shared.v4.f32 	{%f155, %f156, %f157, %f158}, [%r73+4096];
	fma.rn.f32 	%f163, %f147, %f155, %f294;
	fma.rn.f32 	%f164, %f147, %f156, %f293;
	fma.rn.f32 	%f165, %f147, %f157, %f292;
	fma.rn.f32 	%f166, %f147, %f158, %f291;
	fma.rn.f32 	%f167, %f148, %f155, %f295;
	fma.rn.f32 	%f168, %f148, %f156, %f296;
	fma.rn.f32 	%f169, %f148, %f157, %f297;
	fma.rn.f32 	%f170, %f148, %f158, %f298;
	fma.rn.f32 	%f171, %f149, %f155, %f299;
	fma.rn.f32 	%f172, %f149, %f156, %f300;
	fma.rn.f32 	%f173, %f149, %f157, %f301;
	fma.rn.f32 	%f174, %f149, %f158, %f302;
	fma.rn.f32 	%f175, %f150, %f155, %f303;
	fma.rn.f32 	%f176, %f150, %f156, %f304;
	fma.rn.f32 	%f177, %f150, %f157, %f305;
	fma.rn.f32 	%f178, %f150, %f158, %f306;
	ld.shared.v4.f32 	{%f179, %f180, %f181, %f182}, [%r72+256];
	ld.shared.v4.f32 	{%f187, %f188, %f189, %f190}, [%r73+4352];
	fma.rn.f32 	%f294, %f179, %f187, %f163;
	fma.rn.f32 	%f293, %f179, %f188, %f164;
	fma.rn.f32 	%f292, %f179, %f189, %f165;
	fma.rn.f32 	%f291, %f179, %f190, %f166;
	fma.rn.f32 	%f295, %f180, %f187, %f167;
	fma.rn.f32 	%f296, %f180, %f188, %f168;
	fma.rn.f32 	%f297, %f180, %f189, %f169;
	fma.rn.f32 	%f298, %f180, %f190, %f170;
	fma.rn.f32 	%f299, %f181, %f187, %f171;
	fma.rn.f32 	%f300, %f181, %f188, %f172;
	fma.rn.f32 	%f301, %f181, %f189, %f173;
	fma.rn.f32 	%f302, %f181, %f190, %f174;
	fma.rn.f32 	%f303, %f182, %f187, %f175;
	fma.rn.f32 	%f304, %f182, %f188, %f176;
	fma.rn.f32 	%f305, %f182, %f189, %f177;
	fma.rn.f32 	%f306, %f182, %f190, %f178;
	add.s32 	%r73, %r73, 512;
	add.s32 	%r72, %r72, 512;
	add.s32 	%r74, %r74, 2;
	setp.lt.s32	%p4, %r74, 16;
	@%p4 bra 	BB11_5;

	setp.lt.s32	%p1, %r71, %r11;
	bar.sync 	0;
	@%p1 bra 	BB11_2;

BB11_7:
	mov.u32 	%r54, %tid.x;
	shr.u32 	%r55, %r54, 2;
	and.b32  	%r56, %r55, 1073741820;
	shl.b32 	%r57, %r54, 2;
	and.b32  	%r58, %r57, 60;
	mad.lo.s32 	%r59, %r56, %r14, %r58;
	cvt.u64.u32	%rd34, %r59;
	mov.u32 	%r60, %ctaid.y;
	shl.b32 	%r61, %r60, 6;
	mov.u32 	%r62, %ctaid.x;
	shl.b32 	%r63, %r62, 6;
	mad.lo.s32 	%r64, %r61, %r14, %r63;
	cvt.u64.u32	%rd35, %r64;
	add.s64 	%rd36, %rd34, %rd35;
	cvta.to.global.u64 	%rd37, %rd11;
	shl.b64 	%rd38, %rd36, 2;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.v4.f32 	{%f195, %f196, %f197, %f198}, [%rd39];
	mul.f32 	%f203, %f195, %f98;
	mul.f32 	%f204, %f196, %f98;
	mul.f32 	%f205, %f197, %f98;
	mul.f32 	%f206, %f198, %f98;
	fma.rn.f32 	%f207, %f291, %f97, %f206;
	fma.rn.f32 	%f208, %f292, %f97, %f205;
	fma.rn.f32 	%f209, %f293, %f97, %f204;
	fma.rn.f32 	%f210, %f294, %f97, %f203;
	st.global.v4.f32 	[%rd39], {%f210, %f209, %f208, %f207};
	add.s32 	%r65, %r56, 1;
	mad.lo.s32 	%r66, %r65, %r14, %r58;
	cvt.u64.u32	%rd40, %r66;
	add.s64 	%rd41, %rd40, %rd35;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd37, %rd42;
	ld.global.v4.f32 	{%f211, %f212, %f213, %f214}, [%rd43];
	mul.f32 	%f219, %f211, %f98;
	mul.f32 	%f220, %f212, %f98;
	mul.f32 	%f221, %f213, %f98;
	mul.f32 	%f222, %f214, %f98;
	fma.rn.f32 	%f223, %f298, %f97, %f222;
	fma.rn.f32 	%f224, %f297, %f97, %f221;
	fma.rn.f32 	%f225, %f296, %f97, %f220;
	fma.rn.f32 	%f226, %f295, %f97, %f219;
	st.global.v4.f32 	[%rd43], {%f226, %f225, %f224, %f223};
	add.s32 	%r67, %r56, 2;
	mad.lo.s32 	%r68, %r67, %r14, %r58;
	cvt.u64.u32	%rd44, %r68;
	add.s64 	%rd45, %rd44, %rd35;
	shl.b64 	%rd46, %rd45, 2;
	add.s64 	%rd47, %rd37, %rd46;
	ld.global.v4.f32 	{%f227, %f228, %f229, %f230}, [%rd47];
	mul.f32 	%f235, %f227, %f98;
	mul.f32 	%f236, %f228, %f98;
	mul.f32 	%f237, %f229, %f98;
	mul.f32 	%f238, %f230, %f98;
	fma.rn.f32 	%f239, %f302, %f97, %f238;
	fma.rn.f32 	%f240, %f301, %f97, %f237;
	fma.rn.f32 	%f241, %f300, %f97, %f236;
	fma.rn.f32 	%f242, %f299, %f97, %f235;
	st.global.v4.f32 	[%rd47], {%f242, %f241, %f240, %f239};
	add.s32 	%r69, %r56, 3;
	mad.lo.s32 	%r70, %r69, %r14, %r58;
	cvt.u64.u32	%rd48, %r70;
	add.s64 	%rd49, %rd48, %rd35;
	shl.b64 	%rd50, %rd49, 2;
	add.s64 	%rd51, %rd37, %rd50;
	ld.global.v4.f32 	{%f243, %f244, %f245, %f246}, [%rd51];
	mul.f32 	%f251, %f243, %f98;
	mul.f32 	%f252, %f244, %f98;
	mul.f32 	%f253, %f245, %f98;
	mul.f32 	%f254, %f246, %f98;
	fma.rn.f32 	%f255, %f306, %f97, %f254;
	fma.rn.f32 	%f256, %f305, %f97, %f253;
	fma.rn.f32 	%f257, %f304, %f97, %f252;
	fma.rn.f32 	%f258, %f303, %f97, %f251;
	st.global.v4.f32 	[%rd51], {%f258, %f257, %f256, %f255};
	ret;
}

	// .globl	_ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i
.visible .entry _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i(
	.param .u32 _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_0,
	.param .u32 _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_1,
	.param .u32 _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_2,
	.param .f32 _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_3,
	.param .u64 _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_4,
	.param .u32 _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_5,
	.param .u64 _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_6,
	.param .u32 _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_7,
	.param .f32 _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_8,
	.param .u64 _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_9,
	.param .u32 _ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_10
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<1225>;
	.reg .b32 	%r<85>;
	.reg .b64 	%rd<62>;
	// demoted variable
	.shared .align 4 .b8 _ZZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_iE8s_buffer[8192];

	ld.param.u32 	%r7, [_ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_2];
	ld.param.u64 	%rd11, [_ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_4];
	ld.param.u32 	%r8, [_ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_5];
	ld.param.u64 	%rd12, [_ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_6];
	ld.param.u32 	%r9, [_ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_7];
	cvta.to.global.u64 	%rd13, %rd12;
	mov.u32 	%r11, %tid.x;
	and.b32  	%r12, %r11, 31;
	shr.u32 	%r13, %r11, 5;
	and.b32  	%r14, %r11, 1;
	shr.u32 	%r15, %r11, 1;
	mov.u32 	%r16, %ctaid.x;
	shl.b32 	%r17, %r16, 7;
	cvta.to.global.u64 	%rd14, %rd11;
	mul.wide.u32 	%rd15, %r17, 4;
	add.s64 	%rd58, %rd14, %rd15;
	mov.u32 	%r18, %ctaid.y;
	mul.lo.s32 	%r19, %r18, %r9;
	shl.b32 	%r20, %r19, 7;
	mul.wide.u32 	%rd16, %r20, 4;
	add.s64 	%rd59, %rd13, %rd16;
	shr.s32 	%r21, %r8, 2;
	mad.lo.s32 	%r22, %r13, %r21, %r12;
	mul.wide.s32 	%rd17, %r22, 16;
	add.s64 	%rd18, %rd58, %rd17;
	ld.global.v4.f32 	{%f1085, %f1086, %f1087, %f1088}, [%rd18];
	shr.s32 	%r23, %r9, 2;
	mad.lo.s32 	%r24, %r15, %r23, %r14;
	mul.wide.s32 	%rd19, %r24, 16;
	add.s64 	%rd3, %rd59, %rd19;
	mov.f32 	%f1097, 0f00000000;
	setp.lt.s32	%p2, %r7, 1;
	mov.f32 	%f1098, %f1097;
	mov.f32 	%f1099, %f1097;
	mov.f32 	%f1100, %f1097;
	mov.f32 	%f1101, %f1097;
	mov.f32 	%f1102, %f1097;
	mov.f32 	%f1103, %f1097;
	mov.f32 	%f1104, %f1097;
	mov.f32 	%f1105, %f1097;
	mov.f32 	%f1106, %f1097;
	mov.f32 	%f1107, %f1097;
	mov.f32 	%f1108, %f1097;
	mov.f32 	%f1109, %f1097;
	mov.f32 	%f1110, %f1097;
	mov.f32 	%f1111, %f1097;
	mov.f32 	%f1112, %f1097;
	mov.f32 	%f1113, %f1097;
	mov.f32 	%f1114, %f1097;
	mov.f32 	%f1115, %f1097;
	mov.f32 	%f1116, %f1097;
	mov.f32 	%f1117, %f1097;
	mov.f32 	%f1118, %f1097;
	mov.f32 	%f1119, %f1097;
	mov.f32 	%f1120, %f1097;
	mov.f32 	%f1121, %f1097;
	mov.f32 	%f1122, %f1097;
	mov.f32 	%f1123, %f1097;
	mov.f32 	%f1124, %f1097;
	mov.f32 	%f1125, %f1097;
	mov.f32 	%f1126, %f1097;
	mov.f32 	%f1127, %f1097;
	mov.f32 	%f1128, %f1097;
	mov.f32 	%f1129, %f1097;
	mov.f32 	%f1130, %f1097;
	mov.f32 	%f1131, %f1097;
	mov.f32 	%f1132, %f1097;
	mov.f32 	%f1133, %f1097;
	mov.f32 	%f1134, %f1097;
	mov.f32 	%f1135, %f1097;
	mov.f32 	%f1136, %f1097;
	mov.f32 	%f1137, %f1097;
	mov.f32 	%f1138, %f1097;
	mov.f32 	%f1139, %f1097;
	mov.f32 	%f1140, %f1097;
	mov.f32 	%f1141, %f1097;
	mov.f32 	%f1142, %f1097;
	mov.f32 	%f1143, %f1097;
	mov.f32 	%f1144, %f1097;
	mov.f32 	%f1145, %f1097;
	mov.f32 	%f1146, %f1097;
	mov.f32 	%f1147, %f1097;
	mov.f32 	%f1148, %f1097;
	mov.f32 	%f1149, %f1097;
	mov.f32 	%f1150, %f1097;
	mov.f32 	%f1151, %f1097;
	mov.f32 	%f1152, %f1097;
	mov.f32 	%f1153, %f1097;
	mov.f32 	%f1154, %f1097;
	mov.f32 	%f1155, %f1097;
	mov.f32 	%f1156, %f1097;
	mov.f32 	%f1157, %f1097;
	mov.f32 	%f1158, %f1097;
	mov.f32 	%f1159, %f1097;
	mov.f32 	%f1160, %f1097;
	@%p2 bra 	BB12_7;

	ld.global.v4.f32 	{%f1064, %f1063, %f1062, %f1061}, [%rd3];
	mov.u32 	%r82, 0;
	mov.f32 	%f1097, 0f00000000;
	mov.f32 	%f1098, %f1097;
	mov.f32 	%f1099, %f1097;
	mov.f32 	%f1100, %f1097;
	mov.f32 	%f1101, %f1097;
	mov.f32 	%f1102, %f1097;
	mov.f32 	%f1103, %f1097;
	mov.f32 	%f1104, %f1097;
	mov.f32 	%f1105, %f1097;
	mov.f32 	%f1106, %f1097;
	mov.f32 	%f1107, %f1097;
	mov.f32 	%f1108, %f1097;
	mov.f32 	%f1109, %f1097;
	mov.f32 	%f1110, %f1097;
	mov.f32 	%f1111, %f1097;
	mov.f32 	%f1112, %f1097;
	mov.f32 	%f1113, %f1097;
	mov.f32 	%f1114, %f1097;
	mov.f32 	%f1115, %f1097;
	mov.f32 	%f1116, %f1097;
	mov.f32 	%f1117, %f1097;
	mov.f32 	%f1118, %f1097;
	mov.f32 	%f1119, %f1097;
	mov.f32 	%f1120, %f1097;
	mov.f32 	%f1121, %f1097;
	mov.f32 	%f1122, %f1097;
	mov.f32 	%f1123, %f1097;
	mov.f32 	%f1124, %f1097;
	mov.f32 	%f1125, %f1097;
	mov.f32 	%f1126, %f1097;
	mov.f32 	%f1127, %f1097;
	mov.f32 	%f1128, %f1097;
	mov.f32 	%f1129, %f1097;
	mov.f32 	%f1130, %f1097;
	mov.f32 	%f1131, %f1097;
	mov.f32 	%f1132, %f1097;
	mov.f32 	%f1133, %f1097;
	mov.f32 	%f1134, %f1097;
	mov.f32 	%f1135, %f1097;
	mov.f32 	%f1136, %f1097;
	mov.f32 	%f1137, %f1097;
	mov.f32 	%f1138, %f1097;
	mov.f32 	%f1139, %f1097;
	mov.f32 	%f1140, %f1097;
	mov.f32 	%f1141, %f1097;
	mov.f32 	%f1142, %f1097;
	mov.f32 	%f1143, %f1097;
	mov.f32 	%f1144, %f1097;
	mov.f32 	%f1145, %f1097;
	mov.f32 	%f1146, %f1097;
	mov.f32 	%f1147, %f1097;
	mov.f32 	%f1148, %f1097;
	mov.f32 	%f1149, %f1097;
	mov.f32 	%f1150, %f1097;
	mov.f32 	%f1151, %f1097;
	mov.f32 	%f1152, %f1097;
	mov.f32 	%f1153, %f1097;
	mov.f32 	%f1154, %f1097;
	mov.f32 	%f1155, %f1097;
	mov.f32 	%f1156, %f1097;
	mov.f32 	%f1157, %f1097;
	mov.f32 	%f1158, %f1097;
	mov.f32 	%f1159, %f1097;
	mov.f32 	%f1160, %f1097;

BB12_2:
	shr.u32 	%r75, %r11, 1;
	and.b32  	%r74, %r11, 1;
	shl.b32 	%r27, %r11, 4;
	mov.u32 	%r28, _ZZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_iE8s_buffer;
	add.s32 	%r29, %r28, %r27;
	st.shared.v4.f32 	[%r29], {%f1085, %f1086, %f1087, %f1088};
	shl.b32 	%r32, %r74, 9;
	add.s32 	%r33, %r75, %r32;
	shl.b32 	%r34, %r33, 2;
	add.s32 	%r35, %r28, %r34;
	st.shared.f32 	[%r35+4096], %f1064;
	st.shared.f32 	[%r35+4608], %f1063;
	st.shared.f32 	[%r35+5120], %f1062;
	st.shared.f32 	[%r35+5632], %f1061;
	bar.sync 	0;
	add.s32 	%r2, %r82, 8;
	setp.ge.s32	%p3, %r2, %r7;
	@%p3 bra 	BB12_4;

	ld.param.u32 	%r76, [_ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_5];
	shl.b32 	%r36, %r76, 3;
	mul.wide.s32 	%rd20, %r36, 4;
	add.s64 	%rd58, %rd58, %rd20;
	add.s64 	%rd22, %rd58, %rd17;
	ld.global.v4.f32 	{%f1085, %f1086, %f1087, %f1088}, [%rd22];
	add.s64 	%rd59, %rd59, 32;
	add.s64 	%rd24, %rd59, %rd19;
	ld.global.v4.f32 	{%f1064, %f1063, %f1062, %f1061}, [%rd24];

BB12_4:
	mov.u32 	%r83, _ZZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_iE8s_buffer;
	mov.u32 	%r84, 0;

BB12_5:
	.pragma "nounroll";
	and.b32  	%r49, %r11, 15;
	mad.lo.s32 	%r50, %r49, 16, %r83;
	ld.shared.v4.f32 	{%f439, %f440, %f441, %f442}, [%r50];
	ld.shared.v4.f32 	{%f447, %f448, %f449, %f450}, [%r50+256];
	shr.u32 	%r51, %r11, 4;
	mad.lo.s32 	%r52, %r51, 16, %r83;
	ld.shared.v4.f32 	{%f455, %f456, %f457, %f458}, [%r52+4096];
	ld.shared.v4.f32 	{%f463, %f464, %f465, %f466}, [%r52+4352];
	fma.rn.f32 	%f471, %f439, %f455, %f1140;
	fma.rn.f32 	%f472, %f440, %f455, %f1139;
	fma.rn.f32 	%f473, %f441, %f455, %f1138;
	fma.rn.f32 	%f474, %f442, %f455, %f1137;
	fma.rn.f32 	%f475, %f439, %f456, %f1136;
	fma.rn.f32 	%f476, %f440, %f456, %f1135;
	fma.rn.f32 	%f477, %f441, %f456, %f1134;
	fma.rn.f32 	%f478, %f442, %f456, %f1133;
	fma.rn.f32 	%f479, %f439, %f457, %f1132;
	fma.rn.f32 	%f480, %f440, %f457, %f1131;
	fma.rn.f32 	%f481, %f441, %f457, %f1130;
	fma.rn.f32 	%f482, %f442, %f457, %f1129;
	fma.rn.f32 	%f483, %f439, %f458, %f1128;
	fma.rn.f32 	%f484, %f440, %f458, %f1127;
	fma.rn.f32 	%f485, %f441, %f458, %f1126;
	fma.rn.f32 	%f486, %f442, %f458, %f1125;
	fma.rn.f32 	%f487, %f439, %f463, %f1124;
	fma.rn.f32 	%f488, %f440, %f463, %f1123;
	fma.rn.f32 	%f489, %f441, %f463, %f1122;
	fma.rn.f32 	%f490, %f442, %f463, %f1121;
	fma.rn.f32 	%f491, %f439, %f464, %f1120;
	fma.rn.f32 	%f492, %f440, %f464, %f1119;
	fma.rn.f32 	%f493, %f441, %f464, %f1118;
	fma.rn.f32 	%f494, %f442, %f464, %f1117;
	fma.rn.f32 	%f495, %f439, %f465, %f1116;
	fma.rn.f32 	%f496, %f440, %f465, %f1115;
	fma.rn.f32 	%f497, %f441, %f465, %f1114;
	fma.rn.f32 	%f498, %f442, %f465, %f1113;
	fma.rn.f32 	%f499, %f439, %f466, %f1112;
	fma.rn.f32 	%f500, %f440, %f466, %f1111;
	fma.rn.f32 	%f501, %f441, %f466, %f1110;
	fma.rn.f32 	%f502, %f442, %f466, %f1109;
	fma.rn.f32 	%f503, %f447, %f455, %f1108;
	fma.rn.f32 	%f504, %f448, %f455, %f1107;
	fma.rn.f32 	%f505, %f449, %f455, %f1106;
	fma.rn.f32 	%f506, %f450, %f455, %f1105;
	fma.rn.f32 	%f507, %f447, %f456, %f1104;
	fma.rn.f32 	%f508, %f448, %f456, %f1103;
	fma.rn.f32 	%f509, %f449, %f456, %f1102;
	fma.rn.f32 	%f510, %f450, %f456, %f1101;
	fma.rn.f32 	%f511, %f447, %f457, %f1100;
	fma.rn.f32 	%f512, %f448, %f457, %f1099;
	fma.rn.f32 	%f513, %f449, %f457, %f1098;
	fma.rn.f32 	%f514, %f450, %f457, %f1097;
	fma.rn.f32 	%f515, %f447, %f458, %f1141;
	fma.rn.f32 	%f516, %f448, %f458, %f1142;
	fma.rn.f32 	%f517, %f449, %f458, %f1143;
	fma.rn.f32 	%f518, %f450, %f458, %f1144;
	fma.rn.f32 	%f519, %f447, %f463, %f1145;
	fma.rn.f32 	%f520, %f448, %f463, %f1146;
	fma.rn.f32 	%f521, %f449, %f463, %f1147;
	fma.rn.f32 	%f522, %f450, %f463, %f1148;
	fma.rn.f32 	%f523, %f447, %f464, %f1149;
	fma.rn.f32 	%f524, %f448, %f464, %f1150;
	fma.rn.f32 	%f525, %f449, %f464, %f1151;
	fma.rn.f32 	%f526, %f450, %f464, %f1152;
	fma.rn.f32 	%f527, %f447, %f465, %f1153;
	fma.rn.f32 	%f528, %f448, %f465, %f1154;
	fma.rn.f32 	%f529, %f449, %f465, %f1155;
	fma.rn.f32 	%f530, %f450, %f465, %f1156;
	fma.rn.f32 	%f531, %f447, %f466, %f1157;
	fma.rn.f32 	%f532, %f448, %f466, %f1158;
	fma.rn.f32 	%f533, %f449, %f466, %f1159;
	fma.rn.f32 	%f534, %f450, %f466, %f1160;
	ld.shared.v4.f32 	{%f535, %f536, %f537, %f538}, [%r50+512];
	ld.shared.v4.f32 	{%f543, %f544, %f545, %f546}, [%r50+768];
	ld.shared.v4.f32 	{%f551, %f552, %f553, %f554}, [%r52+4608];
	ld.shared.v4.f32 	{%f559, %f560, %f561, %f562}, [%r52+4864];
	fma.rn.f32 	%f567, %f535, %f551, %f471;
	fma.rn.f32 	%f568, %f536, %f551, %f472;
	fma.rn.f32 	%f569, %f537, %f551, %f473;
	fma.rn.f32 	%f570, %f538, %f551, %f474;
	fma.rn.f32 	%f571, %f535, %f552, %f475;
	fma.rn.f32 	%f572, %f536, %f552, %f476;
	fma.rn.f32 	%f573, %f537, %f552, %f477;
	fma.rn.f32 	%f574, %f538, %f552, %f478;
	fma.rn.f32 	%f575, %f535, %f553, %f479;
	fma.rn.f32 	%f576, %f536, %f553, %f480;
	fma.rn.f32 	%f577, %f537, %f553, %f481;
	fma.rn.f32 	%f578, %f538, %f553, %f482;
	fma.rn.f32 	%f579, %f535, %f554, %f483;
	fma.rn.f32 	%f580, %f536, %f554, %f484;
	fma.rn.f32 	%f581, %f537, %f554, %f485;
	fma.rn.f32 	%f582, %f538, %f554, %f486;
	fma.rn.f32 	%f583, %f535, %f559, %f487;
	fma.rn.f32 	%f584, %f536, %f559, %f488;
	fma.rn.f32 	%f585, %f537, %f559, %f489;
	fma.rn.f32 	%f586, %f538, %f559, %f490;
	fma.rn.f32 	%f587, %f535, %f560, %f491;
	fma.rn.f32 	%f588, %f536, %f560, %f492;
	fma.rn.f32 	%f589, %f537, %f560, %f493;
	fma.rn.f32 	%f590, %f538, %f560, %f494;
	fma.rn.f32 	%f591, %f535, %f561, %f495;
	fma.rn.f32 	%f592, %f536, %f561, %f496;
	fma.rn.f32 	%f593, %f537, %f561, %f497;
	fma.rn.f32 	%f594, %f538, %f561, %f498;
	fma.rn.f32 	%f595, %f535, %f562, %f499;
	fma.rn.f32 	%f596, %f536, %f562, %f500;
	fma.rn.f32 	%f597, %f537, %f562, %f501;
	fma.rn.f32 	%f598, %f538, %f562, %f502;
	fma.rn.f32 	%f599, %f543, %f551, %f503;
	fma.rn.f32 	%f600, %f544, %f551, %f504;
	fma.rn.f32 	%f601, %f545, %f551, %f505;
	fma.rn.f32 	%f602, %f546, %f551, %f506;
	fma.rn.f32 	%f603, %f543, %f552, %f507;
	fma.rn.f32 	%f604, %f544, %f552, %f508;
	fma.rn.f32 	%f605, %f545, %f552, %f509;
	fma.rn.f32 	%f606, %f546, %f552, %f510;
	fma.rn.f32 	%f607, %f543, %f553, %f511;
	fma.rn.f32 	%f608, %f544, %f553, %f512;
	fma.rn.f32 	%f609, %f545, %f553, %f513;
	fma.rn.f32 	%f610, %f546, %f553, %f514;
	fma.rn.f32 	%f611, %f543, %f554, %f515;
	fma.rn.f32 	%f612, %f544, %f554, %f516;
	fma.rn.f32 	%f613, %f545, %f554, %f517;
	fma.rn.f32 	%f614, %f546, %f554, %f518;
	fma.rn.f32 	%f615, %f543, %f559, %f519;
	fma.rn.f32 	%f616, %f544, %f559, %f520;
	fma.rn.f32 	%f617, %f545, %f559, %f521;
	fma.rn.f32 	%f618, %f546, %f559, %f522;
	fma.rn.f32 	%f619, %f543, %f560, %f523;
	fma.rn.f32 	%f620, %f544, %f560, %f524;
	fma.rn.f32 	%f621, %f545, %f560, %f525;
	fma.rn.f32 	%f622, %f546, %f560, %f526;
	fma.rn.f32 	%f623, %f543, %f561, %f527;
	fma.rn.f32 	%f624, %f544, %f561, %f528;
	fma.rn.f32 	%f625, %f545, %f561, %f529;
	fma.rn.f32 	%f626, %f546, %f561, %f530;
	fma.rn.f32 	%f627, %f543, %f562, %f531;
	fma.rn.f32 	%f628, %f544, %f562, %f532;
	fma.rn.f32 	%f629, %f545, %f562, %f533;
	fma.rn.f32 	%f630, %f546, %f562, %f534;
	ld.shared.v4.f32 	{%f631, %f632, %f633, %f634}, [%r50+1024];
	ld.shared.v4.f32 	{%f639, %f640, %f641, %f642}, [%r50+1280];
	ld.shared.v4.f32 	{%f647, %f648, %f649, %f650}, [%r52+5120];
	ld.shared.v4.f32 	{%f655, %f656, %f657, %f658}, [%r52+5376];
	fma.rn.f32 	%f663, %f631, %f647, %f567;
	fma.rn.f32 	%f664, %f632, %f647, %f568;
	fma.rn.f32 	%f665, %f633, %f647, %f569;
	fma.rn.f32 	%f666, %f634, %f647, %f570;
	fma.rn.f32 	%f667, %f631, %f648, %f571;
	fma.rn.f32 	%f668, %f632, %f648, %f572;
	fma.rn.f32 	%f669, %f633, %f648, %f573;
	fma.rn.f32 	%f670, %f634, %f648, %f574;
	fma.rn.f32 	%f671, %f631, %f649, %f575;
	fma.rn.f32 	%f672, %f632, %f649, %f576;
	fma.rn.f32 	%f673, %f633, %f649, %f577;
	fma.rn.f32 	%f674, %f634, %f649, %f578;
	fma.rn.f32 	%f675, %f631, %f650, %f579;
	fma.rn.f32 	%f676, %f632, %f650, %f580;
	fma.rn.f32 	%f677, %f633, %f650, %f581;
	fma.rn.f32 	%f678, %f634, %f650, %f582;
	fma.rn.f32 	%f679, %f631, %f655, %f583;
	fma.rn.f32 	%f680, %f632, %f655, %f584;
	fma.rn.f32 	%f681, %f633, %f655, %f585;
	fma.rn.f32 	%f682, %f634, %f655, %f586;
	fma.rn.f32 	%f683, %f631, %f656, %f587;
	fma.rn.f32 	%f684, %f632, %f656, %f588;
	fma.rn.f32 	%f685, %f633, %f656, %f589;
	fma.rn.f32 	%f686, %f634, %f656, %f590;
	fma.rn.f32 	%f687, %f631, %f657, %f591;
	fma.rn.f32 	%f688, %f632, %f657, %f592;
	fma.rn.f32 	%f689, %f633, %f657, %f593;
	fma.rn.f32 	%f690, %f634, %f657, %f594;
	fma.rn.f32 	%f691, %f631, %f658, %f595;
	fma.rn.f32 	%f692, %f632, %f658, %f596;
	fma.rn.f32 	%f693, %f633, %f658, %f597;
	fma.rn.f32 	%f694, %f634, %f658, %f598;
	fma.rn.f32 	%f695, %f639, %f647, %f599;
	fma.rn.f32 	%f696, %f640, %f647, %f600;
	fma.rn.f32 	%f697, %f641, %f647, %f601;
	fma.rn.f32 	%f698, %f642, %f647, %f602;
	fma.rn.f32 	%f699, %f639, %f648, %f603;
	fma.rn.f32 	%f700, %f640, %f648, %f604;
	fma.rn.f32 	%f701, %f641, %f648, %f605;
	fma.rn.f32 	%f702, %f642, %f648, %f606;
	fma.rn.f32 	%f703, %f639, %f649, %f607;
	fma.rn.f32 	%f704, %f640, %f649, %f608;
	fma.rn.f32 	%f705, %f641, %f649, %f609;
	fma.rn.f32 	%f706, %f642, %f649, %f610;
	fma.rn.f32 	%f707, %f639, %f650, %f611;
	fma.rn.f32 	%f708, %f640, %f650, %f612;
	fma.rn.f32 	%f709, %f641, %f650, %f613;
	fma.rn.f32 	%f710, %f642, %f650, %f614;
	fma.rn.f32 	%f711, %f639, %f655, %f615;
	fma.rn.f32 	%f712, %f640, %f655, %f616;
	fma.rn.f32 	%f713, %f641, %f655, %f617;
	fma.rn.f32 	%f714, %f642, %f655, %f618;
	fma.rn.f32 	%f715, %f639, %f656, %f619;
	fma.rn.f32 	%f716, %f640, %f656, %f620;
	fma.rn.f32 	%f717, %f641, %f656, %f621;
	fma.rn.f32 	%f718, %f642, %f656, %f622;
	fma.rn.f32 	%f719, %f639, %f657, %f623;
	fma.rn.f32 	%f720, %f640, %f657, %f624;
	fma.rn.f32 	%f721, %f641, %f657, %f625;
	fma.rn.f32 	%f722, %f642, %f657, %f626;
	fma.rn.f32 	%f723, %f639, %f658, %f627;
	fma.rn.f32 	%f724, %f640, %f658, %f628;
	fma.rn.f32 	%f725, %f641, %f658, %f629;
	fma.rn.f32 	%f726, %f642, %f658, %f630;
	ld.shared.v4.f32 	{%f727, %f728, %f729, %f730}, [%r50+1536];
	ld.shared.v4.f32 	{%f735, %f736, %f737, %f738}, [%r50+1792];
	ld.shared.v4.f32 	{%f743, %f744, %f745, %f746}, [%r52+5632];
	ld.shared.v4.f32 	{%f751, %f752, %f753, %f754}, [%r52+5888];
	fma.rn.f32 	%f1140, %f727, %f743, %f663;
	fma.rn.f32 	%f1139, %f728, %f743, %f664;
	fma.rn.f32 	%f1138, %f729, %f743, %f665;
	fma.rn.f32 	%f1137, %f730, %f743, %f666;
	fma.rn.f32 	%f1136, %f727, %f744, %f667;
	fma.rn.f32 	%f1135, %f728, %f744, %f668;
	fma.rn.f32 	%f1134, %f729, %f744, %f669;
	fma.rn.f32 	%f1133, %f730, %f744, %f670;
	fma.rn.f32 	%f1132, %f727, %f745, %f671;
	fma.rn.f32 	%f1131, %f728, %f745, %f672;
	fma.rn.f32 	%f1130, %f729, %f745, %f673;
	fma.rn.f32 	%f1129, %f730, %f745, %f674;
	fma.rn.f32 	%f1128, %f727, %f746, %f675;
	fma.rn.f32 	%f1127, %f728, %f746, %f676;
	fma.rn.f32 	%f1126, %f729, %f746, %f677;
	fma.rn.f32 	%f1125, %f730, %f746, %f678;
	fma.rn.f32 	%f1124, %f727, %f751, %f679;
	fma.rn.f32 	%f1123, %f728, %f751, %f680;
	fma.rn.f32 	%f1122, %f729, %f751, %f681;
	fma.rn.f32 	%f1121, %f730, %f751, %f682;
	fma.rn.f32 	%f1120, %f727, %f752, %f683;
	fma.rn.f32 	%f1119, %f728, %f752, %f684;
	fma.rn.f32 	%f1118, %f729, %f752, %f685;
	fma.rn.f32 	%f1117, %f730, %f752, %f686;
	fma.rn.f32 	%f1116, %f727, %f753, %f687;
	fma.rn.f32 	%f1115, %f728, %f753, %f688;
	fma.rn.f32 	%f1114, %f729, %f753, %f689;
	fma.rn.f32 	%f1113, %f730, %f753, %f690;
	fma.rn.f32 	%f1112, %f727, %f754, %f691;
	fma.rn.f32 	%f1111, %f728, %f754, %f692;
	fma.rn.f32 	%f1110, %f729, %f754, %f693;
	fma.rn.f32 	%f1109, %f730, %f754, %f694;
	fma.rn.f32 	%f1108, %f735, %f743, %f695;
	fma.rn.f32 	%f1107, %f736, %f743, %f696;
	fma.rn.f32 	%f1106, %f737, %f743, %f697;
	fma.rn.f32 	%f1105, %f738, %f743, %f698;
	fma.rn.f32 	%f1104, %f735, %f744, %f699;
	fma.rn.f32 	%f1103, %f736, %f744, %f700;
	fma.rn.f32 	%f1102, %f737, %f744, %f701;
	fma.rn.f32 	%f1101, %f738, %f744, %f702;
	fma.rn.f32 	%f1100, %f735, %f745, %f703;
	fma.rn.f32 	%f1099, %f736, %f745, %f704;
	fma.rn.f32 	%f1098, %f737, %f745, %f705;
	fma.rn.f32 	%f1097, %f738, %f745, %f706;
	fma.rn.f32 	%f1141, %f735, %f746, %f707;
	fma.rn.f32 	%f1142, %f736, %f746, %f708;
	fma.rn.f32 	%f1143, %f737, %f746, %f709;
	fma.rn.f32 	%f1144, %f738, %f746, %f710;
	fma.rn.f32 	%f1145, %f735, %f751, %f711;
	fma.rn.f32 	%f1146, %f736, %f751, %f712;
	fma.rn.f32 	%f1147, %f737, %f751, %f713;
	fma.rn.f32 	%f1148, %f738, %f751, %f714;
	fma.rn.f32 	%f1149, %f735, %f752, %f715;
	fma.rn.f32 	%f1150, %f736, %f752, %f716;
	fma.rn.f32 	%f1151, %f737, %f752, %f717;
	fma.rn.f32 	%f1152, %f738, %f752, %f718;
	fma.rn.f32 	%f1153, %f735, %f753, %f719;
	fma.rn.f32 	%f1154, %f736, %f753, %f720;
	fma.rn.f32 	%f1155, %f737, %f753, %f721;
	fma.rn.f32 	%f1156, %f738, %f753, %f722;
	fma.rn.f32 	%f1157, %f735, %f754, %f723;
	fma.rn.f32 	%f1158, %f736, %f754, %f724;
	fma.rn.f32 	%f1159, %f737, %f754, %f725;
	fma.rn.f32 	%f1160, %f738, %f754, %f726;
	add.s32 	%r83, %r83, 2048;
	add.s32 	%r84, %r84, 4;
	setp.lt.s32	%p4, %r84, 8;
	@%p4 bra 	BB12_5;

	add.s32 	%r78, %r82, 8;
	setp.lt.s32	%p5, %r78, %r7;
	add.s32 	%r82, %r82, 8;
	bar.sync 	0;
	@%p5 bra 	BB12_2;

BB12_7:
	mov.u32 	%r81, %ctaid.y;
	mov.u32 	%r80, %ctaid.x;
	shl.b32 	%r79, %r80, 7;
	ld.param.f32 	%f1016, [_ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_3];
	ld.param.f32 	%f1015, [_ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_8];
	ld.param.u64 	%rd57, [_ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_9];
	ld.param.u32 	%r73, [_ZN3wuk12gemm_128x128If6float4Li4ELi1EEEviiiT_PKS2_iS4_iS2_PS2_i_param_10];
	and.b32  	%r56, %r11, 15;
	shl.b32 	%r57, %r56, 2;
	add.s32 	%r58, %r79, %r57;
	shl.b32 	%r60, %r81, 7;
	shr.u32 	%r61, %r11, 2;
	and.b32  	%r62, %r61, 1073741820;
	add.s32 	%r63, %r60, %r62;
	mad.lo.s32 	%r64, %r63, %r73, %r58;
	cvt.u64.u32	%rd25, %r64;
	cvta.to.global.u64 	%rd26, %rd57;
	mul.wide.u32 	%rd27, %r64, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.v4.f32 	{%f759, %f760, %f761, %f762}, [%rd28];
	mul.f32 	%f767, %f759, %f1015;
	mul.f32 	%f768, %f760, %f1015;
	mul.f32 	%f769, %f761, %f1015;
	mul.f32 	%f770, %f762, %f1015;
	fma.rn.f32 	%f771, %f1137, %f1016, %f770;
	fma.rn.f32 	%f772, %f1138, %f1016, %f769;
	fma.rn.f32 	%f773, %f1139, %f1016, %f768;
	fma.rn.f32 	%f774, %f1140, %f1016, %f767;
	st.global.v4.f32 	[%rd28], {%f774, %f773, %f772, %f771};
	cvt.s64.s32	%rd29, %r73;
	add.s64 	%rd30, %rd29, %rd25;
	shl.b64 	%rd31, %rd30, 2;
	add.s64 	%rd32, %rd26, %rd31;
	ld.global.v4.f32 	{%f775, %f776, %f777, %f778}, [%rd32];
	mul.f32 	%f783, %f775, %f1015;
	mul.f32 	%f784, %f776, %f1015;
	mul.f32 	%f785, %f777, %f1015;
	mul.f32 	%f786, %f778, %f1015;
	fma.rn.f32 	%f787, %f1133, %f1016, %f786;
	fma.rn.f32 	%f788, %f1134, %f1016, %f785;
	fma.rn.f32 	%f789, %f1135, %f1016, %f784;
	fma.rn.f32 	%f790, %f1136, %f1016, %f783;
	st.global.v4.f32 	[%rd32], {%f790, %f789, %f788, %f787};
	shl.b32 	%r65, %r73, 1;
	cvt.s64.s32	%rd33, %r65;
	add.s64 	%rd34, %rd33, %rd25;
	shl.b64 	%rd35, %rd34, 2;
	add.s64 	%rd36, %rd26, %rd35;
	ld.global.v4.f32 	{%f791, %f792, %f793, %f794}, [%rd36];
	mul.f32 	%f799, %f791, %f1015;
	mul.f32 	%f800, %f792, %f1015;
	mul.f32 	%f801, %f793, %f1015;
	mul.f32 	%f802, %f794, %f1015;
	fma.rn.f32 	%f803, %f1129, %f1016, %f802;
	fma.rn.f32 	%f804, %f1130, %f1016, %f801;
	fma.rn.f32 	%f805, %f1131, %f1016, %f800;
	fma.rn.f32 	%f806, %f1132, %f1016, %f799;
	st.global.v4.f32 	[%rd36], {%f806, %f805, %f804, %f803};
	mul.lo.s32 	%r66, %r73, 3;
	cvt.s64.s32	%rd37, %r66;
	add.s64 	%rd38, %rd37, %rd25;
	shl.b64 	%rd39, %rd38, 2;
	add.s64 	%rd40, %rd26, %rd39;
	ld.global.v4.f32 	{%f807, %f808, %f809, %f810}, [%rd40];
	mul.f32 	%f815, %f807, %f1015;
	mul.f32 	%f816, %f808, %f1015;
	mul.f32 	%f817, %f809, %f1015;
	mul.f32 	%f818, %f810, %f1015;
	fma.rn.f32 	%f819, %f1125, %f1016, %f818;
	fma.rn.f32 	%f820, %f1126, %f1016, %f817;
	fma.rn.f32 	%f821, %f1127, %f1016, %f816;
	fma.rn.f32 	%f822, %f1128, %f1016, %f815;
	st.global.v4.f32 	[%rd40], {%f822, %f821, %f820, %f819};
	shl.b32 	%r67, %r73, 6;
	cvt.s64.s32	%rd41, %r67;
	add.s64 	%rd42, %rd41, %rd25;
	shl.b64 	%rd43, %rd42, 2;
	add.s64 	%rd44, %rd26, %rd43;
	ld.global.v4.f32 	{%f823, %f824, %f825, %f826}, [%rd44];
	mul.f32 	%f831, %f823, %f1015;
	mul.f32 	%f832, %f824, %f1015;
	mul.f32 	%f833, %f825, %f1015;
	mul.f32 	%f834, %f826, %f1015;
	fma.rn.f32 	%f835, %f1121, %f1016, %f834;
	fma.rn.f32 	%f836, %f1122, %f1016, %f833;
	fma.rn.f32 	%f837, %f1123, %f1016, %f832;
	fma.rn.f32 	%f838, %f1124, %f1016, %f831;
	st.global.v4.f32 	[%rd44], {%f838, %f837, %f836, %f835};
	mul.lo.s32 	%r68, %r73, 65;
	cvt.s64.s32	%rd45, %r68;
	add.s64 	%rd46, %rd45, %rd25;
	shl.b64 	%rd47, %rd46, 2;
	add.s64 	%rd48, %rd26, %rd47;
	ld.global.v4.f32 	{%f839, %f840, %f841, %f842}, [%rd48];
	mul.f32 	%f847, %f839, %f1015;
	mul.f32 	%f848, %f840, %f1015;
	mul.f32 	%f849, %f841, %f1015;
	mul.f32 	%f850, %f842, %f1015;
	fma.rn.f32 	%f851, %f1117, %f1016, %f850;
	fma.rn.f32 	%f852, %f1118, %f1016, %f849;
	fma.rn.f32 	%f853, %f1119, %f1016, %f848;
	fma.rn.f32 	%f854, %f1120, %f1016, %f847;
	st.global.v4.f32 	[%rd48], {%f854, %f853, %f852, %f851};
	mul.lo.s32 	%r69, %r73, 66;
	cvt.s64.s32	%rd49, %r69;
	add.s64 	%rd50, %rd49, %rd25;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd26, %rd51;
	ld.global.v4.f32 	{%f855, %f856, %f857, %f858}, [%rd52];
	mul.f32 	%f863, %f855, %f1015;
	mul.f32 	%f864, %f856, %f1015;
	mul.f32 	%f865, %f857, %f1015;
	mul.f32 	%f866, %f858, %f1015;
	fma.rn.f32 	%f867, %f1113, %f1016, %f866;
	fma.rn.f32 	%f868, %f1114, %f1016, %f865;
	fma.rn.f32 	%f869, %f1115, %f1016, %f864;
	fma.rn.f32 	%f870, %f1116, %f1016, %f863;
	st.global.v4.f32 	[%rd52], {%f870, %f869, %f868, %f867};
	mul.lo.s32 	%r70, %r73, 67;
	cvt.s64.s32	%rd53, %r70;
	add.s64 	%rd54, %rd53, %rd25;
	shl.b64 	%rd55, %rd54, 2;
	add.s64 	%rd56, %rd26, %rd55;
	ld.global.v4.f32 	{%f871, %f872, %f873, %f874}, [%rd56];
	mul.f32 	%f879, %f871, %f1015;
	mul.f32 	%f880, %f872, %f1015;
	mul.f32 	%f881, %f873, %f1015;
	mul.f32 	%f882, %f874, %f1015;
	fma.rn.f32 	%f883, %f1109, %f1016, %f882;
	fma.rn.f32 	%f884, %f1110, %f1016, %f881;
	fma.rn.f32 	%f885, %f1111, %f1016, %f880;
	fma.rn.f32 	%f886, %f1112, %f1016, %f879;
	st.global.v4.f32 	[%rd56], {%f886, %f885, %f884, %f883};
	ld.global.v4.f32 	{%f887, %f888, %f889, %f890}, [%rd28+256];
	mul.f32 	%f895, %f887, %f1015;
	mul.f32 	%f896, %f888, %f1015;
	mul.f32 	%f897, %f889, %f1015;
	mul.f32 	%f898, %f890, %f1015;
	fma.rn.f32 	%f899, %f1105, %f1016, %f898;
	fma.rn.f32 	%f900, %f1106, %f1016, %f897;
	fma.rn.f32 	%f901, %f1107, %f1016, %f896;
	fma.rn.f32 	%f902, %f1108, %f1016, %f895;
	st.global.v4.f32 	[%rd28+256], {%f902, %f901, %f900, %f899};
	ld.global.v4.f32 	{%f903, %f904, %f905, %f906}, [%rd32+256];
	mul.f32 	%f911, %f903, %f1015;
	mul.f32 	%f912, %f904, %f1015;
	mul.f32 	%f913, %f905, %f1015;
	mul.f32 	%f914, %f906, %f1015;
	fma.rn.f32 	%f915, %f1101, %f1016, %f914;
	fma.rn.f32 	%f916, %f1102, %f1016, %f913;
	fma.rn.f32 	%f917, %f1103, %f1016, %f912;
	fma.rn.f32 	%f918, %f1104, %f1016, %f911;
	st.global.v4.f32 	[%rd32+256], {%f918, %f917, %f916, %f915};
	ld.global.v4.f32 	{%f919, %f920, %f921, %f922}, [%rd36+256];
	mul.f32 	%f927, %f919, %f1015;
	mul.f32 	%f928, %f920, %f1015;
	mul.f32 	%f929, %f921, %f1015;
	mul.f32 	%f930, %f922, %f1015;
	fma.rn.f32 	%f931, %f1097, %f1016, %f930;
	fma.rn.f32 	%f932, %f1098, %f1016, %f929;
	fma.rn.f32 	%f933, %f1099, %f1016, %f928;
	fma.rn.f32 	%f934, %f1100, %f1016, %f927;
	st.global.v4.f32 	[%rd36+256], {%f934, %f933, %f932, %f931};
	ld.global.v4.f32 	{%f935, %f936, %f937, %f938}, [%rd40+256];
	mul.f32 	%f943, %f935, %f1015;
	mul.f32 	%f944, %f936, %f1015;
	mul.f32 	%f945, %f937, %f1015;
	mul.f32 	%f946, %f938, %f1015;
	fma.rn.f32 	%f947, %f1144, %f1016, %f946;
	fma.rn.f32 	%f948, %f1143, %f1016, %f945;
	fma.rn.f32 	%f949, %f1142, %f1016, %f944;
	fma.rn.f32 	%f950, %f1141, %f1016, %f943;
	st.global.v4.f32 	[%rd40+256], {%f950, %f949, %f948, %f947};
	ld.global.v4.f32 	{%f951, %f952, %f953, %f954}, [%rd44+256];
	mul.f32 	%f959, %f951, %f1015;
	mul.f32 	%f960, %f952, %f1015;
	mul.f32 	%f961, %f953, %f1015;
	mul.f32 	%f962, %f954, %f1015;
	fma.rn.f32 	%f963, %f1148, %f1016, %f962;
	fma.rn.f32 	%f964, %f1147, %f1016, %f961;
	fma.rn.f32 	%f965, %f1146, %f1016, %f960;
	fma.rn.f32 	%f966, %f1145, %f1016, %f959;
	st.global.v4.f32 	[%rd44+256], {%f966, %f965, %f964, %f963};
	ld.global.v4.f32 	{%f967, %f968, %f969, %f970}, [%rd48+256];
	mul.f32 	%f975, %f967, %f1015;
	mul.f32 	%f976, %f968, %f1015;
	mul.f32 	%f977, %f969, %f1015;
	mul.f32 	%f978, %f970, %f1015;
	fma.rn.f32 	%f979, %f1152, %f1016, %f978;
	fma.rn.f32 	%f980, %f1151, %f1016, %f977;
	fma.rn.f32 	%f981, %f1150, %f1016, %f976;
	fma.rn.f32 	%f982, %f1149, %f1016, %f975;
	st.global.v4.f32 	[%rd48+256], {%f982, %f981, %f980, %f979};
	ld.global.v4.f32 	{%f983, %f984, %f985, %f986}, [%rd52+256];
	mul.f32 	%f991, %f983, %f1015;
	mul.f32 	%f992, %f984, %f1015;
	mul.f32 	%f993, %f985, %f1015;
	mul.f32 	%f994, %f986, %f1015;
	fma.rn.f32 	%f995, %f1156, %f1016, %f994;
	fma.rn.f32 	%f996, %f1155, %f1016, %f993;
	fma.rn.f32 	%f997, %f1154, %f1016, %f992;
	fma.rn.f32 	%f998, %f1153, %f1016, %f991;
	st.global.v4.f32 	[%rd52+256], {%f998, %f997, %f996, %f995};
	ld.global.v4.f32 	{%f999, %f1000, %f1001, %f1002}, [%rd56+256];
	mul.f32 	%f1007, %f999, %f1015;
	mul.f32 	%f1008, %f1000, %f1015;
	mul.f32 	%f1009, %f1001, %f1015;
	mul.f32 	%f1010, %f1002, %f1015;
	fma.rn.f32 	%f1011, %f1160, %f1016, %f1010;
	fma.rn.f32 	%f1012, %f1159, %f1016, %f1009;
	fma.rn.f32 	%f1013, %f1158, %f1016, %f1008;
	fma.rn.f32 	%f1014, %f1157, %f1016, %f1007;
	st.global.v4.f32 	[%rd56+256], {%f1014, %f1013, %f1012, %f1011};
	ret;
}
```

{% endraw %}
