+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                                audioCont/clk_custom_reg/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[63]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[61]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[62]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[57]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[58]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[60]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[53]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[59]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[54]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[55]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[49]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[50]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[45]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[51]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[46]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[41]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[47]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[42]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[37]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[43]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[38]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[29]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[33]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[39]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[28]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[27]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[30]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[23]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[34]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[25]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[31]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[35]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[21]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[24]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[26]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[20]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[19]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[22]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[17]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[13]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[16]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[15]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[18]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[14]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[12]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[11]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                     CPU/md_ALU/div/dividend_copy_reg[9]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                     CPU/md_ALU/div/dividend_copy_reg[8]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                     CPU/md_ALU/div/dividend_copy_reg[7]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                    CPU/md_ALU/div/dividend_copy_reg[10]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                     CPU/md_ALU/div/dividend_copy_reg[5]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                     CPU/md_ALU/div/dividend_copy_reg[4]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                     CPU/md_ALU/div/dividend_copy_reg[6]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                     CPU/md_ALU/div/dividend_copy_reg[3]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                     CPU/md_ALU/div/dividend_copy_reg[2]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                     CPU/md_ALU/div/dividend_copy_reg[1]/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                          CPU/md_ALU/div/divisor_neg_reg/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                         CPU/md_ALU/div/dividend_neg_reg/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                            CPU/md_ALU/div/exception_reg/D|
|     clk_out1_clk_wiz_0_1 |       clk_out1_clk_wiz_0 |                                                                     CPU/md_ALU/div/divisor_copy_reg[56]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
