Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Thu Apr 24 21:34:02 2025
| Host         : engr-d1409-008 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file supertop_timing_summary_routed.rpt -pb supertop_timing_summary_routed.pb -rpx supertop_timing_summary_routed.rpx -warn_on_violation
| Design       : supertop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      4           
TIMING-7   Critical Warning  No common node between related clocks               4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           184         
LUTAR-1    Warning           LUT drives async reset alert                        2           
PDRC-190   Warning           Suboptimally placed synchronized register chain     12          
TIMING-10  Warning           Missing property on synchronizer                    1           
TIMING-16  Warning           Large setup violation                               22          
TIMING-18  Warning           Missing input or output delay                       20          
TIMING-20  Warning           Non-clocked latch                                   21          
XDCB-5     Warning           Runtime inefficient way to find pin objects         1           
LATCH-1    Advisory          Existing latches in the design                      1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                   16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (103)
--------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.150      -41.550                     33                10288        0.055        0.000                      0                10286        0.264        0.000                       0                  4729  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
pll1/inst/clk_in                                                                                                                                                 {0.000 5.000}        10.000          100.000         
  clk_cpu_pll                                                                                                                                                    {0.000 7.619}        15.238          65.625          
  clk_mem_pll                                                                                                                                                    {0.000 2.500}        5.000           200.000         
    freq_refclk                                                                                                                                                  {0.000 0.833}        1.667           600.000         
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {0.000 1.667}        3.333           300.000         
        iserdes_clkdiv                                                                                                                                           {0.000 6.667}        13.333          75.000          
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.667}        3.333           300.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 6.667}        13.333          75.000          
    mem_refclk                                                                                                                                                   {0.000 1.667}        3.333           300.000         
      oserdes_clk                                                                                                                                                {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv                                                                                                                                           {0.000 3.333}        6.667           150.000         
      oserdes_clk_1                                                                                                                                              {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 3.333}        6.667           150.000         
      oserdes_clk_2                                                                                                                                              {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 3.333}        6.667           150.000         
      oserdes_clk_3                                                                                                                                              {0.000 1.667}        3.333           300.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 3.333}        6.667           150.000         
    pll_clk3_out                                                                                                                                                 {0.000 3.333}        6.667           150.000         
      clk_pll_i                                                                                                                                                  {0.000 3.333}        6.667           150.000         
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.000         
    sync_pulse                                                                                                                                                   {1.458 4.792}        53.333          18.750          
  clk_sd_pll                                                                                                                                                     {0.000 10.000}       20.000          50.000          
  clkfbout_pll                                                                                                                                                   {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                                                                                                      {0.000 5.000}        10.000          100.000         
tck                                                                                                                                                              {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll1/inst/clk_in                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_cpu_pll                                                                                                                                                          8.763        0.000                      0                   44        0.194        0.000                      0                   44        7.119        0.000                       0                    49  
  clk_mem_pll                                                                                                                                                          2.225        0.000                      0                  126        0.158        0.000                      0                  126        0.264        0.000                       0                    65  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.270        0.000                       0                     8  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk                                                                                                                                                    1.666        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                11.283        0.000                      0                   33        0.071        0.000                      0                   33        4.517        0.000                       0                     9  
      u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.666        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                              11.306        0.000                      0                   33        0.071        0.000                      0                   33        4.517        0.000                       0                     9  
    mem_refclk                                                                                                                                                         2.173        0.000                      0                    1        0.336        0.000                      0                    1        1.042        0.000                       0                     8  
      oserdes_clk                                                                                                                                                      1.762        0.000                      0                    4        0.411        0.000                      0                    4        1.666        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 5.251        0.000                      0                   36        0.090        0.000                      0                   36        1.183        0.000                       0                    11  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                1.666        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                               5.218        0.000                      0                   48        0.094        0.000                      0                   48        1.183        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    1.755        0.000                      0                    4        0.413        0.000                      0                    4        1.666        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               5.045        0.000                      0                   36        0.092        0.000                      0                   36        1.183        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                                                                                                                                                                1.666        0.000                       0                    11  
        oserdes_clkdiv_3                                                                                                                                               4.968        0.000                      0                   40        0.086        0.000                      0                   40        1.183        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   1.833        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        0.439        0.000                      0                 7299        0.062        0.000                      0                 7299        1.183        0.000                       0                  3091  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     2.083        0.000                       0                     8  
  clk_sd_pll                                                                                                                                                           1.746        0.000                      0                 2408        0.064        0.000                      0                 2408        9.500        0.000                       0                  1315  
  clkfbout_pll                                                                                                                                                                                                                                                                                                     7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                            4.743        0.000                      0                   61        0.269        0.000                      0                   61        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  clk_cpu_pll                                                                                                                                                     -2.698       -5.370                      2                    2        0.386        0.000                      0                    2  
clk_pll_i                                                                                                                                                  clk_mem_pll                                                                                                                                                     15.607        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk       11.864        0.000                      0                    8       16.915        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       11.546        0.000                      0                    8       17.199        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       1.456        0.000                      0                    1        1.047        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   2.436        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 2.436        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 2.436        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 2.436        0.000                      0                   11        0.095        0.000                      0                   11  
clk_cpu_pll                                                                                                                                                clk_pll_i                                                                                                                                                       -2.412       -3.298                      2                    2        0.055        0.000                      0                    2  
clk_mem_pll                                                                                                                                                clk_pll_i                                                                                                                                                       17.096        0.000                      0                   12        0.117        0.000                      0                   12  
sys_clk_pin                                                                                                                                                clk_pll_i                                                                                                                                                       -0.301       -2.054                     10                   11        0.075        0.000                      0                   11  
clk_cpu_pll                                                                                                                                                sys_clk_pin                                                                                                                                                     -3.150      -30.828                     19                   19        0.102        0.000                      0                   19  
clk_pll_i                                                                                                                                                  sys_clk_pin                                                                                                                                                     -0.575       -8.449                     16                   16        0.631        0.000                      0                   16  
clk_sd_pll                                                                                                                                                 sys_clk_pin                                                                                                                                                      4.420        0.000                      0                   43        0.126        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_cpu_pll        clk_cpu_pll              9.892        0.000                      0                    7        1.088        0.000                      0                    7  
**async_default**  clk_pll_i          clk_pll_i                3.680        0.000                      0                    8        0.719        0.000                      0                    8  
**default**        clk_pll_i                                   0.884        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll1/inst/clk_in
  To Clock:  pll1/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll1/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll1/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_pll
  To Clock:  clk_cpu_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 0.963ns (14.923%)  route 5.490ns (85.077%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 16.824 - 15.238 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.701     1.703    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.419     2.122 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/Q
                         net (fo=7, routed)           2.979     5.101    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[2]
    SLICE_X81Y70         LUT2 (Prop_lut2_I1_O)        0.296     5.397 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/FSM_sequential_lru_state[2]_i_3/O
                         net (fo=4, routed)           1.611     7.008    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]_0
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.132 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/next_state[2]_i_2/O
                         net (fo=3, routed)           0.900     8.033    u_StatTracker/u_DirectLRU/u_MemController/mem_ex_n_33
    SLICE_X76Y69         LUT5 (Prop_lut5_I3_O)        0.124     8.157 r  u_StatTracker/u_DirectLRU/u_MemController/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.157    u_StatTracker/u_DirectLRU/u_MemController/next_state[2]_i_1_n_0
    SLICE_X76Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.583    16.824    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X76Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]/C
                         clock pessimism              0.095    16.919    
                         clock uncertainty           -0.077    16.842    
    SLICE_X76Y69         FDRE (Setup_fdre_C_D)        0.077    16.919    u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.919    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 0.963ns (14.941%)  route 5.482ns (85.059%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 16.824 - 15.238 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.701     1.703    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.419     2.122 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/Q
                         net (fo=7, routed)           2.979     5.101    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[2]
    SLICE_X81Y70         LUT2 (Prop_lut2_I1_O)        0.296     5.397 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/FSM_sequential_lru_state[2]_i_3/O
                         net (fo=4, routed)           1.611     7.008    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]_0
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.132 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/next_state[2]_i_2/O
                         net (fo=3, routed)           0.892     8.025    u_StatTracker/u_DirectLRU/u_MemController/mem_ex_n_33
    SLICE_X76Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.149 r  u_StatTracker/u_DirectLRU/u_MemController/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.149    u_StatTracker/u_DirectLRU/u_MemController/next_state[1]_i_1_n_0
    SLICE_X76Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.583    16.824    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X76Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]/C
                         clock pessimism              0.095    16.919    
                         clock uncertainty           -0.077    16.842    
    SLICE_X76Y69         FDRE (Setup_fdre_C_D)        0.081    16.923    u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.923    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             9.354ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.963ns (16.558%)  route 4.853ns (83.442%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 16.824 - 15.238 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.701     1.703    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.419     2.122 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/Q
                         net (fo=7, routed)           2.979     5.101    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[2]
    SLICE_X81Y70         LUT2 (Prop_lut2_I1_O)        0.296     5.397 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/FSM_sequential_lru_state[2]_i_3/O
                         net (fo=4, routed)           1.611     7.008    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]_0
    SLICE_X77Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.132 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/next_state[2]_i_2/O
                         net (fo=3, routed)           0.263     7.395    u_StatTracker/u_DirectLRU/u_MemController/mem_ex_n_33
    SLICE_X77Y69         LUT5 (Prop_lut5_I3_O)        0.124     7.519 r  u_StatTracker/u_DirectLRU/u_MemController/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.519    u_StatTracker/u_DirectLRU/u_MemController/next_state[0]_i_1_n_0
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.583    16.824    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/C
                         clock pessimism              0.095    16.919    
                         clock uncertainty           -0.077    16.842    
    SLICE_X77Y69         FDRE (Setup_fdre_C_D)        0.031    16.873    u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  9.354    

Slack (MET) :             12.672ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.580ns (23.450%)  route 1.893ns (76.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 16.824 - 15.238 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.707     1.709    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDCE (Prop_fdce_C_Q)         0.456     2.165 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/Q
                         net (fo=5, routed)           1.893     4.059    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/ram_ready
    SLICE_X77Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.183 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/mem_wstrobe_i_1/O
                         net (fo=1, routed)           0.000     4.183    u_StatTracker/u_DirectLRU/u_MemController/mem_ex_n_36
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.583    16.824    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/C
                         clock pessimism              0.079    16.903    
                         clock uncertainty           -0.077    16.826    
    SLICE_X77Y69         FDRE (Setup_fdre_C_D)        0.029    16.855    u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg
  -------------------------------------------------------------------
                         required time                         16.855    
                         arrival time                          -4.183    
  -------------------------------------------------------------------
                         slack                                 12.672    

Slack (MET) :             12.842ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.580ns (25.159%)  route 1.725ns (74.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 16.824 - 15.238 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.707     1.709    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDCE (Prop_fdce_C_Q)         0.456     2.165 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/Q
                         net (fo=5, routed)           1.725     3.891    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/ram_ready
    SLICE_X77Y69         LUT5 (Prop_lut5_I0_O)        0.124     4.015 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/mem_rstrobe_i_1/O
                         net (fo=1, routed)           0.000     4.015    u_StatTracker/u_DirectLRU/u_MemController/mem_ex_n_35
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.583    16.824    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg/C
                         clock pessimism              0.079    16.903    
                         clock uncertainty           -0.077    16.826    
    SLICE_X77Y69         FDRE (Setup_fdre_C_D)        0.031    16.857    u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg
  -------------------------------------------------------------------
                         required time                         16.857    
                         arrival time                          -4.015    
  -------------------------------------------------------------------
                         slack                                 12.842    

Slack (MET) :             13.732ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.580ns (40.781%)  route 0.842ns (59.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 16.827 - 15.238 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.703     1.705    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y69         FDRE (Prop_fdre_C_Q)         0.456     2.161 r  u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/Q
                         net (fo=2, routed)           0.842     3.004    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg_0
    SLICE_X79Y69         LUT2 (Prop_lut2_I0_O)        0.124     3.128 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_i_1__0/O
                         net (fo=1, routed)           0.000     3.128    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag0
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.586    16.827    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/C
                         clock pessimism              0.079    16.906    
                         clock uncertainty           -0.077    16.829    
    SLICE_X79Y69         FDCE (Setup_fdce_C_D)        0.031    16.860    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg
  -------------------------------------------------------------------
                         required time                         16.860    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                 13.732    

Slack (MET) :             13.753ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.478ns (39.536%)  route 0.731ns (60.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 16.741 - 15.238 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621     1.623    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X46Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.478     2.101 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[7]/Q
                         net (fo=2, routed)           0.731     2.832    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch[7]
    SLICE_X46Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.500    16.741    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X46Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[6]/C
                         clock pessimism              0.120    16.861    
                         clock uncertainty           -0.077    16.784    
    SLICE_X46Y68         FDRE (Setup_fdre_C_D)       -0.199    16.585    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[6]
  -------------------------------------------------------------------
                         required time                         16.585    
                         arrival time                          -2.832    
  -------------------------------------------------------------------
                         slack                                 13.753    

Slack (MET) :             13.920ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.518ns (43.596%)  route 0.670ns (56.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.740 - 15.238 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621     1.623    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X46Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.518     2.141 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[3]/Q
                         net (fo=2, routed)           0.670     2.812    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch[3]
    SLICE_X46Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.499    16.740    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X46Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[2]/C
                         clock pessimism              0.096    16.836    
                         clock uncertainty           -0.077    16.759    
    SLICE_X46Y69         FDRE (Setup_fdre_C_D)       -0.028    16.731    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                         16.731    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                 13.920    

Slack (MET) :             13.928ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.518ns (43.932%)  route 0.661ns (56.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 16.741 - 15.238 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.621     1.623    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X46Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.518     2.141 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[4]/Q
                         net (fo=2, routed)           0.661     2.803    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch[4]
    SLICE_X46Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.500    16.741    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X46Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[3]/C
                         clock pessimism              0.120    16.861    
                         clock uncertainty           -0.077    16.784    
    SLICE_X46Y68         FDRE (Setup_fdre_C_D)       -0.054    16.730    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[3]
  -------------------------------------------------------------------
                         required time                         16.730    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                 13.928    

Slack (MET) :             13.932ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.752%)  route 0.721ns (61.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 16.741 - 15.238 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.616     1.618    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X44Y72         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[8]/Q
                         net (fo=2, routed)           0.721     2.795    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch[8]
    SLICE_X46Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.500    16.741    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X46Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[7]/C
                         clock pessimism              0.079    16.820    
                         clock uncertainty           -0.077    16.743    
    SLICE_X46Y68         FDRE (Setup_fdre_C_D)       -0.016    16.727    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[7]
  -------------------------------------------------------------------
                         required time                         16.727    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                 13.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.587     0.589    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y69         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/Q
                         net (fo=2, routed)           0.128     0.857    u_StatTracker/u_DirectLRU/u_MemController/next_state_reg_n_0_[0]
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.858     0.860    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[0]/C
                         clock pessimism             -0.271     0.589    
    SLICE_X77Y69         FDRE (Hold_fdre_C_D)         0.075     0.664    u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.128%)  route 0.158ns (52.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.556     0.558    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X45Y72         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[10]/Q
                         net (fo=2, routed)           0.158     0.857    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch[10]
    SLICE_X44Y72         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.823     0.825    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X44Y72         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[9]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X44Y72         FDRE (Hold_fdre_C_D)         0.072     0.643    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.656%)  route 0.121ns (39.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.587     0.589    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y69         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/Q
                         net (fo=2, routed)           0.121     0.850    u_StatTracker/u_DirectLRU/u_MemController/next_state_reg_n_0_[0]
    SLICE_X77Y69         LUT5 (Prop_lut5_I4_O)        0.045     0.895 r  u_StatTracker/u_DirectLRU/u_MemController/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.895    u_StatTracker/u_DirectLRU/u_MemController/next_state[0]_i_1_n_0
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.858     0.860    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/C
                         clock pessimism             -0.271     0.589    
    SLICE_X77Y69         FDRE (Hold_fdre_C_D)         0.092     0.681    u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.587     0.589    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X76Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y69         FDRE (Prop_fdre_C_Q)         0.148     0.737 f  u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[1]/Q
                         net (fo=6, routed)           0.100     0.836    u_StatTracker/u_DirectLRU/u_MemController/tgen_state[1]
    SLICE_X76Y69         LUT6 (Prop_lut6_I1_O)        0.098     0.934 r  u_StatTracker/u_DirectLRU/u_MemController/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.934    u_StatTracker/u_DirectLRU/u_MemController/next_state[1]_i_1_n_0
    SLICE_X76Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.858     0.860    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X76Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]/C
                         clock pessimism             -0.271     0.589    
    SLICE_X76Y69         FDRE (Hold_fdre_C_D)         0.121     0.710    u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.738%)  route 0.102ns (29.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.587     0.589    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X76Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y69         FDRE (Prop_fdre_C_Q)         0.148     0.737 r  u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[1]/Q
                         net (fo=6, routed)           0.102     0.838    u_StatTracker/u_DirectLRU/u_MemController/tgen_state[1]
    SLICE_X76Y69         LUT5 (Prop_lut5_I1_O)        0.098     0.936 r  u_StatTracker/u_DirectLRU/u_MemController/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.936    u_StatTracker/u_DirectLRU/u_MemController/next_state[2]_i_1_n_0
    SLICE_X76Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.858     0.860    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X76Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]/C
                         clock pessimism             -0.271     0.589    
    SLICE_X76Y69         FDRE (Hold_fdre_C_D)         0.120     0.709    u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.590     0.592    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDCE (Prop_fdce_C_Q)         0.128     0.720 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.117     0.836    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.860     0.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X79Y69         FDCE (Hold_fdce_C_D)         0.016     0.608    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.935%)  route 0.180ns (56.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558     0.560    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X45Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[24]/Q
                         net (fo=2, routed)           0.180     0.881    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch[24]
    SLICE_X44Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.825     0.827    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X44Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[23]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X44Y70         FDRE (Hold_fdre_C_D)         0.072     0.645    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558     0.560    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X44Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[27]/Q
                         net (fo=2, routed)           0.185     0.886    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch[27]
    SLICE_X45Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.826     0.828    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X45Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.070     0.643    u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.204%)  route 0.111ns (32.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.587     0.589    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y69         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[0]/Q
                         net (fo=6, routed)           0.111     0.827    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/mem_wstrobe_reg[0]
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.099     0.926 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/mem_rstrobe_i_1/O
                         net (fo=1, routed)           0.000     0.926    u_StatTracker/u_DirectLRU/u_MemController/mem_ex_n_35
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.858     0.860    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg/C
                         clock pessimism             -0.271     0.589    
    SLICE_X77Y69         FDRE (Hold_fdre_C_D)         0.092     0.681    u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (67.005%)  route 0.112ns (32.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.587     0.589    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y69         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  u_StatTracker/u_DirectLRU/u_MemController/tgen_state_reg[0]/Q
                         net (fo=6, routed)           0.112     0.828    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/mem_wstrobe_reg[0]
    SLICE_X77Y69         LUT5 (Prop_lut5_I1_O)        0.099     0.927 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/mem_wstrobe_i_1/O
                         net (fo=1, routed)           0.000     0.927    u_StatTracker/u_DirectLRU/u_MemController/mem_ex_n_36
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.858     0.860    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X77Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/C
                         clock pessimism             -0.271     0.589    
    SLICE_X77Y69         FDRE (Hold_fdre_C_D)         0.091     0.680    u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_pll
Waveform(ns):       { 0.000 7.619 }
Period(ns):         15.238
Sources:            { pll1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.238      13.083     BUFGCTRL_X0Y3    pll1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.238      13.989     MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X76Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X76Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X46Y69     u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X45Y72     u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.238      14.238     SLICE_X45Y72     u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.238      198.122    MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X76Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X76Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X76Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X76Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/mem_rstrobe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/mem_wstrobe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X77Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X76Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X76Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X76Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.619       7.119      SLICE_X76Y69     u_StatTracker/u_DirectLRU/u_MemController/next_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_pll
  To Clock:  clk_mem_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.773ns (34.228%)  route 1.485ns (65.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.317     2.406    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.295     2.701 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.169     3.869    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X32Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.492     6.495    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.094     6.589    
                         clock uncertainty           -0.066     6.523    
    SLICE_X32Y126        FDRE (Setup_fdre_C_R)       -0.429     6.094    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.773ns (34.228%)  route 1.485ns (65.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.317     2.406    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.295     2.701 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.169     3.869    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X32Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.492     6.495    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.094     6.589    
                         clock uncertainty           -0.066     6.523    
    SLICE_X32Y126        FDRE (Setup_fdre_C_R)       -0.429     6.094    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.773ns (34.228%)  route 1.485ns (65.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.317     2.406    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.295     2.701 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          1.169     3.869    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20
    SLICE_X32Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.492     6.495    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.094     6.589    
                         clock uncertainty           -0.066     6.523    
    SLICE_X32Y126        FDRE (Setup_fdre_C_R)       -0.429     6.094    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -3.869    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.842ns (34.549%)  route 1.595ns (65.451%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419     2.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/Q
                         net (fo=4, routed)           0.852     2.882    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.299     3.181 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3/O
                         net (fo=5, routed)           0.743     3.924    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I1_O)        0.124     4.048 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[8]_i_1/O
                         net (fo=1, routed)           0.000     4.048    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in__0[8]
    SLICE_X29Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.493     6.496    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.066     6.507    
    SLICE_X29Y126        FDRE (Setup_fdre_C_D)        0.031     6.538    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          6.538    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.478ns (26.384%)  route 1.334ns (73.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.334     3.423    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y126        FDSE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.492     6.495    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y126        FDSE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                         clock pessimism              0.094     6.589    
                         clock uncertainty           -0.066     6.523    
    SLICE_X33Y126        FDSE (Setup_fdse_C_S)       -0.600     5.923    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.923    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.478ns (26.384%)  route 1.334ns (73.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.334     3.423    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.492     6.495    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
                         clock pessimism              0.094     6.589    
                         clock uncertainty           -0.066     6.523    
    SLICE_X33Y126        FDRE (Setup_fdre_C_R)       -0.600     5.923    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.923    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.478ns (26.384%)  route 1.334ns (73.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.334     3.423    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.492     6.495    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                         clock pessimism              0.094     6.589    
                         clock uncertainty           -0.066     6.523    
    SLICE_X33Y126        FDRE (Setup_fdre_C_R)       -0.600     5.923    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]
  -------------------------------------------------------------------
                         required time                          5.923    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.478ns (26.384%)  route 1.334ns (73.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.334     3.423    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X33Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.492     6.495    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                         clock pessimism              0.094     6.589    
                         clock uncertainty           -0.066     6.523    
    SLICE_X33Y126        FDRE (Setup_fdre_C_R)       -0.600     5.923    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]
  -------------------------------------------------------------------
                         required time                          5.923    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.508ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.868ns (35.240%)  route 1.595ns (64.760%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X32Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.419     2.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/Q
                         net (fo=4, routed)           0.852     2.882    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.299     3.181 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3/O
                         net (fo=5, routed)           0.743     3.924    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_3_n_0
    SLICE_X29Y126        LUT5 (Prop_lut5_I1_O)        0.150     4.074 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[9]_i_1/O
                         net (fo=1, routed)           0.000     4.074    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in__0[9]
    SLICE_X29Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.493     6.496    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.066     6.507    
    SLICE_X29Y126        FDRE (Setup_fdre_C_D)        0.075     6.582    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          6.582    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_mem_pll rise@5.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.580ns (27.488%)  route 1.530ns (72.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 6.495 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.609     1.611    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDRE (Prop_fdre_C_Q)         0.456     2.067 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           1.152     3.219    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X33Y126        LUT6 (Prop_lut6_I4_O)        0.124     3.343 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1/O
                         net (fo=4, routed)           0.378     3.721    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0
    SLICE_X33Y126        FDSE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     6.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.492     6.495    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y126        FDSE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                         clock pessimism              0.116     6.611    
                         clock uncertainty           -0.066     6.545    
    SLICE_X33Y126        FDSE (Setup_fdse_C_CE)      -0.205     6.340    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.340    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                  2.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.128     0.685 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/Q
                         net (fo=1, routed)           0.059     0.744    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[3]
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.823    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                         clock pessimism             -0.254     0.570    
    SLICE_X29Y125        FDRE (Hold_fdre_C_D)         0.016     0.586    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164     0.721 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056     0.777    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.824    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.268     0.557    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.060     0.617    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
                            (rising edge-triggered cell FDPE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.602     0.604    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/CLK
    SLICE_X87Y107        FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.745 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][3]/Q
                         net (fo=1, routed)           0.118     0.863    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][3]
    SLICE_X86Y107        FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.873     0.875    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/CLK
    SLICE_X86Y107        FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]/C
                         clock pessimism             -0.259     0.617    
    SLICE_X86Y107        FDPE (Hold_fdpe_C_D)         0.070     0.687    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[14]/Q
                         net (fo=1, routed)           0.119     0.817    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[10]
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.823    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                         clock pessimism             -0.254     0.570    
    SLICE_X29Y125        FDRE (Hold_fdre_C_D)         0.066     0.636    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.826%)  route 0.126ns (47.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/Q
                         net (fo=1, routed)           0.126     0.823    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[11]
    SLICE_X33Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.823    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X33Y125        FDRE (Hold_fdre_C_D)         0.070     0.639    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.219%)  route 0.133ns (41.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y126        FDSE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y126        FDSE (Prop_fdse_C_Q)         0.141     0.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.133     0.831    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X30Y126        LUT5 (Prop_lut5_I1_O)        0.045     0.876 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000     0.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.824    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism             -0.255     0.570    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.121     0.691    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.275%)  route 0.164ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.164     0.861    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X29Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.823    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X29Y124        FDRE (Hold_fdre_C_D)         0.072     0.662    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
                            (rising edge-triggered cell FDPE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.964%)  route 0.147ns (51.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.602     0.604    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/CLK
    SLICE_X86Y107        FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDPE (Prop_fdpe_C_Q)         0.141     0.745 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/Q
                         net (fo=1, routed)           0.147     0.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][7]
    SLICE_X86Y106        FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.874     0.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/CLK
    SLICE_X86Y106        FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
                         clock pessimism             -0.256     0.621    
    SLICE_X86Y106        FDPE (Hold_fdpe_C_D)         0.070     0.691    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.135%)  route 0.146ns (50.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X28Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.146     0.844    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.823    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism             -0.254     0.570    
    SLICE_X29Y125        FDRE (Hold_fdre_C_D)         0.072     0.642    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_pll rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X31Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/Q
                         net (fo=1, routed)           0.155     0.852    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/p_0_in[6]
    SLICE_X33Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.822     0.823    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X33Y125        FDRE (Hold_fdre_C_D)         0.070     0.639    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mem_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pll1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    pll1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y126    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.667       0.417      PHASER_OUT_PHY_X1Y7  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.667       0.418      PLLE2_ADV_X1Y1       u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         1.667       0.418      PHASER_REF_X1Y1      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.667       0.833      PHASER_OUT_PHY_X1Y7  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.667       0.834      PHASER_REF_X1Y1      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.667       158.333    PLLE2_ADV_X1Y1       u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.833       0.271      PHASER_REF_X1Y1      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         0.833       0.271      PHASER_REF_X1Y1      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y4   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y4   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y6   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.833       0.270      PHASER_IN_PHY_X1Y6   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.833       0.270      PHASER_OUT_PHY_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y52  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y52  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y54  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y54  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y55  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y55  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y56  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y56  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y59  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y59  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       11.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.283ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.796    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.221 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.750    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    17.033    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 11.283    

Slack (MET) :             11.284ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.796    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.221 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.749    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    17.033    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 11.284    

Slack (MET) :             11.284ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.796    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.221 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.749    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    17.033    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 11.284    

Slack (MET) :             11.284ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.796    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.221 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.749    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    17.033    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.033    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 11.284    

Slack (MET) :             11.327ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.801ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.801    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.226 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.755    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    17.082    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                 11.327    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.801ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.801    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.226 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.754    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.522    17.082    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                 11.328    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.801ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.801    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.226 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.754    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.522    17.082    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                 11.328    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.801ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.801    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.226 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.754    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.522    17.082    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                 11.328    

Slack (MET) :             11.335ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     4.794    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.219 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.748    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    17.083    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 11.335    

Slack (MET) :             11.336ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv rise@13.333ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 17.449 - 13.333 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.150 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     4.794    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.219 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.747    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    15.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.286 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.449 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    17.656    
                         clock uncertainty           -0.052    17.604    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    17.083    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.083    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                 11.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.433 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.433    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.362    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.538    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.668 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.339    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.538    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.668 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.339    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.538    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.668 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.879    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.339    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.538    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.668 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     2.879    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.339    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.536    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.666 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.329    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.536    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.666 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.329    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.535    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y55         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.665 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.875    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.327    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.535    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y55         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.665 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.875    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     2.327    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.285 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.375 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.536    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.666 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.877    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.602 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.375    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.329    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         13.333      8.333      IN_FIFO_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y52  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y54  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y55  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y56  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y59  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y60  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y61  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y62  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y75  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y75  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y76  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y76  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y77  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y77  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y79  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y79  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y80  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y80  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       11.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.306ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.185 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    17.020    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 11.306    

Slack (MET) :             11.307ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.185 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    17.020    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.307    

Slack (MET) :             11.307ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.185 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    17.020    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.307    

Slack (MET) :             11.307ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.185 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    17.020    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.307    

Slack (MET) :             11.333ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.185 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.544    17.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 11.333    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.185 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.544    17.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.334    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.185 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.544    17.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.334    

Slack (MET) :             11.334ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.760ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.760    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.185 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.544    17.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                 11.334    

Slack (MET) :             11.355ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     4.758    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.183 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.524    17.067    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.067    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 11.355    

Slack (MET) :             11.356ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (iserdes_clkdiv_1 rise@13.333ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns = ( 17.437 - 13.333 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.775     4.137 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.310 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     4.758    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.183 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.711    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    17.274 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    17.437 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    17.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    17.643    
                         clock uncertainty           -0.052    17.591    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.524    17.067    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         17.067    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 11.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.425    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.354    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.524    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.654 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.864    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.331    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.524    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.654 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.864    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.331    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.524    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.654 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.865    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.331    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.524    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.654 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     2.865    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.331    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.522    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.652 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.321    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.522    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.652 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.321    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     2.521    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.651 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.861    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.319    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     2.521    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.651 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.861    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     2.319    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.464     2.277 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.367 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.522    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.652 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.863    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488     2.593 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.689 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.367    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.321    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         13.333      8.333      IN_FIFO_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y75  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y76  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y77  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y79  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y80  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y83  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y84  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         13.333      11.666     ILOGIC_X1Y85  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.667       4.517      IN_FIFO_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        2.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mem_refclk rise@3.333ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 5.550 - 3.333 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     2.375    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     2.997 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     3.468    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     5.550    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.159     5.709    
                         clock uncertainty           -0.056     5.653    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011     5.642    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  2.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     0.811    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     1.124 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     1.270    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     1.103    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.292     0.811    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     0.934    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         3.333       1.858      PHY_CONTROL_X1Y1     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         3.333       2.084      PLLE2_ADV_X1Y1       u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       3.333       156.667    PLLE2_ADV_X1Y1       u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.667       1.042      PHY_CONTROL_X1Y1     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.667       1.104      PHASER_IN_PHY_X1Y4   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.667       1.104      PHASER_IN_PHY_X1Y4   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.667       1.104      PHASER_OUT_PHY_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.667       1.104      PHASER_IN_PHY_X1Y6   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.667       1.104      PHASER_IN_PHY_X1Y6   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 9.321 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.417 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     9.321    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.274     9.595    
                         clock uncertainty           -0.056     9.539    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.885     8.654    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 9.321 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     6.405 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     6.873    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     9.321    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.274     9.595    
                         clock uncertainty           -0.056     9.539    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.834     8.705    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 9.321 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     6.405 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     6.873    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     9.321    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.274     9.595    
                         clock uncertainty           -0.056     9.539    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.834     8.705    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk rise@3.333ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.987ns = ( 9.321 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.417 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     9.321    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.274     9.595    
                         clock uncertainty           -0.056     9.539    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.788     8.751    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     4.128 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     4.278    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.347    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.387     3.960    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.093     3.867    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           4.278    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     4.128 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     4.279    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.347    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.387     3.960    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.093     3.867    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.867    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.133 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.293    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.347    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.387     3.960    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.113     3.847    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.847    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.133 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.293    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.347    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.387     3.960    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.113     3.847    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.847    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y52  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y53  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y54  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y55  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y56  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y59  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y60  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y61  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y62  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y57  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        5.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y59         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y59         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y59         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     6.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y59         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y55         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.554    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y55         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.554    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y55         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.554    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y56         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.554    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y56         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.554    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y56         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.235    
                         clock uncertainty           -0.056    12.179    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.554    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.311 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.462    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y53         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.371    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.311 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.462    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y53         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.371    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.311 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     3.462    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y53         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.371    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.311 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.463    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y53         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.371    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y62         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.353    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.372    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y62         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.353    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.372    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y62         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.353    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.372    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.466    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X1Y62         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.353    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.372    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     3.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y52         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.371    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     3.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y52         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.352    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.371    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.667       1.667      OUT_FIFO_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y52   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y53   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y54   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y55   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y56   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y59   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y60   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y61   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y62   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y63  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y69  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y70  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y64  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y65  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y66  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y67  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y68  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y71  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y72  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.489     6.310    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y70         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y70         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y70         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y71         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y71         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y71         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[6]
                         net (fo=1, routed)           0.467     6.288    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.210    
                         clock uncertainty           -0.056    12.154    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  5.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.304 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.455    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y65         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.360    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.304 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.455    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y65         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.360    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.304 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     3.455    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y65         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.360    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.304 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.456    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y65         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.360    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.307 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.458    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.342    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.307 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.458    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.342    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.307 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.458    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.342    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.307 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.459    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.342    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.361    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.307 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     3.458    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y64         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.360    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.307 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     3.458    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y64         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.341    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.360    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.360    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.667       1.667      OUT_FIFO_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y63   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y69   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y70   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y64   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y65   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y66   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y67   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y68   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y71   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.755ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 9.314 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.417 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     9.314    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.274     9.588    
                         clock uncertainty           -0.056     9.532    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.885     8.647    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 9.314 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     6.405 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     6.873    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     9.314    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.274     9.588    
                         clock uncertainty           -0.056     9.532    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.834     8.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 9.314 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     6.405 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     6.873    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     9.314    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.274     9.588    
                         clock uncertainty           -0.056     9.532    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.834     8.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clk_2 rise@3.333ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 9.314 - 3.333 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.854     5.855 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.417 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.543    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566     8.109 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.805     8.914 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     9.314    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.274     9.588    
                         clock uncertainty           -0.056     9.532    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.788     8.744    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  1.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     4.128 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     4.278    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.345    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.387     3.958    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.093     3.865    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.865    
                         arrival time                           4.278    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     4.128 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     4.279    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.345    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.387     3.958    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.093     3.865    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.865    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.133 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.293    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.345    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.387     3.958    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.113     3.845    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.345ns
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.691     3.782 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     4.133 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.293    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.735     4.169 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.345    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.387     3.958    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.113     3.845    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y75  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y76  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y77  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y79  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y80  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y83  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y84  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y85  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y86  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y81  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        5.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.674ns (50.019%)  route 0.673ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 11.997 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.673     6.506    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y77         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407    11.997    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.232    
                         clock uncertainty           -0.056    12.176    
    OLOGIC_X1Y77         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.551    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.674ns (57.744%)  route 0.493ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.331ns = ( 11.997 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                         net (fo=1, routed)           0.493     6.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y75         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407    11.997    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.232    
                         clock uncertainty           -0.056    12.176    
    OLOGIC_X1Y75         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.551    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y83         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.547    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y83         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.547    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y83         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.547    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     6.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y83         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.547    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -6.299    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 11.995 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y79         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.995    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.230    
                         clock uncertainty           -0.056    12.174    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 11.995 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y79         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.995    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.230    
                         clock uncertainty           -0.056    12.174    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 11.995 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y79         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.995    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.230    
                         clock uncertainty           -0.056    12.174    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.329ns = ( 11.995 - 6.667 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.158 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.158    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     5.832 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     6.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y80         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.995    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.234    12.230    
                         clock uncertainty           -0.056    12.174    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  5.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.311 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.462    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y77         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.311 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.462    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y77         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.311 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.463    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y77         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y86         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.351    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.370    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y86         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.351    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.370    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y86         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.351    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.370    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.466    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X1Y86         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.351    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.370    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     3.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y76         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     3.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y76         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.173 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.173    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     3.314 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     3.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y76         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.349     3.350    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.667       1.667      OUT_FIFO_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y75   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y76   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y77   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y79   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y80   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y83   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y84   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y85   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y86   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y93  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y94  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y89  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y90  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y91  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y92  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y95  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y99  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y97  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X1Y98  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        4.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.674ns (46.802%)  route 0.766ns (53.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[3]
                         net (fo=1, routed)           0.766     6.587    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[23]
    OLOGIC_X1Y99         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.237    
                         clock uncertainty           -0.056    12.181    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.556    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.674ns (46.835%)  route 0.765ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[2]
                         net (fo=1, routed)           0.765     6.586    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[22]
    OLOGIC_X1Y99         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.237    
                         clock uncertainty           -0.056    12.181    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.556    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.674ns (46.998%)  route 0.760ns (53.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[1]
                         net (fo=1, routed)           0.760     6.581    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[21]
    OLOGIC_X1Y99         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.237    
                         clock uncertainty           -0.056    12.181    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.556    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.674ns (49.831%)  route 0.679ns (50.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[0]
                         net (fo=1, routed)           0.679     6.500    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[20]
    OLOGIC_X1Y99         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.237    
                         clock uncertainty           -0.056    12.181    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.556    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X1Y93         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[33]
    OLOGIC_X1Y93         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[35]
    OLOGIC_X1Y93         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y94         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y94         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    

Slack (MET) :             5.262ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.147 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.147    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     5.821 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     6.289    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y94         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.233    12.233    
                         clock uncertainty           -0.056    12.177    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  5.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.304 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.455    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y89         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.349    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.304 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.455    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y89         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.349    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.304 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     3.455    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[3]
    OLOGIC_X1Y89         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.349    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.455    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.304 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.456    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X1Y89         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.349    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.307 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.458    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[29]
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.307 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.458    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[30]
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.307 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.458    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[31]
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.307 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.459    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[28]
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[1])
                                                      0.143     3.309 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[1]
                         net (fo=1, routed)           0.150     3.460    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y97         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.166 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                      0.143     3.309 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[2]
                         net (fo=1, routed)           0.150     3.460    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y97         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.350    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.369    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.667       1.667      OUT_FIFO_X1Y7  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y93   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y94   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y89   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y90   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y91   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y92   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y95   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y99   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.667       5.000      OLOGIC_X1Y97   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y7  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y7  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y7  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.333       1.183      OUT_FIFO_X1Y7  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         6.667       4.511      BUFHCE_X1Y12     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         6.667       5.418      PLLE2_ADV_X1Y1   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.667       93.333     MMCME2_ADV_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y1   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.333       1.833      MMCME2_ADV_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.333       1.833      MMCME2_ADV_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.333       1.833      MMCME2_ADV_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.333       1.833      MMCME2_ADV_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.882ns (15.414%)  route 4.840ns (84.586%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns = ( 10.364 - 6.667 ) 
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.629     3.991    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/CLK
    SLICE_X62Y57         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     4.509 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/Q
                         net (fo=42, routed)          1.263     5.772    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/Q[1]
    SLICE_X66Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.896 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_3/O
                         net (fo=1, routed)           0.590     6.486    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_3_n_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.610 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2/O
                         net (fo=12, routed)          1.721     8.331    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_rd_wr
    SLICE_X80Y82         LUT3 (Prop_lut3_I0_O)        0.116     8.447 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.head_r[4]_i_1/O
                         net (fo=5, routed)           1.266     9.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/E[0]
    SLICE_X71Y64         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.504    10.364    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X71Y64         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[0]/C
                         clock pessimism              0.249    10.613    
                         clock uncertainty           -0.052    10.561    
    SLICE_X71Y64         FDRE (Setup_fdre_C_CE)      -0.409    10.152    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.882ns (15.414%)  route 4.840ns (84.586%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns = ( 10.364 - 6.667 ) 
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.629     3.991    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/CLK
    SLICE_X62Y57         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     4.509 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/Q
                         net (fo=42, routed)          1.263     5.772    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/Q[1]
    SLICE_X66Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.896 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_3/O
                         net (fo=1, routed)           0.590     6.486    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_3_n_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.610 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2/O
                         net (fo=12, routed)          1.721     8.331    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_rd_wr
    SLICE_X80Y82         LUT3 (Prop_lut3_I0_O)        0.116     8.447 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.head_r[4]_i_1/O
                         net (fo=5, routed)           1.266     9.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/E[0]
    SLICE_X71Y64         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.504    10.364    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X71Y64         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[1]/C
                         clock pessimism              0.249    10.613    
                         clock uncertainty           -0.052    10.561    
    SLICE_X71Y64         FDRE (Setup_fdre_C_CE)      -0.409    10.152    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.882ns (15.414%)  route 4.840ns (84.586%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns = ( 10.364 - 6.667 ) 
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.629     3.991    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/CLK
    SLICE_X62Y57         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     4.509 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/Q
                         net (fo=42, routed)          1.263     5.772    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/Q[1]
    SLICE_X66Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.896 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_3/O
                         net (fo=1, routed)           0.590     6.486    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_3_n_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.610 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2/O
                         net (fo=12, routed)          1.721     8.331    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_rd_wr
    SLICE_X80Y82         LUT3 (Prop_lut3_I0_O)        0.116     8.447 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.head_r[4]_i_1/O
                         net (fo=5, routed)           1.266     9.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/E[0]
    SLICE_X71Y64         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.504    10.364    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X71Y64         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[2]/C
                         clock pessimism              0.249    10.613    
                         clock uncertainty           -0.052    10.561    
    SLICE_X71Y64         FDRE (Setup_fdre_C_CE)      -0.409    10.152    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.882ns (15.414%)  route 4.840ns (84.586%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns = ( 10.364 - 6.667 ) 
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.629     3.991    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/CLK
    SLICE_X62Y57         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     4.509 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/Q
                         net (fo=42, routed)          1.263     5.772    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/Q[1]
    SLICE_X66Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.896 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_3/O
                         net (fo=1, routed)           0.590     6.486    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_3_n_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.610 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2/O
                         net (fo=12, routed)          1.721     8.331    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_rd_wr
    SLICE_X80Y82         LUT3 (Prop_lut3_I0_O)        0.116     8.447 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.head_r[4]_i_1/O
                         net (fo=5, routed)           1.266     9.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/E[0]
    SLICE_X71Y64         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.504    10.364    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X71Y64         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]/C
                         clock pessimism              0.249    10.613    
                         clock uncertainty           -0.052    10.561    
    SLICE_X71Y64         FDRE (Setup_fdre_C_CE)      -0.409    10.152    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.882ns (15.414%)  route 4.840ns (84.586%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns = ( 10.364 - 6.667 ) 
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.629     3.991    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/CLK
    SLICE_X62Y57         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     4.509 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/grant_r_reg[1]/Q
                         net (fo=42, routed)          1.263     5.772    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/Q[1]
    SLICE_X66Y60         LUT5 (Prop_lut5_I1_O)        0.124     5.896 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_3/O
                         net (fo=1, routed)           0.590     6.486    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_3_n_0
    SLICE_X66Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.610 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2/O
                         net (fo=12, routed)          1.721     8.331    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_rd_wr
    SLICE_X80Y82         LUT3 (Prop_lut3_I0_O)        0.116     8.447 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/read_fifo.head_r[4]_i_1/O
                         net (fo=5, routed)           1.266     9.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/E[0]
    SLICE_X71Y64         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.504    10.364    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/CLK
    SLICE_X71Y64         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[4]/C
                         clock pessimism              0.249    10.613    
                         clock uncertainty           -0.052    10.561    
    SLICE_X71Y64         FDRE (Setup_fdre_C_CE)      -0.409    10.152    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/col_mach0/read_fifo.head_r_reg[4]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 1.721ns (30.282%)  route 3.962ns (69.718%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 10.465 - 6.667 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.720     4.082    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X81Y89         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.456     4.538 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[7]/Q
                         net (fo=10, routed)          1.039     5.577    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg_n_0_[7]
    SLICE_X79Y89         LUT5 (Prop_lut5_I1_O)        0.124     5.701 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_3/O
                         net (fo=5, routed)           0.595     6.296    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I0_O)        0.150     6.446 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_2/O
                         net (fo=6, routed)           0.474     6.921    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_2_n_0
    SLICE_X78Y90         LUT3 (Prop_lut3_I0_O)        0.319     7.240 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_3/O
                         net (fo=5, routed)           0.667     7.907    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_3_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I0_O)        0.341     8.248 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_3/O
                         net (fo=7, routed)           0.546     8.794    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_3_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I0_O)        0.331     9.125 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1/O
                         net (fo=9, routed)           0.641     9.766    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0
    SLICE_X82Y89         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.605    10.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X82Y89         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[4]/C
                         clock pessimism              0.249    10.714    
                         clock uncertainty           -0.052    10.662    
    SLICE_X82Y89         FDRE (Setup_fdre_C_CE)      -0.205    10.457    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 1.558ns (27.223%)  route 4.165ns (72.777%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 10.449 - 6.667 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.712     4.074    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X75Y88         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.456     4.530 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[4]/Q
                         net (fo=4, routed)           1.022     5.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.152     5.704 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_48/O
                         net (fo=1, routed)           0.684     6.388    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_48_n_0
    SLICE_X74Y88         LUT5 (Prop_lut5_I4_O)        0.374     6.762 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_33/O
                         net (fo=1, routed)           0.570     7.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_33_n_0
    SLICE_X74Y86         LUT5 (Prop_lut5_I1_O)        0.328     7.660 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_11/O
                         net (fo=1, routed)           0.617     8.276    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_11_n_0
    SLICE_X74Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_3/O
                         net (fo=1, routed)           0.670     9.070    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_3_n_0
    SLICE_X74Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.194 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_1/O
                         net (fo=6, routed)           0.603     9.797    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_1_n_0
    SLICE_X74Y86         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.589    10.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X74Y86         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r_reg[0]/C
                         clock pessimism              0.265    10.714    
                         clock uncertainty           -0.052    10.662    
    SLICE_X74Y86         FDRE (Setup_fdre_C_CE)      -0.169    10.493    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 1.558ns (27.223%)  route 4.165ns (72.777%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.782ns = ( 10.449 - 6.667 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.712     4.074    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X75Y88         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.456     4.530 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec_reg[4]/Q
                         net (fo=4, routed)           1.022     5.552    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]
    SLICE_X74Y88         LUT4 (Prop_lut4_I1_O)        0.152     5.704 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_48/O
                         net (fo=1, routed)           0.684     6.388    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_48_n_0
    SLICE_X74Y88         LUT5 (Prop_lut5_I4_O)        0.374     6.762 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_33/O
                         net (fo=1, routed)           0.570     7.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_33_n_0
    SLICE_X74Y86         LUT5 (Prop_lut5_I1_O)        0.328     7.660 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_11/O
                         net (fo=1, routed)           0.617     8.276    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_11_n_0
    SLICE_X74Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_3/O
                         net (fo=1, routed)           0.670     9.070    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_3_n_0
    SLICE_X74Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.194 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_1/O
                         net (fo=6, routed)           0.603     9.797    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r[5]_i_1_n_0
    SLICE_X74Y86         FDSE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.589    10.449    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X74Y86         FDSE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r_reg[3]/C
                         clock pessimism              0.265    10.714    
                         clock uncertainty           -0.052    10.662    
    SLICE_X74Y86         FDSE (Setup_fdse_C_CE)      -0.169    10.493    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/FSM_sequential_init_state_r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.493    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 1.721ns (30.488%)  route 3.924ns (69.512%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 10.465 - 6.667 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.720     4.082    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X81Y89         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.456     4.538 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[7]/Q
                         net (fo=10, routed)          1.039     5.577    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg_n_0_[7]
    SLICE_X79Y89         LUT5 (Prop_lut5_I1_O)        0.124     5.701 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_3/O
                         net (fo=5, routed)           0.595     6.296    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I0_O)        0.150     6.446 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_2/O
                         net (fo=6, routed)           0.474     6.921    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_2_n_0
    SLICE_X78Y90         LUT3 (Prop_lut3_I0_O)        0.319     7.240 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_3/O
                         net (fo=5, routed)           0.667     7.907    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_3_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I0_O)        0.341     8.248 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_3/O
                         net (fo=7, routed)           0.546     8.794    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_3_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I0_O)        0.331     9.125 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1/O
                         net (fo=9, routed)           0.602     9.727    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0
    SLICE_X82Y90         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.605    10.465    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X82Y90         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[2]/C
                         clock pessimism              0.249    10.714    
                         clock uncertainty           -0.052    10.662    
    SLICE_X82Y90         FDRE (Setup_fdre_C_CE)      -0.205    10.457    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 1.721ns (31.015%)  route 3.828ns (68.985%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 10.459 - 6.667 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.720     4.082    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X81Y89         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.456     4.538 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[7]/Q
                         net (fo=10, routed)          1.039     5.577    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg_n_0_[7]
    SLICE_X79Y89         LUT5 (Prop_lut5_I1_O)        0.124     5.701 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_3/O
                         net (fo=5, routed)           0.595     6.296    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_3_n_0
    SLICE_X79Y90         LUT5 (Prop_lut5_I0_O)        0.150     6.446 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_2/O
                         net (fo=6, routed)           0.474     6.921    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_i_2_n_0
    SLICE_X78Y90         LUT3 (Prop_lut3_I0_O)        0.319     7.240 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_3/O
                         net (fo=5, routed)           0.667     7.907    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[4]_i_3_n_0
    SLICE_X80Y91         LUT4 (Prop_lut4_I0_O)        0.341     8.248 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_3/O
                         net (fo=7, routed)           0.546     8.794    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_3_n_0
    SLICE_X81Y89         LUT5 (Prop_lut5_I0_O)        0.331     9.125 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1/O
                         net (fo=9, routed)           0.506     9.631    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0
    SLICE_X81Y91         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.599    10.459    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X81Y91         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[5]/C
                         clock pessimism              0.266    10.725    
                         clock uncertainty           -0.052    10.673    
    SLICE_X81Y91         FDRE (Setup_fdre_C_CE)      -0.205    10.468    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.468    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  0.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_101_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_102_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.381%)  route 0.258ns (64.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.557     1.297    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X52Y112        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_101_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.141     1.438 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_101_reg/Q
                         net (fo=2, routed)           0.258     1.695    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_101
    SLICE_X47Y112        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_102_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.828     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X47Y112        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_102_reg/C
                         clock pessimism             -0.299     1.564    
    SLICE_X47Y112        FDRE (Hold_fdre_C_D)         0.070     1.634    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_sample_en_102_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.279%)  route 0.209ns (59.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.606     1.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y97         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141     1.487 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     1.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.878     1.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA/CLK
                         clock pessimism             -0.550     1.362    
    SLICE_X88Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.279%)  route 0.209ns (59.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.606     1.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y97         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141     1.487 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     1.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.878     1.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1/CLK
                         clock pessimism             -0.550     1.362    
    SLICE_X88Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.279%)  route 0.209ns (59.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.606     1.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y97         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141     1.487 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     1.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.878     1.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB/CLK
                         clock pessimism             -0.550     1.362    
    SLICE_X88Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.279%)  route 0.209ns (59.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.606     1.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y97         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141     1.487 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     1.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.878     1.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1/CLK
                         clock pessimism             -0.550     1.362    
    SLICE_X88Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.279%)  route 0.209ns (59.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.606     1.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y97         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141     1.487 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     1.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.878     1.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC/CLK
                         clock pessimism             -0.550     1.362    
    SLICE_X88Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.279%)  route 0.209ns (59.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.606     1.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y97         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141     1.487 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     1.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.878     1.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y97         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1/CLK
                         clock pessimism             -0.550     1.362    
    SLICE_X88Y97         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.616    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.279%)  route 0.209ns (59.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.606     1.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y97         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141     1.487 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     1.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X88Y97         RAMS32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.878     1.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y97         RAMS32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD/CLK
                         clock pessimism             -0.550     1.362    
    SLICE_X88Y97         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.616    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.279%)  route 0.209ns (59.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.606     1.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/CLK
    SLICE_X86Y97         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141     1.487 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr_reg[2]/Q
                         net (fo=59, routed)          0.209     1.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/ADDRD2
    SLICE_X88Y97         RAMS32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.878     1.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/WCLK
    SLICE_X88Y97         RAMS32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD_D1/CLK
                         clock pessimism             -0.550     1.362    
    SLICE_X88Y97         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.616    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.595     1.335    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/CLK
    SLICE_X89Y78         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.128     1.463 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]/Q
                         net (fo=1, routed)           0.059     1.522    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47/DIB0
    SLICE_X88Y78         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.865     1.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47/WCLK
    SLICE_X88Y78         RAMD32                                       r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47/RAMB/CLK
                         clock pessimism             -0.551     1.348    
    SLICE_X88Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.441    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47/RAMB
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         6.667       1.667      IN_FIFO_X1Y4      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         6.667       1.667      OUT_FIFO_X1Y4     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         6.667       1.667      OUT_FIFO_X1Y5     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         6.667       1.667      IN_FIFO_X1Y6      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         6.667       1.667      OUT_FIFO_X1Y6     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         6.667       1.667      OUT_FIFO_X1Y7     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         6.667       3.717      PHY_CONTROL_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         6.667       4.307      IDELAY_X1Y52      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         6.667       4.307      IDELAY_X1Y54      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         6.667       4.307      IDELAY_X1Y55      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.667       93.333     MMCME2_ADV_X1Y1   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y1   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y4      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y4      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y6      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y6      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y4      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y4      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y4     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y5     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y6      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         3.333       1.183      IN_FIFO_X1Y6      u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         3.333       1.183      OUT_FIFO_X1Y6     u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.458 4.792 }
Period(ns):         53.333
Sources:            { u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         53.333      52.084     PLLE2_ADV_X1Y1       u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       53.333      106.667    PLLE2_ADV_X1Y1       u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y4   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y4   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y4  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y5  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y6   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.333       2.083      PHASER_IN_PHY_X1Y6   u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.333       2.083      PHASER_OUT_PHY_X1Y6  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_sd_pll
  To Clock:  clk_sd_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        18.201ns  (logic 10.381ns (57.035%)  route 7.820ns (42.965%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.611     1.613    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X70Y75         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.478     2.091 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.983     3.074    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/p_0_in1_in[7]
    SLICE_X70Y76         LUT4 (Prop_lut4_I2_O)        0.298     3.372 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.575     3.948    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     4.072 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5/O
                         net (fo=1, routed)           0.162     4.234    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5_n_0
    SLICE_X70Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.358 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=102, routed)         1.315     5.672    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X75Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.748     6.545    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    10.581 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.583    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.101 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.511    13.612    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.124    13.736 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    13.736    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.269 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.269    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.501 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.961    15.462    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.295    15.757 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    15.757    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.270 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.270    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.593 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.447    17.039    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no13_in[26]
    SLICE_X59Y76         LUT2 (Prop_lut2_I0_O)        0.306    17.345 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_21/O
                         net (fo=1, routed)           0.000    17.345    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_21_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.743 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.743    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.056 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[31]_i_16/O[3]
                         net (fo=1, routed)           0.654    18.710    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no04_out[31]
    SLICE_X57Y82         LUT5 (Prop_lut5_I2_O)        0.306    19.016 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[31]_i_7/O
                         net (fo=1, routed)           0.462    19.479    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[31]_i_7_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.124    19.603 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[31]_i_5/O
                         net (fo=1, routed)           0.000    19.603    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[31]_i_5_n_0
    SLICE_X57Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    19.815 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    19.815    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[31]
    SLICE_X57Y83         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.495    21.498    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X57Y83         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.079    21.577    
                         clock uncertainty           -0.081    21.496    
    SLICE_X57Y83         FDCE (Setup_fdce_C_D)        0.064    21.560    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         21.560    
                         arrival time                         -19.815    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        18.053ns  (logic 10.396ns (57.587%)  route 7.657ns (42.413%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.611     1.613    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X70Y75         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.478     2.091 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.983     3.074    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/p_0_in1_in[7]
    SLICE_X70Y76         LUT4 (Prop_lut4_I2_O)        0.298     3.372 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.575     3.948    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     4.072 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5/O
                         net (fo=1, routed)           0.162     4.234    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5_n_0
    SLICE_X70Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.358 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=102, routed)         1.315     5.672    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X75Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.748     6.545    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    10.581 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.583    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.101 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.511    13.612    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.124    13.736 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    13.736    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.269 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.269    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.501 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.961    15.462    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.295    15.757 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    15.757    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.270 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.270    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.593 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.447    17.039    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no13_in[26]
    SLICE_X59Y76         LUT2 (Prop_lut2_I0_O)        0.306    17.345 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_21/O
                         net (fo=1, routed)           0.000    17.345    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_21_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.743 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.743    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.077 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[31]_i_16/O[1]
                         net (fo=1, routed)           0.649    18.727    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no04_out[29]
    SLICE_X57Y82         LUT5 (Prop_lut5_I2_O)        0.303    19.030 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.303    19.333    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X56Y83         LUT5 (Prop_lut5_I0_O)        0.124    19.457 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    19.457    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X56Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    19.666 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    19.666    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[29]
    SLICE_X56Y83         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.495    21.498    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X56Y83         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.079    21.577    
                         clock uncertainty           -0.081    21.496    
    SLICE_X56Y83         FDCE (Setup_fdce_C_D)        0.113    21.609    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         21.609    
                         arrival time                         -19.666    
  -------------------------------------------------------------------
                         slack                                  1.943    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        17.902ns  (logic 10.195ns (56.948%)  route 7.707ns (43.052%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.611     1.613    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X70Y75         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.478     2.091 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.983     3.074    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/p_0_in1_in[7]
    SLICE_X70Y76         LUT4 (Prop_lut4_I2_O)        0.298     3.372 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.575     3.948    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     4.072 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5/O
                         net (fo=1, routed)           0.162     4.234    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5_n_0
    SLICE_X70Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.358 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=102, routed)         1.315     5.672    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X75Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.748     6.545    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    10.581 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.583    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.101 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.511    13.612    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.124    13.736 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    13.736    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.269 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.269    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.501 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.961    15.462    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.295    15.757 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    15.757    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.270 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.270    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.489 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.333    16.822    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X59Y76         LUT2 (Prop_lut2_I0_O)        0.295    17.117 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    17.117    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.757 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.684    18.441    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no04_out[27]
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.306    18.747 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.433    19.180    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X61Y83         LUT5 (Prop_lut5_I0_O)        0.124    19.304 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    19.304    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X61Y83         MUXF7 (Prop_muxf7_I0_O)      0.212    19.516 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    19.516    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]
    SLICE_X61Y83         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.499    21.502    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X61Y83         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.079    21.581    
                         clock uncertainty           -0.081    21.500    
    SLICE_X61Y83         FDCE (Setup_fdce_C_D)        0.064    21.564    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         21.564    
                         arrival time                         -19.516    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.111ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        17.889ns  (logic 10.280ns (57.465%)  route 7.609ns (42.535%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 21.502 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.611     1.613    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X70Y75         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.478     2.091 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.983     3.074    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/p_0_in1_in[7]
    SLICE_X70Y76         LUT4 (Prop_lut4_I2_O)        0.298     3.372 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.575     3.948    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     4.072 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5/O
                         net (fo=1, routed)           0.162     4.234    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5_n_0
    SLICE_X70Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.358 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=102, routed)         1.315     5.672    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X75Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.748     6.545    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    10.581 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.583    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.101 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.511    13.612    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.124    13.736 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    13.736    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.269 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.269    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.501 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.961    15.462    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.295    15.757 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    15.757    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.270 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.270    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.593 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.447    17.039    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no13_in[26]
    SLICE_X59Y76         LUT2 (Prop_lut2_I0_O)        0.306    17.345 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_21/O
                         net (fo=1, routed)           0.000    17.345    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_21_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.743 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.743    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.965 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[31]_i_16/O[0]
                         net (fo=1, routed)           0.602    18.567    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no04_out[28]
    SLICE_X58Y82         LUT5 (Prop_lut5_I2_O)        0.299    18.866 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[28]_i_4/O
                         net (fo=1, routed)           0.303    19.169    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[28]_i_4_n_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I0_O)        0.124    19.293 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    19.293    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    19.502 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    19.502    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[28]
    SLICE_X58Y83         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.499    21.502    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X58Y83         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.079    21.581    
                         clock uncertainty           -0.081    21.500    
    SLICE_X58Y83         FDCE (Setup_fdce_C_D)        0.113    21.613    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         21.613    
                         arrival time                         -19.502    
  -------------------------------------------------------------------
                         slack                                  2.111    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        17.781ns  (logic 10.105ns (56.830%)  route 7.676ns (43.170%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.611     1.613    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X70Y75         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.478     2.091 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.983     3.074    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/p_0_in1_in[7]
    SLICE_X70Y76         LUT4 (Prop_lut4_I2_O)        0.298     3.372 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.575     3.948    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     4.072 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5/O
                         net (fo=1, routed)           0.162     4.234    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5_n_0
    SLICE_X70Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.358 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=102, routed)         1.315     5.672    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X75Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.748     6.545    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    10.581 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.583    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.101 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.511    13.612    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.124    13.736 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    13.736    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.269 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.269    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.501 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.961    15.462    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.295    15.757 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    15.757    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.301 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[2]
                         net (fo=3, routed)           0.424    16.725    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no13_in[23]
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.301    17.026 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[23]_i_20/O
                         net (fo=1, routed)           0.000    17.026    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[23]_i_20_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.427 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.427    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.761 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.702    18.463    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no04_out[25]
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.303    18.766 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.292    19.059    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X61Y82         LUT5 (Prop_lut5_I0_O)        0.124    19.183 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    19.183    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X61Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    19.395 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    19.395    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[25]
    SLICE_X61Y82         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.498    21.501    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X61Y82         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.081    21.499    
    SLICE_X61Y82         FDCE (Setup_fdce_C_D)        0.064    21.563    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         21.563    
                         arrival time                         -19.395    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        17.803ns  (logic 10.300ns (57.857%)  route 7.503ns (42.143%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 21.501 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.611     1.613    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X70Y75         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.478     2.091 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.983     3.074    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/p_0_in1_in[7]
    SLICE_X70Y76         LUT4 (Prop_lut4_I2_O)        0.298     3.372 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.575     3.948    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     4.072 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5/O
                         net (fo=1, routed)           0.162     4.234    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5_n_0
    SLICE_X70Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.358 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=102, routed)         1.315     5.672    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X75Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.748     6.545    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    10.581 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.583    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.101 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.511    13.612    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.124    13.736 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    13.736    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.269 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.269    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.501 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.961    15.462    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.295    15.757 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    15.757    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.270 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.270    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.593 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[1]
                         net (fo=3, routed)           0.447    17.039    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no13_in[26]
    SLICE_X59Y76         LUT2 (Prop_lut2_I0_O)        0.306    17.345 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_21/O
                         net (fo=1, routed)           0.000    17.345    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_21_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.743 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.743    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.982 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[31]_i_16/O[2]
                         net (fo=1, routed)           0.637    18.619    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no04_out[30]
    SLICE_X60Y82         LUT5 (Prop_lut5_I2_O)        0.302    18.921 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.162    19.083    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X60Y82         LUT5 (Prop_lut5_I0_O)        0.124    19.207 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    19.207    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X60Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    19.416 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    19.416    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[30]
    SLICE_X60Y82         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.498    21.501    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X60Y82         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.079    21.580    
                         clock uncertainty           -0.081    21.499    
    SLICE_X60Y82         FDCE (Setup_fdce_C_D)        0.113    21.612    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         21.612    
                         arrival time                         -19.416    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        17.696ns  (logic 9.884ns (55.855%)  route 7.812ns (44.145%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 21.493 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.611     1.613    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X70Y75         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.478     2.091 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.983     3.074    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/p_0_in1_in[7]
    SLICE_X70Y76         LUT4 (Prop_lut4_I2_O)        0.298     3.372 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.575     3.948    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     4.072 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5/O
                         net (fo=1, routed)           0.162     4.234    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5_n_0
    SLICE_X70Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.358 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=102, routed)         1.315     5.672    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X75Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.748     6.545    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    10.581 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.583    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.101 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.511    13.612    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.124    13.736 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    13.736    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.379 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1/O[3]
                         net (fo=8, routed)           0.829    15.208    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no07_out[19]
    SLICE_X60Y75         LUT2 (Prop_lut2_I0_O)        0.307    15.515 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    15.515    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.891 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.891    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.110 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.333    16.443    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.295    16.738 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    16.738    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.318 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.734    18.052    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no04_out[22]
    SLICE_X60Y79         LUT5 (Prop_lut5_I2_O)        0.302    18.354 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.619    18.973    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.124    19.097 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    19.097    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X55Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    19.309 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    19.309    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[22]
    SLICE_X55Y80         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.490    21.493    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X55Y80         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.079    21.572    
                         clock uncertainty           -0.081    21.491    
    SLICE_X55Y80         FDCE (Setup_fdce_C_D)        0.064    21.555    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         21.555    
                         arrival time                         -19.309    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        17.700ns  (logic 9.986ns (56.418%)  route 7.714ns (43.582%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 21.500 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.611     1.613    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X70Y75         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.478     2.091 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.983     3.074    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/p_0_in1_in[7]
    SLICE_X70Y76         LUT4 (Prop_lut4_I2_O)        0.298     3.372 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.575     3.948    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     4.072 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5/O
                         net (fo=1, routed)           0.162     4.234    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5_n_0
    SLICE_X70Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.358 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=102, routed)         1.315     5.672    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X75Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.748     6.545    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    10.581 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.583    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.101 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.511    13.612    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.124    13.736 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    13.736    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.269 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.269    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.501 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.961    15.462    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.295    15.757 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    15.757    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    16.301 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[2]
                         net (fo=3, routed)           0.424    16.725    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no13_in[23]
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.301    17.026 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[23]_i_20/O
                         net (fo=1, routed)           0.000    17.026    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[23]_i_20_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.427 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.427    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.649 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.730    18.379    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no04_out[24]
    SLICE_X62Y79         LUT5 (Prop_lut5_I2_O)        0.299    18.678 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[24]_i_4/O
                         net (fo=1, routed)           0.303    18.981    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[24]_i_4_n_0
    SLICE_X62Y80         LUT5 (Prop_lut5_I0_O)        0.124    19.105 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    19.105    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X62Y80         MUXF7 (Prop_muxf7_I0_O)      0.209    19.314 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    19.314    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[24]
    SLICE_X62Y80         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.497    21.500    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X62Y80         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.079    21.579    
                         clock uncertainty           -0.081    21.498    
    SLICE_X62Y80         FDCE (Setup_fdce_C_D)        0.113    21.611    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         21.611    
                         arrival time                         -19.314    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        17.584ns  (logic 10.131ns (57.614%)  route 7.453ns (42.386%))
  Logic Levels:           17  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 21.498 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.611     1.613    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X70Y75         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.478     2.091 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.983     3.074    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/p_0_in1_in[7]
    SLICE_X70Y76         LUT4 (Prop_lut4_I2_O)        0.298     3.372 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.575     3.948    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     4.072 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5/O
                         net (fo=1, routed)           0.162     4.234    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5_n_0
    SLICE_X70Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.358 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=102, routed)         1.315     5.672    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X75Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.748     6.545    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    10.581 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.583    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.101 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.511    13.612    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X56Y77         LUT2 (Prop_lut2_I1_O)        0.124    13.736 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    13.736    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.269 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.269    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    14.501 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.961    15.462    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X60Y76         LUT2 (Prop_lut2_I0_O)        0.295    15.757 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6/O
                         net (fo=1, routed)           0.000    15.757    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[24]_i_6_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.270 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.270    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.489 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.333    16.822    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X59Y76         LUT2 (Prop_lut2_I0_O)        0.295    17.117 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    17.117    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.697 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.571    18.267    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no04_out[26]
    SLICE_X61Y79         LUT5 (Prop_lut5_I2_O)        0.302    18.569 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.292    18.862    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X61Y80         LUT5 (Prop_lut5_I0_O)        0.124    18.986 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    18.986    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X61Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    19.198 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    19.198    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[26]
    SLICE_X61Y80         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.495    21.498    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X61Y80         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.079    21.577    
                         clock uncertainty           -0.081    21.496    
    SLICE_X61Y80         FDCE (Setup_fdce_C_D)        0.064    21.560    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         21.560    
                         arrival time                         -19.198    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_sd_pll rise@20.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        17.527ns  (logic 8.817ns (50.306%)  route 8.710ns (49.694%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=1 LUT2=2 LUT4=3 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 21.499 - 20.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.611     1.613    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X70Y75         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y75         FDRE (Prop_fdre_C_Q)         0.478     2.091 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/sector_content_reg[22][7]/Q
                         net (fo=2, routed)           0.983     3.074    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/p_0_in1_in[7]
    SLICE_X70Y76         LUT4 (Prop_lut4_I2_O)        0.298     3.372 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.575     3.948    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X70Y77         LUT5 (Prop_lut5_I4_O)        0.124     4.072 f  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5/O
                         net (fo=1, routed)           0.162     4.234    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_5_n_0
    SLICE_X70Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.358 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=102, routed)         1.315     5.672    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X75Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.796 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6/O
                         net (fo=1, routed)           0.748     6.545    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_i_6_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[12]_P[0])
                                                      3.841    10.386 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1/P[0]
                         net (fo=1, routed)           1.658    12.043    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no1__1_n_105
    SLICE_X56Y73         LUT2 (Prop_lut2_I1_O)        0.124    12.167 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[3]_i_5/O
                         net (fo=1, routed)           0.000    12.167    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector[3]_i_5_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.680 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.680    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[3]_i_1_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.017 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/rootdir_sector_reg[7]_i_1/O[1]
                         net (fo=8, routed)           1.057    14.074    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no07_out[5]
    SLICE_X60Y72         LUT4 (Prop_lut4_I1_O)        0.306    14.380 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[8]_i_9/O
                         net (fo=1, routed)           0.000    14.380    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no[8]_i_9_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.913 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.913    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[8]_i_2_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.236 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/first_data_sector_no_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.475    15.711    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no13_in[10]
    SLICE_X59Y72         LUT2 (Prop_lut2_I0_O)        0.306    16.017 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[11]_i_21/O
                         net (fo=1, routed)           0.000    16.017    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[11]_i_21_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.415 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.415    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[11]_i_10_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.529 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.529    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[15]_i_10_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.768 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[19]_i_10/O[2]
                         net (fo=1, routed)           0.926    17.694    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no04_out[18]
    SLICE_X62Y78         LUT5 (Prop_lut5_I2_O)        0.302    17.996 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[18]_i_4/O
                         net (fo=1, routed)           0.812    18.807    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[18]_i_4_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.124    18.931 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[18]_i_2/O
                         net (fo=1, routed)           0.000    18.931    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[18]_i_2_n_0
    SLICE_X58Y81         MUXF7 (Prop_muxf7_I0_O)      0.209    19.140 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    19.140    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no[18]
    SLICE_X58Y81         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.496    21.499    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X58Y81         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[18]/C
                         clock pessimism              0.079    21.578    
                         clock uncertainty           -0.081    21.497    
    SLICE_X58Y81         FDCE (Setup_fdce_C_D)        0.113    21.610    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/read_sector_no_reg[18]
  -------------------------------------------------------------------
                         required time                         21.610    
                         arrival time                         -19.140    
  -------------------------------------------------------------------
                         slack                                  2.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[4][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.272%)  route 0.244ns (56.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.564     0.566    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X68Y103        FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y103        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[4][3]/Q
                         net (fo=1, routed)           0.244     0.951    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/fname_reg[4][7][3]
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.996 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/fname[4][3]_i_1/O
                         net (fo=1, routed)           0.000     0.996    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader_n_329
    SLICE_X68Y98         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.839     0.841    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X68Y98         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[4][3]/C
                         clock pessimism              0.000     0.841    
    SLICE_X68Y98         FDCE (Hold_fdce_C_D)         0.091     0.932    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUParse_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/LRUParse_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.390%)  route 0.243ns (56.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.605     0.607    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X82Y99         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUParse_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141     0.748 r  u_IO_Management/u_SD_Data_Decoder/LRUParse_reg[85]/Q
                         net (fo=5, routed)           0.243     0.990    u_IO_Management/u_SD_Data_Decoder/in4[93]
    SLICE_X83Y101        LUT5 (Prop_lut5_I3_O)        0.045     1.035 r  u_IO_Management/u_SD_Data_Decoder/LRUParse[69]_i_1/O
                         net (fo=1, routed)           0.000     1.035    u_IO_Management/u_SD_Data_Decoder/LRUParse[69]_i_1_n_0
    SLICE_X83Y101        FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUParse_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.874     0.876    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X83Y101        FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUParse_reg[69]/C
                         clock pessimism              0.000     0.876    
    SLICE_X83Y101        FDRE (Hold_fdre_C_D)         0.091     0.967    u_IO_Management/u_SD_Data_Decoder/LRUParse_reg[69]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/arg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.457%)  route 0.252ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.558     0.560    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/clk_sd
    SLICE_X54Y84         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/arg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDCE (Prop_fdce_C_Q)         0.164     0.724 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/arg_reg[6]/Q
                         net (fo=1, routed)           0.252     0.975    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[6]
    SLICE_X49Y86         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.830     0.832    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_sd
    SLICE_X49Y86         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[6]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X49Y86         FDCE (Hold_fdce_C_D)         0.072     0.899    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[3][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.004%)  route 0.279ns (59.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.565     0.567    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X69Y100        FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[3][4]/Q
                         net (fo=1, routed)           0.279     0.987    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/fname_reg[3][7][4]
    SLICE_X69Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.032 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/fname[3][4]_i_1/O
                         net (fo=1, routed)           0.000     1.032    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader_n_336
    SLICE_X69Y99         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.839     0.841    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X69Y99         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[3][4]/C
                         clock pessimism              0.000     0.841    
    SLICE_X69Y99         FDCE (Hold_fdce_C_D)         0.092     0.933    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[4][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.885%)  route 0.280ns (60.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.564     0.566    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X69Y103        FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y103        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[4][5]/Q
                         net (fo=1, routed)           0.280     0.987    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/fname_reg[4][7][5]
    SLICE_X68Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.032 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/fname[4][5]_i_1/O
                         net (fo=1, routed)           0.000     1.032    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader_n_327
    SLICE_X68Y98         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.839     0.841    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X68Y98         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[4][5]/C
                         clock pessimism              0.000     0.841    
    SLICE_X68Y98         FDCE (Hold_fdce_C_D)         0.092     0.933    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/precnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.272ns (58.178%)  route 0.196ns (41.822%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.562     0.564    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/clk_sd
    SLICE_X50Y90         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/precnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/precnt_reg[11]/Q
                         net (fo=5, routed)           0.196     0.923    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[11]_0[4]
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.045     0.968 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1[12]_i_2/O
                         net (fo=1, routed)           0.000     0.968    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1[12]_i_2_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.031 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.031    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[12]_i_1_n_4
    SLICE_X52Y89         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.830     0.832    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_sd
    SLICE_X52Y89         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[15]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y89         FDCE (Hold_fdce_C_D)         0.105     0.932    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/arg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.108%)  route 0.272ns (65.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.559     0.561    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/clk_sd
    SLICE_X53Y87         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/arg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/arg_reg[0]/Q
                         net (fo=1, routed)           0.272     0.974    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[31]_0[0]
    SLICE_X48Y87         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.831     0.833    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_sd
    SLICE_X48Y87         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[0]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X48Y87         FDCE (Hold_fdce_C_D)         0.046     0.874    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/req_arg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/precnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.275ns (58.588%)  route 0.194ns (41.412%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.562     0.564    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/clk_sd
    SLICE_X50Y90         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/precnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/precnt_reg[11]/Q
                         net (fo=5, routed)           0.194     0.922    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[11]_0[4]
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.045     0.967 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1[12]_i_3/O
                         net (fo=1, routed)           0.000     0.967    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1[12]_i_3_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.033 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.033    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[12]_i_1_n_5
    SLICE_X52Y89         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.830     0.832    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_sd
    SLICE_X52Y89         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[14]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y89         FDCE (Hold_fdce_C_D)         0.105     0.932    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[6][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.774%)  route 0.282ns (60.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.565     0.567    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X69Y101        FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/file_name_reg[6][7]/Q
                         net (fo=1, routed)           0.282     0.989    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/fname_reg[6][7][7]
    SLICE_X69Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.034 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/fname[6][7]_i_1/O
                         net (fo=1, routed)           0.000     1.034    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader_n_309
    SLICE_X69Y99         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.839     0.841    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/clk_sd
    SLICE_X69Y99         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[6][7]/C
                         clock pessimism              0.000     0.841    
    SLICE_X69Y99         FDCE (Hold_fdce_C_D)         0.092     0.933    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/fname_reg[6][7]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/precnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_sd_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sd_pll rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.279ns (58.919%)  route 0.195ns (41.081%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.562     0.564    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/clk_sd
    SLICE_X50Y90         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/precnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/precnt_reg[11]/Q
                         net (fo=5, routed)           0.195     0.922    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[11]_0[4]
    SLICE_X52Y89         LUT3 (Prop_lut3_I0_O)        0.045     0.967 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1[12]_i_5/O
                         net (fo=1, routed)           0.000     0.967    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1[12]_i_5_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.037 r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.037    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[12]_i_1_n_7
    SLICE_X52Y89         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.830     0.832    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/clk_sd
    SLICE_X52Y89         FDCE                                         r  u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[12]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y89         FDCE (Hold_fdce_C_D)         0.105     0.932    u_IO_Management/u_SD_Data_Decoder/u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/cnt1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sd_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    pll1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X79Y94     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X79Y94     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_next_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X81Y73     u_IO_Management/u_SD_Data_Decoder/LRUAddr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X81Y75     u_IO_Management/u_SD_Data_Decoder/LRUAddr_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y94     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y94     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y94     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y94     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y94     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y94     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y94     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y94     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X79Y95     u_IO_Management/u_SD_Data_Decoder/FSM_sequential_next_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    pll1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  pll1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.839ns (16.864%)  route 4.136ns (83.136%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.711     5.314    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.419     5.733 f  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/Q
                         net (fo=3, routed)           1.762     7.495    u_StatTracker/u_DirectLRU/ram_addr[19]
    SLICE_X75Y66         LUT6 (Prop_lut6_I4_O)        0.296     7.791 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_3/O
                         net (fo=3, routed)           0.970     8.761    u_StatTracker/u_DirectLRU/ram_addr[27]_i_3_n_0
    SLICE_X78Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.404    10.289    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X77Y65         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.014    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y65         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X77Y65         FDRE (Setup_fdre_C_CE)      -0.205    15.032    u_StatTracker/u_DirectLRU/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 0.839ns (16.868%)  route 4.135ns (83.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.711     5.314    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.419     5.733 f  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/Q
                         net (fo=3, routed)           1.762     7.495    u_StatTracker/u_DirectLRU/ram_addr[19]
    SLICE_X75Y66         LUT6 (Prop_lut6_I4_O)        0.296     7.791 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_3/O
                         net (fo=3, routed)           0.970     8.761    u_StatTracker/u_DirectLRU/ram_addr[27]_i_3_n_0
    SLICE_X78Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.402    10.288    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X77Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593    15.016    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X77Y62         FDRE (Setup_fdre_C_CE)      -0.205    15.034    u_StatTracker/u_DirectLRU/ram_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.964ns (19.474%)  route 3.986ns (80.526%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.419     5.735 f  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/Q
                         net (fo=4, routed)           1.177     6.911    u_StatTracker/u_DirectLRU/ram_addr[17]
    SLICE_X75Y66         LUT4 (Prop_lut4_I1_O)        0.297     7.208 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_5/O
                         net (fo=1, routed)           0.433     7.641    u_StatTracker/u_DirectLRU/ram_addr[27]_i_5_n_0
    SLICE_X75Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_3/O
                         net (fo=3, routed)           0.970     8.735    u_StatTracker/u_DirectLRU/ram_addr[27]_i_3_n_0
    SLICE_X78Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.859 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.406    10.266    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.014    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[18]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X73Y62         FDRE (Setup_fdre_C_CE)      -0.205    15.032    u_StatTracker/u_DirectLRU/ram_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.950ns  (logic 0.964ns (19.474%)  route 3.986ns (80.526%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.419     5.735 f  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/Q
                         net (fo=4, routed)           1.177     6.911    u_StatTracker/u_DirectLRU/ram_addr[17]
    SLICE_X75Y66         LUT4 (Prop_lut4_I1_O)        0.297     7.208 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_5/O
                         net (fo=1, routed)           0.433     7.641    u_StatTracker/u_DirectLRU/ram_addr[27]_i_5_n_0
    SLICE_X75Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.765 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_3/O
                         net (fo=3, routed)           0.970     8.735    u_StatTracker/u_DirectLRU/ram_addr[27]_i_3_n_0
    SLICE_X78Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.859 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.406    10.266    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.014    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X73Y62         FDRE (Setup_fdre_C_CE)      -0.205    15.032    u_StatTracker/u_DirectLRU/ram_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 0.839ns (16.871%)  route 4.134ns (83.129%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.711     5.314    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.419     5.733 f  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/Q
                         net (fo=3, routed)           1.762     7.495    u_StatTracker/u_DirectLRU/ram_addr[19]
    SLICE_X75Y66         LUT6 (Prop_lut6_I4_O)        0.296     7.791 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_3/O
                         net (fo=3, routed)           0.970     8.761    u_StatTracker/u_DirectLRU/ram_addr[27]_i_3_n_0
    SLICE_X78Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.402    10.287    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.012    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[24]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X76Y67         FDRE (Setup_fdre_C_CE)      -0.169    15.066    u_StatTracker/u_DirectLRU/ram_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 0.839ns (16.871%)  route 4.134ns (83.129%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.711     5.314    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.419     5.733 f  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/Q
                         net (fo=3, routed)           1.762     7.495    u_StatTracker/u_DirectLRU/ram_addr[19]
    SLICE_X75Y66         LUT6 (Prop_lut6_I4_O)        0.296     7.791 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_3/O
                         net (fo=3, routed)           0.970     8.761    u_StatTracker/u_DirectLRU/ram_addr[27]_i_3_n_0
    SLICE_X78Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.402    10.287    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.012    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[25]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X76Y67         FDRE (Setup_fdre_C_CE)      -0.169    15.066    u_StatTracker/u_DirectLRU/ram_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 0.839ns (16.871%)  route 4.134ns (83.129%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.711     5.314    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.419     5.733 f  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/Q
                         net (fo=3, routed)           1.762     7.495    u_StatTracker/u_DirectLRU/ram_addr[19]
    SLICE_X75Y66         LUT6 (Prop_lut6_I4_O)        0.296     7.791 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_3/O
                         net (fo=3, routed)           0.970     8.761    u_StatTracker/u_DirectLRU/ram_addr[27]_i_3_n_0
    SLICE_X78Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.402    10.287    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.012    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[26]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X76Y67         FDRE (Setup_fdre_C_CE)      -0.169    15.066    u_StatTracker/u_DirectLRU/ram_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 0.839ns (16.871%)  route 4.134ns (83.129%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.711     5.314    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.419     5.733 f  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/Q
                         net (fo=3, routed)           1.762     7.495    u_StatTracker/u_DirectLRU/ram_addr[19]
    SLICE_X75Y66         LUT6 (Prop_lut6_I4_O)        0.296     7.791 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_3/O
                         net (fo=3, routed)           0.970     8.761    u_StatTracker/u_DirectLRU/ram_addr[27]_i_3_n_0
    SLICE_X78Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.402    10.287    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.012    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[27]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X76Y67         FDRE (Setup_fdre_C_CE)      -0.169    15.066    u_StatTracker/u_DirectLRU/ram_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.839ns (18.200%)  route 3.771ns (81.800%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.711     5.314    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.419     5.733 f  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/Q
                         net (fo=3, routed)           1.762     7.495    u_StatTracker/u_DirectLRU/ram_addr[19]
    SLICE_X75Y66         LUT6 (Prop_lut6_I4_O)        0.296     7.791 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_3/O
                         net (fo=3, routed)           0.478     8.269    u_StatTracker/u_DirectLRU/ram_addr[27]_i_3_n_0
    SLICE_X78Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.393 r  u_StatTracker/u_DirectLRU/ram_addr[16]_i_1/O
                         net (fo=1, routed)           1.530     9.924    u_StatTracker/u_DirectLRU/ram_addr[16]_i_1_n_0
    SLICE_X77Y65         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.014    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y65         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X77Y65         FDRE (Setup_fdre_C_R)       -0.429    14.808    u_StatTracker/u_DirectLRU/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.839ns (17.436%)  route 3.973ns (82.564%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.711     5.314    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.419     5.733 f  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/Q
                         net (fo=3, routed)           1.762     7.495    u_StatTracker/u_DirectLRU/ram_addr[19]
    SLICE_X75Y66         LUT6 (Prop_lut6_I4_O)        0.296     7.791 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_3/O
                         net (fo=3, routed)           0.970     8.761    u_StatTracker/u_DirectLRU/ram_addr[27]_i_3_n_0
    SLICE_X78Y66         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.241    10.126    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.013    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[20]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X76Y66         FDRE (Setup_fdre_C_CE)      -0.169    15.067    u_StatTracker/u_DirectLRU/ram_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  4.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y69         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/Q
                         net (fo=2, routed)           0.129     1.806    u_StatTracker/u_DirectLRU/led_OBUF[10]
    SLICE_X80Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    u_StatTracker/u_DirectLRU/evictionTotal_reg[8]_i_1_n_5
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X80Y69         FDRE (Hold_fdre_C_D)         0.134     1.647    u_StatTracker/u_DirectLRU/evictionTotal_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/Q
                         net (fo=2, routed)           0.129     1.808    u_StatTracker/u_DirectLRU/led_OBUF[2]
    SLICE_X80Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.918 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.918    u_StatTracker/u_DirectLRU/evictionTotal_reg[0]_i_2_n_5
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.031    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X80Y67         FDRE (Hold_fdre_C_D)         0.134     1.649    u_StatTracker/u_DirectLRU/evictionTotal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.514    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/Q
                         net (fo=2, routed)           0.129     1.807    u_StatTracker/u_DirectLRU/led_OBUF[6]
    SLICE_X80Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    u_StatTracker/u_DirectLRU/evictionTotal_reg[4]_i_1_n_5
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X80Y68         FDRE (Hold_fdre_C_D)         0.134     1.648    u_StatTracker/u_DirectLRU/evictionTotal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.512    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y70         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/Q
                         net (fo=2, routed)           0.129     1.805    u_StatTracker/u_DirectLRU/led_OBUF[14]
    SLICE_X80Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    u_StatTracker/u_DirectLRU/evictionTotal_reg[12]_i_1_n_5
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X80Y70         FDRE (Hold_fdre_C_D)         0.134     1.646    u_StatTracker/u_DirectLRU/evictionTotal_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.256ns (68.319%)  route 0.119ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.512    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y65         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y65         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/Q
                         net (fo=2, routed)           0.119     1.772    u_StatTracker/u_DirectLRU/ram_addr[16]
    SLICE_X77Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  u_StatTracker/u_DirectLRU/ram_addr_next0_carry/O[0]
                         net (fo=1, routed)           0.000     1.887    u_StatTracker/u_DirectLRU/in17[16]
    SLICE_X77Y65         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y65         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X77Y65         FDRE (Hold_fdre_C_D)         0.105     1.617    u_StatTracker/u_DirectLRU/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/initializing_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/initializing_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.514    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X78Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/initializing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y66         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  u_StatTracker/u_DirectLRU/initializing_reg/Q
                         net (fo=6, routed)           0.186     1.865    u_StatTracker/u_DirectLRU/initializing
    SLICE_X78Y66         LUT4 (Prop_lut4_I2_O)        0.045     1.910 r  u_StatTracker/u_DirectLRU/initializing_i_1/O
                         net (fo=1, routed)           0.000     1.910    u_StatTracker/u_DirectLRU/initializing_i_1_n_0
    SLICE_X78Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/initializing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X78Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/initializing_reg/C
                         clock pessimism             -0.515     1.514    
    SLICE_X78Y66         FDRE (Hold_fdre_C_D)         0.120     1.634    u_StatTracker/u_DirectLRU/initializing_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.227%)  route 0.216ns (50.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X78Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/Q
                         net (fo=12, routed)          0.216     1.890    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/Q[2]
    SLICE_X78Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.935 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/FSM_sequential_lru_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.935    u_StatTracker/u_DirectLRU/next_state__0[0]
    SLICE_X78Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.026    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X78Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X78Y70         FDRE (Hold_fdre_C_D)         0.120     1.630    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.310ns (70.656%)  route 0.129ns (29.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y69         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/Q
                         net (fo=2, routed)           0.129     1.806    u_StatTracker/u_DirectLRU/led_OBUF[10]
    SLICE_X80Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    u_StatTracker/u_DirectLRU/evictionTotal_reg[8]_i_1_n_4
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X80Y69         FDRE (Hold_fdre_C_D)         0.134     1.647    u_StatTracker/u_DirectLRU/evictionTotal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.310ns (70.656%)  route 0.129ns (29.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.514    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/Q
                         net (fo=2, routed)           0.129     1.807    u_StatTracker/u_DirectLRU/led_OBUF[6]
    SLICE_X80Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.953 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.953    u_StatTracker/u_DirectLRU/evictionTotal_reg[4]_i_1_n_4
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[7]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X80Y68         FDRE (Hold_fdre_C_D)         0.134     1.648    u_StatTracker/u_DirectLRU/evictionTotal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.310ns (70.656%)  route 0.129ns (29.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596     1.515    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/Q
                         net (fo=2, routed)           0.129     1.808    u_StatTracker/u_DirectLRU/led_OBUF[2]
    SLICE_X80Y67         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.954 r  u_StatTracker/u_DirectLRU/evictionTotal_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.954    u_StatTracker/u_DirectLRU/evictionTotal_reg[0]_i_2_n_4
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.031    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[3]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X80Y67         FDRE (Hold_fdre_C_D)         0.134     1.649    u_StatTracker/u_DirectLRU/evictionTotal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y67    u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y69    u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y69    u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y70    u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y70    u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y70    u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y67    u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y67    u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y69    u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y69    u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y70    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y67    u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y67    u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y69    u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y69    u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_cpu_pll

Setup :            2  Failing Endpoints,  Worst Slack       -2.698ns,  Total Violation       -5.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.698ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_cpu_pll rise@60.952ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        0.935ns  (logic 0.636ns (68.058%)  route 0.299ns (31.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 62.542 - 60.952 ) 
    Source Clock Delay      (SCD):    4.069ns = ( 64.069 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    61.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    57.888 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    59.906    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    61.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    61.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    63.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    63.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    64.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    60.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    62.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.707    64.069    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.518    64.587 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         0.299    64.886    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/ui_clk_sync_rst
    SLICE_X79Y69         LUT1 (Prop_lut1_I0_O)        0.118    65.004 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    65.004    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/b_rst_n0
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     60.952    60.952 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.952 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    62.635    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    58.941 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    60.864    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    60.955 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.586    62.542    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/C
                         clock pessimism             -0.101    62.440    
                         clock uncertainty           -0.209    62.231    
    SLICE_X79Y69         FDCE (Setup_fdce_C_D)        0.075    62.306    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         62.306    
                         arrival time                         -65.004    
  -------------------------------------------------------------------
                         slack                                 -2.698    

Slack (VIOLATED) :        -2.672ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_cpu_pll rise@60.952ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        0.796ns  (logic 0.456ns (57.295%)  route 0.340ns (42.705%))
  Logic Levels:           0  
  Clock Path Skew:        -2.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 62.538 - 60.952 ) 
    Source Clock Delay      (SCD):    4.060ns = ( 64.060 - 60.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    61.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    57.888 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    59.906    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664    61.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    61.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281    63.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    63.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    64.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457    60.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719    62.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    62.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.698    64.060    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CLK
    SLICE_X77Y72         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDCE (Prop_fdce_C_Q)         0.456    64.516 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/Q
                         net (fo=2, routed)           0.340    64.856    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     60.952    60.952 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.952 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    62.635    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    58.941 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    60.864    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    60.955 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582    62.538    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/C
                         clock pessimism             -0.101    62.436    
                         clock uncertainty           -0.209    62.227    
    SLICE_X77Y71         FDCE (Setup_fdce_C_D)       -0.043    62.184    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         62.184    
                         arrival time                         -64.856    
  -------------------------------------------------------------------
                         slack                                 -2.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.585     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CLK
    SLICE_X77Y72         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDCE (Prop_fdce_C_Q)         0.141     1.466 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/Q
                         net (fo=2, routed)           0.119     1.584    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.856     0.858    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/C
                         clock pessimism              0.056     0.913    
                         clock uncertainty            0.209     1.123    
    SLICE_X77Y71         FDCE (Hold_fdce_C_D)         0.076     1.199    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             clk_cpu_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.212ns (63.951%)  route 0.120ns (36.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.590     1.330    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         0.120     1.613    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/ui_clk_sync_rst
    SLICE_X79Y69         LUT1 (Prop_lut1_I0_O)        0.048     1.661 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.661    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/b_rst_n0
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.860     0.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/C
                         clock pessimism              0.056     0.917    
                         clock uncertainty            0.209     1.127    
    SLICE_X79Y69         FDCE (Hold_fdce_C_D)         0.107     1.234    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_mem_pll

Setup :            0  Failing Endpoints,  Worst Slack       15.607ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.607ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_mem_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.346ns  (logic 0.518ns (11.919%)  route 3.828ns (88.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69                                      0.000     0.000 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         3.828     4.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg_0
    SLICE_X30Y126        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y126        FDRE (Setup_fdre_C_D)       -0.047    19.953    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                 15.607    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       16.915ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.864ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 3.867ns (58.188%)  route 2.779ns (41.812%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 6.045 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.779     7.223    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.819 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.819    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.634 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.634    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    22.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y52         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.839    
                         clock uncertainty           -0.176    22.663    
    ILOGIC_X1Y52         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.498    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.498    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                 11.864    

Slack (MET) :             12.006ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 3.867ns (59.469%)  route 2.636ns (40.531%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 6.044 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.636     7.080    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.676 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.676    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.491 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.491    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    22.711    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.838    
                         clock uncertainty           -0.176    22.662    
    ILOGIC_X1Y54         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.497    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.497    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                 12.006    

Slack (MET) :             12.176ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 3.867ns (61.063%)  route 2.466ns (38.937%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 6.044 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.466     6.910    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.506 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.506    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.321 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.321    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    22.711    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.838    
                         clock uncertainty           -0.176    22.662    
    ILOGIC_X1Y55         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.497    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.497    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                 12.176    

Slack (MET) :             12.336ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 3.867ns (62.644%)  route 2.306ns (37.356%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 6.044 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.306     6.750    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.346 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.161 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.161    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    22.711    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.838    
                         clock uncertainty           -0.176    22.662    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.497    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.497    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                 12.336    

Slack (MET) :             12.788ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.723ns  (logic 3.867ns (67.566%)  route 1.856ns (32.434%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 6.046 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.856     6.301    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.897 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.897    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.712 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    22.713    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.840    
                         clock uncertainty           -0.176    22.664    
    ILOGIC_X1Y59         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.499    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 12.788    

Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 3.867ns (69.631%)  route 1.687ns (30.369%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 6.048 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.687     6.131    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.727 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.727    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.542 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.542    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    22.715    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y60         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.842    
                         clock uncertainty           -0.176    22.666    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.501    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 12.959    

Slack (MET) :             13.119ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 3.867ns (71.693%)  route 1.527ns (28.307%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 6.048 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.527     5.971    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.567 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.567    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.382 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.382    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    22.715    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y61         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.842    
                         clock uncertainty           -0.176    22.666    
    ILOGIC_X1Y61         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.501    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 13.119    

Slack (MET) :             13.403ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 3.867ns (75.672%)  route 1.243ns (24.328%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 6.048 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.243     5.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.284 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.284    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.099 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.099    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    20.549    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.286 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    22.715    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y62         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.842    
                         clock uncertainty           -0.176    22.666    
    ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.501    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                 13.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.915ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        1.693ns  (logic 1.068ns (63.076%)  route 0.625ns (36.924%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.625    35.401    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.085 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.085    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.328 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.328    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.454    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y62         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.182    
                         clock uncertainty            0.176    19.357    
    ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.413    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.413    
                         arrival time                          36.328    
  -------------------------------------------------------------------
                         slack                                 16.915    

Slack (MET) :             17.042ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        1.821ns  (logic 1.068ns (58.655%)  route 0.753ns (41.345%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.753    35.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.213    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.456 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.456    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.454    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y61         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.182    
                         clock uncertainty            0.176    19.357    
    ILOGIC_X1Y61         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.413    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.413    
                         arrival time                          36.456    
  -------------------------------------------------------------------
                         slack                                 17.042    

Slack (MET) :             17.115ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        1.894ns  (logic 1.068ns (56.401%)  route 0.826ns (43.599%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.826    35.602    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.286 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.286    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.529 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.529    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    19.454    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y60         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.182    
                         clock uncertainty            0.176    19.357    
    ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.413    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.413    
                         arrival time                          36.529    
  -------------------------------------------------------------------
                         slack                                 17.115    

Slack (MET) :             17.199ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        1.976ns  (logic 1.068ns (54.041%)  route 0.908ns (45.959%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.908    35.684    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.611 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.611    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    19.453    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y59         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.181    
                         clock uncertainty            0.176    19.356    
    ILOGIC_X1Y59         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.412    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.412    
                         arrival time                          36.611    
  -------------------------------------------------------------------
                         slack                                 17.199    

Slack (MET) :             17.390ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.165ns  (logic 1.068ns (49.330%)  route 1.097ns (50.670%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.097    35.873    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.557 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.800 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.800    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    19.451    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y56         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.179    
                         clock uncertainty            0.176    19.354    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.410    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.410    
                         arrival time                          36.800    
  -------------------------------------------------------------------
                         slack                                 17.390    

Slack (MET) :             17.462ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.238ns  (logic 1.068ns (47.726%)  route 1.170ns (52.274%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.170    35.946    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.630 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.630    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.873 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.873    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    19.451    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y55         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.179    
                         clock uncertainty            0.176    19.354    
    ILOGIC_X1Y55         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.410    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.410    
                         arrival time                          36.873    
  -------------------------------------------------------------------
                         slack                                 17.462    

Slack (MET) :             17.544ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.321ns  (logic 1.068ns (46.024%)  route 1.253ns (53.976%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.253    36.028    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.712 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.955 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.955    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    19.452    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y54         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.180    
                         clock uncertainty            0.176    19.355    
    ILOGIC_X1Y54         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.411    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.411    
                         arrival time                          36.955    
  -------------------------------------------------------------------
                         slack                                 17.544    

Slack (MET) :             17.603ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.380ns  (logic 1.068ns (44.879%)  route 1.312ns (55.121%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.312    36.088    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.772 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.772    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    37.015 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    37.015    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    17.780    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.269 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    19.452    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y52         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.180    
                         clock uncertainty            0.176    19.355    
    ILOGIC_X1Y52         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.411    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.411    
                         arrival time                          37.015    
  -------------------------------------------------------------------
                         slack                                 17.603    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.546ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 3.867ns (55.741%)  route 3.070ns (44.259%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 6.019 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.070     7.515    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.111 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.111    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.926 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.926    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    22.686    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y85         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.813    
                         clock uncertainty           -0.176    22.637    
    ILOGIC_X1Y85         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.472    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.472    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                 11.546    

Slack (MET) :             11.687ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 3.867ns (56.898%)  route 2.929ns (43.102%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 6.019 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.929     7.374    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.970 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.970    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.785 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.785    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    22.686    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y84         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.813    
                         clock uncertainty           -0.176    22.637    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.472    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.472    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 11.687    

Slack (MET) :             11.696ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 3.867ns (56.983%)  route 2.919ns (43.017%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 6.017 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.919     7.364    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.960 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.960    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.775 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.775    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    22.684    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y83         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.811    
                         clock uncertainty           -0.176    22.635    
    ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.470    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.470    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                 11.696    

Slack (MET) :             12.156ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 3.867ns (61.153%)  route 2.457ns (38.847%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 6.015 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.457     6.901    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.497 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.497    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.312 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.312    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    22.682    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y80         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.809    
                         clock uncertainty           -0.176    22.633    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.468    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 12.156    

Slack (MET) :             12.317ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 3.867ns (62.748%)  route 2.296ns (37.252%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 6.015 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.296     6.740    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.336 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.336    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.151 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.151    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    22.682    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y79         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.809    
                         clock uncertainty           -0.176    22.633    
    ILOGIC_X1Y79         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.468    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 12.317    

Slack (MET) :             12.478ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 3.867ns (64.435%)  route 2.134ns (35.565%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 6.015 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.134     6.579    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.175 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.175    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.990    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    22.682    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y77         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.809    
                         clock uncertainty           -0.176    22.633    
    ILOGIC_X1Y77         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.468    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                 12.478    

Slack (MET) :             12.630ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 3.867ns (66.098%)  route 1.983ns (33.902%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 6.016 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.983     6.428    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.024 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.024    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.839 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.839    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    22.683    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y76         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.810    
                         clock uncertainty           -0.176    22.634    
    ILOGIC_X1Y76         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.469    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.469    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                 12.630    

Slack (MET) :             12.791ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.333ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@18.333ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.690ns  (logic 3.867ns (67.966%)  route 1.823ns (32.034%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 6.016 - 1.667 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.626     3.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.456     4.444 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.823     6.267    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.863 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.863    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.678 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.678    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     18.333    18.333 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    18.333 f  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    20.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    16.322 f  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    18.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.336 f  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    19.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.961 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    20.537    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.737    22.274 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    22.683    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_4
    ILOGIC_X1Y75         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    22.810    
                         clock uncertainty           -0.176    22.634    
    ILOGIC_X1Y75         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    22.469    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         22.469    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                 12.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.199ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        1.961ns  (logic 1.068ns (54.473%)  route 0.893ns (45.527%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.893    35.669    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.353 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.353    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.596 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.596    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    19.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y75         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.165    
                         clock uncertainty            0.176    19.340    
    ILOGIC_X1Y75         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.396    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.396    
                         arrival time                          36.596    
  -------------------------------------------------------------------
                         slack                                 17.199    

Slack (MET) :             17.273ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.035ns  (logic 1.068ns (52.471%)  route 0.967ns (47.529%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.967    35.743    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.427 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.427    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.670 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.670    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    19.438    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y76         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.166    
                         clock uncertainty            0.176    19.341    
    ILOGIC_X1Y76         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.397    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.397    
                         arrival time                          36.670    
  -------------------------------------------------------------------
                         slack                                 17.273    

Slack (MET) :             17.338ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.100ns  (logic 1.068ns (50.848%)  route 1.032ns (49.152%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.032    35.808    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.492 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.492    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.735 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.735    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    19.438    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y77         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.166    
                         clock uncertainty            0.176    19.341    
    ILOGIC_X1Y77         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.397    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.397    
                         arrival time                          36.735    
  -------------------------------------------------------------------
                         slack                                 17.338    

Slack (MET) :             17.418ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.180ns  (logic 1.068ns (48.997%)  route 1.112ns (51.003%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.112    35.888    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.572 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.572    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.815 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.815    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    19.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y79         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.165    
                         clock uncertainty            0.176    19.340    
    ILOGIC_X1Y79         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.396    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.396    
                         arrival time                          36.815    
  -------------------------------------------------------------------
                         slack                                 17.418    

Slack (MET) :             17.493ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.255ns  (logic 1.068ns (47.372%)  route 1.187ns (52.628%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.187    35.962    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.646 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.646    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    36.889 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    36.889    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    19.437    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y80         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.165    
                         clock uncertainty            0.176    19.340    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.396    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.396    
                         arrival time                          36.889    
  -------------------------------------------------------------------
                         slack                                 17.493    

Slack (MET) :             17.696ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.459ns  (logic 1.068ns (43.429%)  route 1.391ns (56.571%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.391    36.167    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.851 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.851    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    37.094 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    37.094    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    19.439    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y83         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.167    
                         clock uncertainty            0.176    19.342    
    ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.398    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.398    
                         arrival time                          37.094    
  -------------------------------------------------------------------
                         slack                                 17.696    

Slack (MET) :             17.709ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.473ns  (logic 1.068ns (43.179%)  route 1.405ns (56.821%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.405    36.181    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.865 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.865    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    37.108 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    37.108    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    19.440    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y84         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.168    
                         clock uncertainty            0.176    19.343    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.399    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.399    
                         arrival time                          37.108    
  -------------------------------------------------------------------
                         slack                                 17.709    

Slack (MET) :             17.764ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -16.667ns  (u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@16.667ns - clk_pll_i rise@33.333ns)
  Data Path Delay:        2.528ns  (logic 1.068ns (42.239%)  route 1.460ns (57.761%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.123ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     33.333    33.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    33.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624    33.958    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    32.662 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    33.309    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    33.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564    33.899    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    33.949 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    34.343    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    34.363 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    34.632    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    33.548 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    34.047    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    34.073 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562    34.635    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/CLK
    SLICE_X69Y63         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y63         FDRE (Prop_fdre_C_Q)         0.141    34.776 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.460    36.236    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    36.920 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    36.920    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    37.163 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    37.163    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898    17.564    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    15.939 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    16.640    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    16.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833    17.501    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    17.554 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    17.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.488    19.260 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    19.440    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq_0
    ILOGIC_X1Y85         ISERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    19.168    
                         clock uncertainty            0.176    19.343    
    ILOGIC_X1Y85         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    19.399    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -19.399    
                         arrival time                          37.163    
  -------------------------------------------------------------------
                         slack                                 17.764    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.458ns fall@4.792ns period=53.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.875ns  (mem_refclk rise@3.333ns - sync_pulse rise@1.458ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 5.550 - 3.333 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 3.213 - 1.458 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.458     1.458 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.458 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     3.268    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -0.654 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     1.364    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.460 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     3.125    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     3.834    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     5.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     1.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     3.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     4.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     5.550    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.127     5.677    
                         clock uncertainty           -0.205     5.472    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     5.290    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                  1.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.458ns fall@4.792ns period=53.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.458ns  (mem_refclk rise@0.000ns - sync_pulse rise@1.458ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.627ns = ( 3.086 - 1.458 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.458     1.458 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.458 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     3.141    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -0.553 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     1.370    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.461 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     3.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     3.086 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     3.675    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     2.375    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.127     2.248    
                         clock uncertainty            0.205     2.453    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     2.627    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  1.047    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 11.590 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.672 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.672    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    11.590    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.225    11.816    
                         clock uncertainty           -0.056    11.760    
    OUT_FIFO_X1Y4        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.109    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.604 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     9.080    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385    11.783    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.604 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     9.080    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385    11.783    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.604 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     9.080    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385    11.783    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.332ns = ( 11.998 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.604 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     9.080    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.998    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385    11.783    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.517ns (17.997%)  route 2.356ns (82.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 12.002 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.356     7.874    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y52         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    12.002    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.323    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.517ns (18.076%)  route 2.343ns (81.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 12.002 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.343     7.861    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y53         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    12.002    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y53         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.323    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.517ns (19.018%)  route 2.201ns (80.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 12.002 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.201     7.720    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y54         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    12.002    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y54         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.323    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.517ns (19.106%)  route 2.189ns (80.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.334ns = ( 12.000 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.189     7.707    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y55         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    12.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.226    
                         clock uncertainty           -0.056    12.170    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.321    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv rise@6.667ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.517ns (19.843%)  route 2.088ns (80.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 12.001 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.088     7.607    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y62         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.411    12.001    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.227    
                         clock uncertainty           -0.056    12.171    
    OLOGIC_X1Y62         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.322    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  3.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.262 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.262    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.522    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.344     3.178    
    OUT_FIFO_X1Y4        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.167    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.227 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.388    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.268    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.227 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.388    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.268    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.227 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.388    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.268    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.227 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.388    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.268    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.272ns (27.965%)  route 0.701ns (72.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.701     4.063    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y60         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.701    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y60         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.357    
    OLOGIC_X1Y60         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.916    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.916    
                         arrival time                           4.063    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.272ns (26.629%)  route 0.749ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.749     4.112    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y59         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y59         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.915    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.915    
                         arrival time                           4.112    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.272ns (26.509%)  route 0.754ns (73.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.754     4.116    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y61         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y61         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.358    
    OLOGIC_X1Y61         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.917    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.917    
                         arrival time                           4.116    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.272ns (24.689%)  route 0.830ns (75.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.830     4.192    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.915    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.915    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.272ns (24.566%)  route 0.835ns (75.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.835     4.198    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.700    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.356    
    OLOGIC_X1Y56         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.915    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.915    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@3.333ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 11.580 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.691    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.661 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.661    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    11.580    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.224    11.805    
                         clock uncertainty           -0.056    11.749    
    OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.098    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.517ns (19.067%)  route 2.195ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 11.980 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.195     7.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y63         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.980    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.205    
                         clock uncertainty           -0.056    12.149    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.517ns (19.155%)  route 2.182ns (80.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 11.980 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.182     7.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y64         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.980    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.205    
                         clock uncertainty           -0.056    12.149    
    OLOGIC_X1Y64         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.517ns (20.216%)  route 2.040ns (79.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 11.980 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.040     7.547    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y65         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.980    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.205    
                         clock uncertainty           -0.056    12.149    
    OLOGIC_X1Y65         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.765ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.517ns (20.316%)  route 2.028ns (79.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 11.980 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.028     7.535    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.980    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.205    
                         clock uncertainty           -0.056    12.149    
    OLOGIC_X1Y66         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.300    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.300    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  3.765    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.517ns (20.701%)  route 1.981ns (79.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 11.979 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.981     7.488    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.979    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.204    
                         clock uncertainty           -0.056    12.148    
    OLOGIC_X1Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.517ns (21.604%)  route 1.876ns (78.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 11.978 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.876     7.383    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    11.978    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.203    
                         clock uncertainty           -0.056    12.147    
    OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.298    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.517ns (21.718%)  route 1.864ns (78.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 11.978 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.864     7.371    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    11.978    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.203    
                         clock uncertainty           -0.056    12.147    
    OLOGIC_X1Y68         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.298    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.298    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.517ns (21.777%)  route 1.857ns (78.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.310ns = ( 11.976 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.857     7.364    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.976    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.201    
                         clock uncertainty           -0.056    12.145    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.296    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.296    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_1 rise@6.667ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.517ns (21.915%)  route 1.842ns (78.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 11.979 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.842     7.349    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.979    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.204    
                         clock uncertainty           -0.056    12.148    
    OLOGIC_X1Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  3.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.255 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.255    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.513    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.342     3.171    
    OUT_FIFO_X1Y5        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.160    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.272ns (26.216%)  route 0.766ns (73.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.766     4.121    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y71         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.687    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.345    
    OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.904    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.121    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.272ns (24.802%)  route 0.825ns (75.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.825     4.180    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y70         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.687    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.345    
    OLOGIC_X1Y70         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.904    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.180    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.272ns (24.709%)  route 0.829ns (75.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.829     4.184    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y72         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y72         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.346    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.905    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           4.184    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.272ns (23.630%)  route 0.879ns (76.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.879     4.234    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.687    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.345    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.904    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.234    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.272ns (23.366%)  route 0.892ns (76.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.892     4.247    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.347    
    OLOGIC_X1Y73         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.906    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.906    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.272ns (23.316%)  route 0.895ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.895     4.250    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.687    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.345    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.904    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.250    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.272ns (23.206%)  route 0.900ns (76.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.900     4.255    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.687    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.345    
    OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.904    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.904    
                         arrival time                           4.255    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.272ns (22.341%)  route 0.946ns (77.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.946     4.301    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.347    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.906    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.906    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.272ns (21.815%)  route 0.975ns (78.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.975     4.330    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.346    
    OLOGIC_X1Y66         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.905    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.905    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 11.590 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.672 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.672    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    11.590    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.225    11.816    
                         clock uncertainty           -0.056    11.760    
    OUT_FIFO_X1Y6        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.109    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.604 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     9.080    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385    11.778    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.604 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     9.080    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385    11.778    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.604 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     9.080    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385    11.778    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@3.333ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.334 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.604 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     9.080    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385    11.778    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.517ns (17.112%)  route 2.504ns (82.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 11.996 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.504     8.022    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y86         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    11.996    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.222    
                         clock uncertainty           -0.056    12.166    
    OLOGIC_X1Y86         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.317    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.517ns (17.934%)  route 2.366ns (82.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 11.996 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.366     7.884    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y85         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    11.996    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y85         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.222    
                         clock uncertainty           -0.056    12.166    
    OLOGIC_X1Y85         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.317    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.517ns (18.906%)  route 2.218ns (81.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.330ns = ( 11.996 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.218     7.736    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y84         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    11.996    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y84         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.222    
                         clock uncertainty           -0.056    12.166    
    OLOGIC_X1Y84         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.317    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.317    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.517ns (19.990%)  route 2.069ns (80.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.069     7.587    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y83         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.314    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_2 rise@6.667ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.517ns (22.506%)  route 1.780ns (77.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.327ns = ( 11.993 - 6.667 ) 
    Source Clock Delay      (SCD):    5.001ns = ( 8.334 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     5.001 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.780     7.298    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.876    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.442 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.590 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.993    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.225    12.219    
                         clock uncertainty           -0.056    12.163    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.314    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                  4.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.522ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.262 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.262    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.522    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.344     3.178    
    OUT_FIFO_X1Y6        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.167    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.227 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.388    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.227 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.388    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.227 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.388    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.227 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.388    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.272ns (28.288%)  route 0.690ns (71.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.690     4.052    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y79         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.913    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.052    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.272ns (28.092%)  route 0.696ns (71.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.696     4.059    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y77         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.355    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.914    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           4.059    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.272ns (26.721%)  route 0.746ns (73.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.746     4.108    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y75         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.355    
    OLOGIC_X1Y75         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.914    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           4.108    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.272ns (26.597%)  route 0.751ns (73.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.751     4.113    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y76         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.699    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.355    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.914    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.272ns (26.541%)  route 0.753ns (73.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.344ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.090 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.753     4.115    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y80         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.434 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.522 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.698    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.344     3.354    
    OLOGIC_X1Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.913    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.115    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@3.333ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 11.580 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     5.143    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.221 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.239    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.335 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.088 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.691    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     8.323 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.661 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.661    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    11.580    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.224    11.805    
                         clock uncertainty           -0.056    11.749    
    OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.098    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         11.098    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.517ns (14.794%)  route 2.978ns (85.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.978     8.485    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y99         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.323    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.517ns (15.404%)  route 2.839ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 12.002 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.839     8.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    12.002    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.227    
                         clock uncertainty           -0.056    12.171    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.322    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.517ns (16.116%)  route 2.691ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 12.002 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.691     8.198    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    12.002    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.227    
                         clock uncertainty           -0.056    12.171    
    OLOGIC_X1Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.322    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.517ns (17.712%)  route 2.402ns (82.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.402     7.909    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.319    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.517ns (18.660%)  route 2.254ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.254     7.761    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.319    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.517ns (19.715%)  route 2.105ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.333ns = ( 11.999 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.105     7.612    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    11.999    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.224    
                         clock uncertainty           -0.056    12.168    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.319    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.319    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.517ns (20.897%)  route 1.957ns (79.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 12.001 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.957     7.464    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    12.001    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.226    
                         clock uncertainty           -0.056    12.170    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.321    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.517ns (22.229%)  route 1.809ns (77.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.335ns = ( 12.001 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.809     7.316    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    12.001    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.226    
                         clock uncertainty           -0.056    12.170    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.321    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.321    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (oserdes_clkdiv_3 rise@6.667ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.517ns (23.743%)  route 1.660ns (76.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 12.003 - 6.667 ) 
    Source Clock Delay      (SCD):    4.990ns = ( 8.323 - 3.333 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.633     4.990 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.507 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.660     7.168    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.866    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.566    11.432 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    12.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.224    12.228    
                         clock uncertainty           -0.056    12.172    
    OLOGIC_X1Y90         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.323    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.323    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  4.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.255 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.255    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.513    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.342     3.171    
    OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.160    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.272ns (26.952%)  route 0.737ns (73.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.737     4.093    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y89         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.354    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.913    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.272ns (25.362%)  route 0.800ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.696ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.800     4.156    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.696    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.354    
    OLOGIC_X1Y90         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.913    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.272ns (23.949%)  route 0.864ns (76.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.864     4.219    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.695    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.353    
    OLOGIC_X1Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.219    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.272ns (22.685%)  route 0.927ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.927     4.282    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.695    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.353    
    OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.282    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.272ns (21.547%)  route 0.990ns (78.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.990     4.346    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.695    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.353    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.272ns (20.519%)  route 1.054ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.054     4.409    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.695    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.353    
    OLOGIC_X1Y94         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.409    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.272ns (19.584%)  route 1.117ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.695ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.117     4.472    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.695    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.353    
    OLOGIC_X1Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.912    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.912    
                         arrival time                           4.472    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.272ns (18.036%)  route 1.236ns (81.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.236     4.591    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.355    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.914    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           4.591    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.272ns (17.310%)  route 1.299ns (82.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.697ns
    Source Clock Delay      (SCD):    3.083ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.278     3.083 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.355 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.299     4.655    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.329     3.425 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.513 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.697    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.355    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.914    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.914    
                         arrival time                           4.655    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_pll
  To Clock:  clk_pll_i

Setup :            2  Failing Endpoints,  Worst Slack       -2.412ns,  Total Violation       -3.298ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.412ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        5.085ns  (logic 0.456ns (8.967%)  route 4.629ns (91.033%))
  Logic Levels:           0  
  Clock Path Skew:        1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 50.445 - 46.667 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 47.424 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.707    47.424    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDCE (Prop_fdce_C_Q)         0.456    47.880 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/Q
                         net (fo=2, routed)           4.629    52.509    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.585    50.445    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/C
                         clock pessimism             -0.101    50.344    
                         clock uncertainty           -0.204    50.140    
    SLICE_X78Y71         FDCE (Setup_fdce_C_D)       -0.043    50.097    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         50.097    
                         arrival time                         -52.509    
  -------------------------------------------------------------------
                         slack                                 -2.412    

Slack (VIOLATED) :        -0.886ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_pll_i rise@46.667ns - clk_cpu_pll rise@45.714ns)
  Data Path Delay:        3.557ns  (logic 0.456ns (12.820%)  route 3.101ns (87.180%))
  Logic Levels:           0  
  Clock Path Skew:        1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 50.445 - 46.667 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 47.424 - 45.714 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                     45.714    45.714 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    45.714 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809    47.524    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    43.602 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    45.620    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    45.716 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.707    47.424    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDCE (Prop_fdce_C_Q)         0.456    47.880 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/Q
                         net (fo=2, routed)           3.101    50.981    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     46.667    46.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    46.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    48.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    44.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    46.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    48.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    48.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    49.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    49.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    50.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    47.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    48.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    48.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.585    50.445    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/C
                         clock pessimism             -0.101    50.344    
                         clock uncertainty           -0.204    50.140    
    SLICE_X78Y71         FDCE (Setup_fdce_C_D)       -0.045    50.095    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         50.095    
                         arrival time                         -50.981    
  -------------------------------------------------------------------
                         slack                                 -0.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.367ns (11.958%)  route 2.702ns (88.042%))
  Logic Levels:           0  
  Clock Path Skew:        2.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.067ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.586     1.589    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDCE (Prop_fdce_C_Q)         0.367     1.956 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/Q
                         net (fo=2, routed)           2.702     4.658    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.705     4.067    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/C
                         clock pessimism              0.101     4.169    
                         clock uncertainty            0.204     4.373    
    SLICE_X78Y71         FDCE (Hold_fdce_C_D)         0.231     4.604    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.604    
                         arrival time                           4.658    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.141ns (6.628%)  route 1.986ns (93.372%))
  Logic Levels:           0  
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.590     0.592    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDCE (Prop_fdce_C_Q)         0.141     0.733 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/Q
                         net (fo=2, routed)           1.986     2.719    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.858     1.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/C
                         clock pessimism              0.056     1.947    
                         clock uncertainty            0.204     2.151    
    SLICE_X78Y71         FDCE (Hold_fdce_C_D)         0.076     2.227    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.492    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_pll
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.096ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.747ns  (logic 0.456ns (9.606%)  route 4.291ns (90.394%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           4.291     6.356    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X33Y123        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.492    23.685    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X33Y123        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism             -0.001    23.684    
                         clock uncertainty           -0.184    23.499    
    SLICE_X33Y123        FDRE (Setup_fdre_C_D)       -0.047    23.452    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         23.452    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                 17.096    

Slack (MET) :             17.255ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.592ns  (logic 0.456ns (9.929%)  route 4.136ns (90.071%))
  Logic Levels:           0  
  Clock Path Skew:        2.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           4.136     6.201    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X32Y119        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.496    23.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y119        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism             -0.001    23.688    
                         clock uncertainty           -0.184    23.503    
    SLICE_X32Y119        FDRE (Setup_fdre_C_D)       -0.047    23.456    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         23.456    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                 17.255    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.434ns  (logic 0.456ns (10.285%)  route 3.978ns (89.715%))
  Logic Levels:           0  
  Clock Path Skew:        2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.608     1.610    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.456     2.066 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           3.978     6.044    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X30Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.495    23.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism             -0.001    23.687    
                         clock uncertainty           -0.184    23.502    
    SLICE_X30Y121        FDRE (Setup_fdre_C_D)       -0.016    23.486    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         23.486    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.514ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.333ns  (logic 0.456ns (10.525%)  route 3.877ns (89.475%))
  Logic Levels:           0  
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           3.877     5.942    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X33Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.495    23.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X33Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism             -0.001    23.687    
                         clock uncertainty           -0.184    23.502    
    SLICE_X33Y121        FDRE (Setup_fdre_C_D)       -0.047    23.455    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         23.455    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 17.514    

Slack (MET) :             17.522ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.323ns  (logic 0.456ns (10.547%)  route 3.867ns (89.453%))
  Logic Levels:           0  
  Clock Path Skew:        2.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.608     1.610    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.456     2.066 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           3.867     5.933    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X31Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.495    23.688    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism             -0.001    23.687    
                         clock uncertainty           -0.184    23.502    
    SLICE_X31Y121        FDRE (Setup_fdre_C_D)       -0.047    23.455    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         23.455    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                 17.522    

Slack (MET) :             17.586ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.261ns  (logic 0.456ns (10.702%)  route 3.805ns (89.298%))
  Logic Levels:           0  
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.608     1.610    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456     2.066 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           3.805     5.871    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X29Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.496    23.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X29Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism             -0.001    23.688    
                         clock uncertainty           -0.184    23.503    
    SLICE_X29Y121        FDRE (Setup_fdre_C_D)       -0.047    23.456    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         23.456    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                 17.586    

Slack (MET) :             17.619ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.255ns  (logic 0.456ns (10.718%)  route 3.799ns (89.282%))
  Logic Levels:           0  
  Clock Path Skew:        2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.608     1.610    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.456     2.066 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           3.799     5.865    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X30Y123        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.492    23.685    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y123        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism             -0.001    23.684    
                         clock uncertainty           -0.184    23.499    
    SLICE_X30Y123        FDRE (Setup_fdre_C_D)       -0.016    23.483    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         23.483    
                         arrival time                          -5.865    
  -------------------------------------------------------------------
                         slack                                 17.619    

Slack (MET) :             17.644ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.202ns  (logic 0.456ns (10.852%)  route 3.746ns (89.148%))
  Logic Levels:           0  
  Clock Path Skew:        2.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.608     1.610    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456     2.066 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           3.746     5.812    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X31Y119        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.496    23.689    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y119        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism             -0.001    23.688    
                         clock uncertainty           -0.184    23.503    
    SLICE_X31Y119        FDRE (Setup_fdre_C_D)       -0.047    23.456    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         23.456    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                 17.644    

Slack (MET) :             17.657ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.184ns  (logic 0.456ns (10.899%)  route 3.728ns (89.101%))
  Logic Levels:           0  
  Clock Path Skew:        2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.607     1.609    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           3.728     5.793    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X32Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.490    23.683    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism             -0.001    23.682    
                         clock uncertainty           -0.184    23.497    
    SLICE_X32Y124        FDRE (Setup_fdre_C_D)       -0.047    23.450    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.450    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 17.657    

Slack (MET) :             17.685ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.159ns  (logic 0.456ns (10.965%)  route 3.703ns (89.035%))
  Logic Levels:           0  
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.608     1.610    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.456     2.066 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           3.703     5.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X32Y122        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    21.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    21.544    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.493    23.686    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y122        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism             -0.001    23.685    
                         clock uncertainty           -0.184    23.500    
    SLICE_X32Y122        FDRE (Setup_fdre_C_D)       -0.047    23.453    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         23.453    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                 17.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.141ns (8.414%)  route 1.535ns (91.586%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.535     2.232    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X32Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.822     1.855    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.000     1.855    
                         clock uncertainty            0.184     2.040    
    SLICE_X32Y124        FDRE (Hold_fdre_C_D)         0.075     2.115    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.141ns (8.469%)  route 1.524ns (91.531%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           1.524     2.222    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X34Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.825     1.859    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X34Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.000     1.859    
                         clock uncertainty            0.184     2.043    
    SLICE_X34Y121        FDRE (Hold_fdre_C_D)         0.060     2.103    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.141ns (8.399%)  route 1.538ns (91.601%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.538     2.235    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X30Y123        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.822     1.856    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y123        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.000     1.856    
                         clock uncertainty            0.184     2.041    
    SLICE_X30Y123        FDRE (Hold_fdre_C_D)         0.060     2.101    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.141ns (8.340%)  route 1.550ns (91.660%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.550     2.247    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X30Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.826     1.859    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X30Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.000     1.859    
                         clock uncertainty            0.184     2.044    
    SLICE_X30Y121        FDRE (Hold_fdre_C_D)         0.060     2.104    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.141ns (8.276%)  route 1.563ns (91.724%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.563     2.260    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X31Y123        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.822     1.856    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y123        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.000     1.856    
                         clock uncertainty            0.184     2.041    
    SLICE_X31Y123        FDRE (Hold_fdre_C_D)         0.075     2.116    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.141ns (8.238%)  route 1.571ns (91.762%))
  Logic Levels:           0  
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.571     2.268    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X32Y122        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.824     1.858    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y122        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.000     1.858    
                         clock uncertainty            0.184     2.043    
    SLICE_X32Y122        FDRE (Hold_fdre_C_D)         0.075     2.118    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.141ns (8.138%)  route 1.592ns (91.862%))
  Logic Levels:           0  
  Clock Path Skew:        1.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.592     2.288    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X33Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.826     1.859    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X33Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.000     1.859    
                         clock uncertainty            0.184     2.044    
    SLICE_X33Y121        FDRE (Hold_fdre_C_D)         0.075     2.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.141ns (8.081%)  route 1.604ns (91.919%))
  Logic Levels:           0  
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.604     2.302    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X29Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.826     1.859    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X29Y121        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.000     1.859    
                         clock uncertainty            0.184     2.044    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.075     2.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.141ns (8.014%)  route 1.618ns (91.986%))
  Logic Levels:           0  
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554     0.556    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X33Y125        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y125        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.618     2.315    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X32Y119        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.827     1.861    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X32Y119        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.000     1.861    
                         clock uncertainty            0.184     2.046    
    SLICE_X32Y119        FDRE (Hold_fdre_C_D)         0.075     2.121    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mem_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_mem_pll rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.141ns (8.003%)  route 1.621ns (91.997%))
  Logic Levels:           0  
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555     0.557    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X29Y124        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.621     2.319    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X31Y119        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.827     1.861    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11]_0
    SLICE_X31Y119        FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.000     1.861    
                         clock uncertainty            0.184     2.046    
    SLICE_X31Y119        FDRE (Hold_fdre_C_D)         0.075     2.121    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_pll_i

Setup :           10  Failing Endpoints,  Worst Slack       -0.301ns,  Total Violation       -2.054ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.301ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pll_i rise@13.333ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.746ns  (logic 0.478ns (27.376%)  route 1.268ns (72.624%))
  Logic Levels:           0  
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 17.114 - 13.333 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 15.311 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708    15.311    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y67         FDRE (Prop_fdre_C_Q)         0.478    15.789 r  u_StatTracker/u_DirectLRU/ram_addr_reg[26]/Q
                         net (fo=3, routed)           1.268    17.057    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[25]
    SLICE_X75Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    16.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    16.247 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    17.046    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    13.796 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    15.435    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.526 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.587    17.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[25]/C
                         clock pessimism              0.000    17.114    
                         clock uncertainty           -0.144    16.970    
    SLICE_X75Y66         FDRE (Setup_fdre_C_D)       -0.214    16.756    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                 -0.301    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pll_i rise@13.333ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.724ns  (logic 0.478ns (27.729%)  route 1.246ns (72.271%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 17.112 - 13.333 ) 
    Source Clock Delay      (SCD):    5.312ns = ( 15.312 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709    15.312    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         FDRE (Prop_fdre_C_Q)         0.478    15.790 r  u_StatTracker/u_DirectLRU/ram_addr_reg[23]/Q
                         net (fo=3, routed)           1.246    17.036    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[22]
    SLICE_X73Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    16.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    16.247 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    17.046    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    13.796 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    15.435    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.526 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.585    17.112    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X73Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[22]/C
                         clock pessimism              0.000    17.112    
                         clock uncertainty           -0.144    16.968    
    SLICE_X73Y66         FDRE (Setup_fdre_C_D)       -0.215    16.753    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         16.753    
                         arrival time                         -17.036    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pll_i rise@13.333ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.623ns  (logic 0.419ns (25.814%)  route 1.204ns (74.186%))
  Logic Levels:           0  
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 17.117 - 13.333 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 15.314 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.711    15.314    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.419    15.733 r  u_StatTracker/u_DirectLRU/ram_addr_reg[19]/Q
                         net (fo=3, routed)           1.204    16.937    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[18]
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    16.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    16.247 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    17.046    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    13.796 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    15.435    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.526 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.590    17.117    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[18]/C
                         clock pessimism              0.000    17.117    
                         clock uncertainty           -0.144    16.973    
    SLICE_X75Y62         FDRE (Setup_fdre_C_D)       -0.267    16.706    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[18]
  -------------------------------------------------------------------
                         required time                         16.706    
                         arrival time                         -16.937    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pll_i rise@13.333ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.696ns  (logic 0.419ns (24.709%)  route 1.277ns (75.291%))
  Logic Levels:           0  
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 17.117 - 13.333 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 15.316 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713    15.316    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.419    15.735 r  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/Q
                         net (fo=4, routed)           1.277    17.011    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[16]
    SLICE_X76Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    16.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    16.247 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    17.046    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    13.796 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    15.435    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.526 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.590    17.117    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X76Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[16]/C
                         clock pessimism              0.000    17.117    
                         clock uncertainty           -0.144    16.973    
    SLICE_X76Y62         FDRE (Setup_fdre_C_D)       -0.189    16.784    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         16.784    
                         arrival time                         -17.011    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.208ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pll_i rise@13.333ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.808ns  (logic 0.518ns (28.646%)  route 1.290ns (71.354%))
  Logic Levels:           0  
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 17.117 - 13.333 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 15.311 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708    15.311    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y67         FDRE (Prop_fdre_C_Q)         0.518    15.829 r  u_StatTracker/u_DirectLRU/ram_addr_reg[25]/Q
                         net (fo=3, routed)           1.290    17.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[24]
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    16.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    16.247 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    17.046    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    13.796 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    15.435    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.526 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.590    17.117    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[24]/C
                         clock pessimism              0.000    17.117    
                         clock uncertainty           -0.144    16.973    
    SLICE_X75Y62         FDRE (Setup_fdre_C_D)       -0.062    16.911    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[24]
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                         -17.119    
  -------------------------------------------------------------------
                         slack                                 -0.208    

Slack (VIOLATED) :        -0.207ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pll_i rise@13.333ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.802ns  (logic 0.456ns (25.304%)  route 1.346ns (74.696%))
  Logic Levels:           0  
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 17.119 - 13.333 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 15.313 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710    15.313    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y65         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y65         FDRE (Prop_fdre_C_Q)         0.456    15.769 r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/Q
                         net (fo=2, routed)           1.346    17.115    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[15]
    SLICE_X77Y60         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    16.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    16.247 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    17.046    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    13.796 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    15.435    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.526 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.592    17.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X77Y60         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[15]/C
                         clock pessimism              0.000    17.119    
                         clock uncertainty           -0.144    16.975    
    SLICE_X77Y60         FDRE (Setup_fdre_C_D)       -0.067    16.908    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         16.908    
                         arrival time                         -17.115    
  -------------------------------------------------------------------
                         slack                                 -0.207    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pll_i rise@13.333ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.639%)  route 1.291ns (71.361%))
  Logic Levels:           0  
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 17.117 - 13.333 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 15.311 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708    15.311    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y67         FDRE (Prop_fdre_C_Q)         0.518    15.829 r  u_StatTracker/u_DirectLRU/ram_addr_reg[24]/Q
                         net (fo=3, routed)           1.291    17.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[23]
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    16.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    16.247 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    17.046    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    13.796 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    15.435    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.526 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.590    17.117    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[23]/C
                         clock pessimism              0.000    17.117    
                         clock uncertainty           -0.144    16.973    
    SLICE_X75Y62         FDRE (Setup_fdre_C_D)       -0.047    16.926    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         16.926    
                         arrival time                         -17.119    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pll_i rise@13.333ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.788ns  (logic 0.456ns (25.503%)  route 1.332ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 17.112 - 13.333 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 15.314 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.711    15.314    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.456    15.770 r  u_StatTracker/u_DirectLRU/ram_addr_reg[18]/Q
                         net (fo=3, routed)           1.332    17.102    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[17]
    SLICE_X72Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    16.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    16.247 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    17.046    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    13.796 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    15.435    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.526 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.585    17.112    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X72Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[17]/C
                         clock pessimism              0.000    17.112    
                         clock uncertainty           -0.144    16.968    
    SLICE_X72Y66         FDRE (Setup_fdre_C_D)       -0.047    16.921    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         16.921    
                         arrival time                         -17.102    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.175ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pll_i rise@13.333ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.616ns  (logic 0.478ns (29.577%)  route 1.138ns (70.423%))
  Logic Levels:           0  
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.780ns = ( 17.114 - 13.333 ) 
    Source Clock Delay      (SCD):    5.312ns = ( 15.312 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709    15.312    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         FDRE (Prop_fdre_C_Q)         0.478    15.790 r  u_StatTracker/u_DirectLRU/ram_addr_reg[22]/Q
                         net (fo=3, routed)           1.138    16.928    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[21]
    SLICE_X75Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    16.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    16.247 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    17.046    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    13.796 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    15.435    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.526 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.587    17.114    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[21]/C
                         clock pessimism              0.000    17.114    
                         clock uncertainty           -0.144    16.970    
    SLICE_X75Y66         FDRE (Setup_fdre_C_D)       -0.217    16.753    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         16.753    
                         arrival time                         -16.928    
  -------------------------------------------------------------------
                         slack                                 -0.175    

Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_pll_i rise@13.333ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.616ns  (logic 0.518ns (32.062%)  route 1.098ns (67.938%))
  Logic Levels:           0  
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 17.117 - 13.333 ) 
    Source Clock Delay      (SCD):    5.312ns = ( 15.312 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709    15.312    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         FDRE (Prop_fdre_C_Q)         0.518    15.830 r  u_StatTracker/u_DirectLRU/ram_addr_reg[20]/Q
                         net (fo=3, routed)           1.098    16.927    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[19]
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     13.333    13.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.333 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    15.016    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.322 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    13.245    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.336 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541    14.878    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.961 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    16.166    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    16.247 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    17.046    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    13.796 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    15.435    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.526 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.590    17.117    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[19]/C
                         clock pessimism              0.000    17.117    
                         clock uncertainty           -0.144    16.973    
    SLICE_X75Y62         FDRE (Setup_fdre_C_D)       -0.093    16.880    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         16.880    
                         arrival time                         -16.927    
  -------------------------------------------------------------------
                         slack                                 -0.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.214%)  route 0.513ns (75.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y67         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  u_StatTracker/u_DirectLRU/ram_addr_reg[25]/Q
                         net (fo=3, routed)           0.513     2.188    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[24]
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.864     1.898    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[24]/C
                         clock pessimism              0.000     1.898    
                         clock uncertainty            0.144     2.041    
    SLICE_X75Y62         FDRE (Hold_fdre_C_D)         0.071     2.112    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.148ns (23.763%)  route 0.475ns (76.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.511    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         FDRE (Prop_fdre_C_Q)         0.148     1.659 r  u_StatTracker/u_DirectLRU/ram_addr_reg[23]/Q
                         net (fo=3, routed)           0.475     2.134    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[22]
    SLICE_X73Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.858     1.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X73Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[22]/C
                         clock pessimism              0.000     1.892    
                         clock uncertainty            0.144     2.035    
    SLICE_X73Y66         FDRE (Hold_fdre_C_D)         0.023     2.058    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.148ns (23.378%)  route 0.485ns (76.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y67         FDRE (Prop_fdre_C_Q)         0.148     1.658 r  u_StatTracker/u_DirectLRU/ram_addr_reg[26]/Q
                         net (fo=3, routed)           0.485     2.143    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[25]
    SLICE_X75Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.861     1.895    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[25]/C
                         clock pessimism              0.000     1.895    
                         clock uncertainty            0.144     2.038    
    SLICE_X75Y66         FDRE (Hold_fdre_C_D)         0.023     2.061    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.977%)  route 0.520ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.511    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  u_StatTracker/u_DirectLRU/ram_addr_reg[21]/Q
                         net (fo=3, routed)           0.520     2.195    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[20]
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.864     1.898    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[20]/C
                         clock pessimism              0.000     1.898    
                         clock uncertainty            0.144     2.041    
    SLICE_X75Y62         FDRE (Hold_fdre_C_D)         0.070     2.111    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.128ns (20.588%)  route 0.494ns (79.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y62         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/Q
                         net (fo=4, routed)           0.494     2.135    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[16]
    SLICE_X76Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.864     1.898    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X76Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[16]/C
                         clock pessimism              0.000     1.898    
                         clock uncertainty            0.144     2.041    
    SLICE_X76Y62         FDRE (Hold_fdre_C_D)         0.007     2.048    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.493%)  route 0.547ns (79.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.511    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y62         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_StatTracker/u_DirectLRU/ram_addr_reg[18]/Q
                         net (fo=3, routed)           0.547     2.199    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[17]
    SLICE_X72Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.858     1.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X72Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[17]/C
                         clock pessimism              0.000     1.892    
                         clock uncertainty            0.144     2.035    
    SLICE_X72Y66         FDRE (Hold_fdre_C_D)         0.075     2.110    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.164ns (23.884%)  route 0.523ns (76.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.511    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  u_StatTracker/u_DirectLRU/ram_addr_reg[20]/Q
                         net (fo=3, routed)           0.523     2.198    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[19]
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.864     1.898    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[19]/C
                         clock pessimism              0.000     1.898    
                         clock uncertainty            0.144     2.041    
    SLICE_X75Y62         FDRE (Hold_fdre_C_D)         0.047     2.088    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.148ns (21.140%)  route 0.552ns (78.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.511    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y66         FDRE (Prop_fdre_C_Q)         0.148     1.659 r  u_StatTracker/u_DirectLRU/ram_addr_reg[22]/Q
                         net (fo=3, routed)           0.552     2.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[21]
    SLICE_X75Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.861     1.895    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[21]/C
                         clock pessimism              0.000     1.895    
                         clock uncertainty            0.144     2.038    
    SLICE_X75Y66         FDRE (Hold_fdre_C_D)         0.024     2.062    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.164ns (21.559%)  route 0.597ns (78.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y67         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  u_StatTracker/u_DirectLRU/ram_addr_reg[24]/Q
                         net (fo=3, routed)           0.597     2.271    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[23]
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.864     1.898    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X75Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[23]/C
                         clock pessimism              0.000     1.898    
                         clock uncertainty            0.144     2.041    
    SLICE_X75Y62         FDRE (Hold_fdre_C_D)         0.075     2.116    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/ram_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.141ns (18.168%)  route 0.635ns (81.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.512    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y65         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y65         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/Q
                         net (fo=2, routed)           0.635     2.288    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr[15]
    SLICE_X77Y60         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.866     1.900    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/CLK
    SLICE_X77Y60         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[15]/C
                         clock pessimism              0.000     1.900    
                         clock uncertainty            0.144     2.043    
    SLICE_X77Y60         FDRE (Hold_fdre_C_D)         0.070     2.113    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r1_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_pll
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack       -3.150ns,  Total Violation      -30.828ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.150ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (sys_clk_pin rise@290.000ns - clk_cpu_pll rise@289.524ns)
  Data Path Delay:        6.839ns  (logic 0.963ns (14.081%)  route 5.876ns (85.919%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 295.012 - 290.000 ) 
    Source Clock Delay      (SCD):    1.703ns = ( 291.227 - 289.524 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                    289.524   289.524 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   289.524 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809   291.333    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   287.411 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   289.430    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   289.526 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.701   291.227    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.419   291.646 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/Q
                         net (fo=7, routed)           2.979   294.625    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[2]
    SLICE_X81Y70         LUT2 (Prop_lut2_I1_O)        0.296   294.921 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/FSM_sequential_lru_state[2]_i_3/O
                         net (fo=4, routed)           1.036   295.957    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/FSM_sequential_lru_state_reg[2]
    SLICE_X78Y70         LUT6 (Prop_lut6_I3_O)        0.124   296.081 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/FSM_sequential_lru_state[0]_i_2/O
                         net (fo=1, routed)           1.861   297.942    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/FSM_sequential_lru_state_reg[0]
    SLICE_X78Y70         LUT6 (Prop_lut6_I3_O)        0.124   298.066 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/FSM_sequential_lru_state[0]_i_1/O
                         net (fo=1, routed)           0.000   298.066    u_StatTracker/u_DirectLRU/next_state__0[0]
    SLICE_X78Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    290.000   290.000 r  
    E3                                                0.000   290.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   290.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   291.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   293.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   293.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589   295.012    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X78Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/C
                         clock pessimism              0.000   295.012    
                         clock uncertainty           -0.172   294.839    
    SLICE_X78Y70         FDRE (Setup_fdre_C_D)        0.077   294.916    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]
  -------------------------------------------------------------------
                         required time                        294.916    
                         arrival time                        -298.066    
  -------------------------------------------------------------------
                         slack                                 -3.150    

Slack (VIOLATED) :        -2.041ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (sys_clk_pin rise@290.000ns - clk_cpu_pll rise@289.524ns)
  Data Path Delay:        5.726ns  (logic 0.704ns (12.296%)  route 5.022ns (87.704%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 295.012 - 290.000 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 291.233 - 289.524 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                    289.524   289.524 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   289.524 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809   291.333    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   287.411 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   289.430    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   289.526 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.707   291.233    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y69         FDCE (Prop_fdce_C_Q)         0.456   291.689 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/Q
                         net (fo=5, routed)           3.361   295.050    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/ram_ready
    SLICE_X78Y69         LUT4 (Prop_lut4_I3_O)        0.124   295.174 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/FSM_sequential_lru_state[2]_i_2/O
                         net (fo=1, routed)           1.661   296.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/FSM_sequential_lru_state[2]_i_2_n_0
    SLICE_X78Y70         LUT6 (Prop_lut6_I0_O)        0.124   296.959 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/FSM_sequential_lru_state[2]_i_1/O
                         net (fo=1, routed)           0.000   296.959    u_StatTracker/u_DirectLRU/next_state__0[2]
    SLICE_X78Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    290.000   290.000 r  
    E3                                                0.000   290.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   290.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   291.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   293.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   293.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589   295.012    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X78Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]/C
                         clock pessimism              0.000   295.012    
                         clock uncertainty           -0.172   294.839    
    SLICE_X78Y70         FDRE (Setup_fdre_C_D)        0.079   294.918    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[2]
  -------------------------------------------------------------------
                         required time                        294.918    
                         arrival time                        -296.959    
  -------------------------------------------------------------------
                         slack                                 -2.041    

Slack (VIOLATED) :        -1.894ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.476ns  (sys_clk_pin rise@290.000ns - clk_cpu_pll rise@289.524ns)
  Data Path Delay:        5.587ns  (logic 0.839ns (15.018%)  route 4.748ns (84.982%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        3.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 295.012 - 290.000 ) 
    Source Clock Delay      (SCD):    1.703ns = ( 291.227 - 289.524 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                    289.524   289.524 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   289.524 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809   291.333    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922   287.411 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018   289.430    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   289.526 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.701   291.227    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.419   291.646 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/Q
                         net (fo=7, routed)           2.979   294.625    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[2]
    SLICE_X81Y70         LUT2 (Prop_lut2_I1_O)        0.296   294.921 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/FSM_sequential_lru_state[2]_i_3/O
                         net (fo=4, routed)           1.769   296.690    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]_0
    SLICE_X78Y70         LUT6 (Prop_lut6_I5_O)        0.124   296.814 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/FSM_sequential_lru_state[1]_i_1/O
                         net (fo=1, routed)           0.000   296.814    u_StatTracker/u_DirectLRU/next_state__0[1]
    SLICE_X78Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    290.000   290.000 r  
    E3                                                0.000   290.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   290.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   291.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920   293.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   293.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589   295.012    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X78Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[1]/C
                         clock pessimism              0.000   295.012    
                         clock uncertainty           -0.172   294.839    
    SLICE_X78Y70         FDRE (Setup_fdre_C_D)        0.081   294.920    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[1]
  -------------------------------------------------------------------
                         required time                        294.920    
                         arrival time                        -296.814    
  -------------------------------------------------------------------
                         slack                                 -1.894    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.476ns  (sys_clk_pin rise@290.000ns - clk_cpu_pll rise@289.524ns)
  Data Path Delay:        2.439ns  (logic 0.340ns (13.940%)  route 2.099ns (86.060%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 291.515 - 290.000 ) 
    Source Clock Delay      (SCD):    0.858ns = ( 290.381 - 289.524 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                    289.524   289.524 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   289.524 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898   290.421    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   288.797 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   289.497    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   289.526 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.856   290.381    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.160   290.541 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           0.727   291.269    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.124   291.393 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.458   291.851    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.056   291.907 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.914   292.820    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    290.000   290.000 r  
    E3                                                0.000   290.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   290.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   290.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644   290.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   290.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596   291.515    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/C
                         clock pessimism              0.000   291.515    
                         clock uncertainty           -0.172   291.343    
    SLICE_X80Y67         FDRE (Setup_fdre_C_CE)      -0.039   291.304    u_StatTracker/u_DirectLRU/evictionTotal_reg[0]
  -------------------------------------------------------------------
                         required time                        291.304    
                         arrival time                        -292.820    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.476ns  (sys_clk_pin rise@290.000ns - clk_cpu_pll rise@289.524ns)
  Data Path Delay:        2.439ns  (logic 0.340ns (13.940%)  route 2.099ns (86.060%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 291.515 - 290.000 ) 
    Source Clock Delay      (SCD):    0.858ns = ( 290.381 - 289.524 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                    289.524   289.524 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   289.524 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898   290.421    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   288.797 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   289.497    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   289.526 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.856   290.381    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.160   290.541 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           0.727   291.269    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.124   291.393 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.458   291.851    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.056   291.907 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.914   292.820    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    290.000   290.000 r  
    E3                                                0.000   290.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   290.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   290.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644   290.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   290.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596   291.515    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[1]/C
                         clock pessimism              0.000   291.515    
                         clock uncertainty           -0.172   291.343    
    SLICE_X80Y67         FDRE (Setup_fdre_C_CE)      -0.039   291.304    u_StatTracker/u_DirectLRU/evictionTotal_reg[1]
  -------------------------------------------------------------------
                         required time                        291.304    
                         arrival time                        -292.820    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.476ns  (sys_clk_pin rise@290.000ns - clk_cpu_pll rise@289.524ns)
  Data Path Delay:        2.439ns  (logic 0.340ns (13.940%)  route 2.099ns (86.060%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 291.515 - 290.000 ) 
    Source Clock Delay      (SCD):    0.858ns = ( 290.381 - 289.524 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                    289.524   289.524 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   289.524 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898   290.421    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   288.797 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   289.497    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   289.526 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.856   290.381    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.160   290.541 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           0.727   291.269    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.124   291.393 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.458   291.851    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.056   291.907 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.914   292.820    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    290.000   290.000 r  
    E3                                                0.000   290.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   290.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   290.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644   290.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   290.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596   291.515    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[2]/C
                         clock pessimism              0.000   291.515    
                         clock uncertainty           -0.172   291.343    
    SLICE_X80Y67         FDRE (Setup_fdre_C_CE)      -0.039   291.304    u_StatTracker/u_DirectLRU/evictionTotal_reg[2]
  -------------------------------------------------------------------
                         required time                        291.304    
                         arrival time                        -292.820    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.476ns  (sys_clk_pin rise@290.000ns - clk_cpu_pll rise@289.524ns)
  Data Path Delay:        2.439ns  (logic 0.340ns (13.940%)  route 2.099ns (86.060%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 291.515 - 290.000 ) 
    Source Clock Delay      (SCD):    0.858ns = ( 290.381 - 289.524 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                    289.524   289.524 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   289.524 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898   290.421    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   288.797 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   289.497    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   289.526 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.856   290.381    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.160   290.541 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           0.727   291.269    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.124   291.393 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.458   291.851    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.056   291.907 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.914   292.820    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    290.000   290.000 r  
    E3                                                0.000   290.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   290.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   290.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644   290.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   290.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.596   291.515    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[3]/C
                         clock pessimism              0.000   291.515    
                         clock uncertainty           -0.172   291.343    
    SLICE_X80Y67         FDRE (Setup_fdre_C_CE)      -0.039   291.304    u_StatTracker/u_DirectLRU/evictionTotal_reg[3]
  -------------------------------------------------------------------
                         required time                        291.304    
                         arrival time                        -292.820    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.511ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.476ns  (sys_clk_pin rise@290.000ns - clk_cpu_pll rise@289.524ns)
  Data Path Delay:        2.433ns  (logic 0.340ns (13.976%)  route 2.093ns (86.024%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 291.514 - 290.000 ) 
    Source Clock Delay      (SCD):    0.858ns = ( 290.381 - 289.524 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                    289.524   289.524 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   289.524 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898   290.421    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   288.797 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   289.497    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   289.526 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.856   290.381    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.160   290.541 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           0.727   291.269    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.124   291.393 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.458   291.851    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.056   291.907 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.907   292.814    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    290.000   290.000 r  
    E3                                                0.000   290.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   290.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   290.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644   290.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   290.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595   291.514    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[4]/C
                         clock pessimism              0.000   291.514    
                         clock uncertainty           -0.172   291.342    
    SLICE_X80Y68         FDRE (Setup_fdre_C_CE)      -0.039   291.303    u_StatTracker/u_DirectLRU/evictionTotal_reg[4]
  -------------------------------------------------------------------
                         required time                        291.303    
                         arrival time                        -292.814    
  -------------------------------------------------------------------
                         slack                                 -1.511    

Slack (VIOLATED) :        -1.511ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.476ns  (sys_clk_pin rise@290.000ns - clk_cpu_pll rise@289.524ns)
  Data Path Delay:        2.433ns  (logic 0.340ns (13.976%)  route 2.093ns (86.024%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 291.514 - 290.000 ) 
    Source Clock Delay      (SCD):    0.858ns = ( 290.381 - 289.524 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                    289.524   289.524 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   289.524 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898   290.421    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   288.797 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   289.497    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   289.526 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.856   290.381    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.160   290.541 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           0.727   291.269    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.124   291.393 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.458   291.851    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.056   291.907 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.907   292.814    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    290.000   290.000 r  
    E3                                                0.000   290.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   290.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   290.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644   290.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   290.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595   291.514    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[5]/C
                         clock pessimism              0.000   291.514    
                         clock uncertainty           -0.172   291.342    
    SLICE_X80Y68         FDRE (Setup_fdre_C_CE)      -0.039   291.303    u_StatTracker/u_DirectLRU/evictionTotal_reg[5]
  -------------------------------------------------------------------
                         required time                        291.303    
                         arrival time                        -292.814    
  -------------------------------------------------------------------
                         slack                                 -1.511    

Slack (VIOLATED) :        -1.511ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.476ns  (sys_clk_pin rise@290.000ns - clk_cpu_pll rise@289.524ns)
  Data Path Delay:        2.433ns  (logic 0.340ns (13.976%)  route 2.093ns (86.024%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 291.514 - 290.000 ) 
    Source Clock Delay      (SCD):    0.858ns = ( 290.381 - 289.524 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                    289.524   289.524 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   289.524 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898   290.421    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625   288.797 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700   289.497    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   289.526 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.856   290.381    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.160   290.541 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           0.727   291.269    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.124   291.393 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.458   291.851    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.056   291.907 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.907   292.814    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    290.000   290.000 r  
    E3                                                0.000   290.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000   290.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   290.250 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644   290.894    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   290.920 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595   291.514    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/C
                         clock pessimism              0.000   291.514    
                         clock uncertainty           -0.172   291.342    
    SLICE_X80Y68         FDRE (Setup_fdre_C_CE)      -0.039   291.303    u_StatTracker/u_DirectLRU/evictionTotal_reg[6]
  -------------------------------------------------------------------
                         required time                        291.303    
                         arrival time                        -292.814    
  -------------------------------------------------------------------
                         slack                                 -1.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.678ns (16.931%)  route 3.326ns (83.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582     1.585    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.337     1.922 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           1.196     3.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.241     3.360 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.747     4.107    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.100     4.207 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.383     5.590    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.315    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.172     5.487    
    SLICE_X80Y69         FDRE (Hold_fdre_C_CE)        0.001     5.488    u_StatTracker/u_DirectLRU/evictionTotal_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.488    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.678ns (16.931%)  route 3.326ns (83.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582     1.585    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.337     1.922 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           1.196     3.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.241     3.360 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.747     4.107    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.100     4.207 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.383     5.590    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.315    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.172     5.487    
    SLICE_X80Y69         FDRE (Hold_fdre_C_CE)        0.001     5.488    u_StatTracker/u_DirectLRU/evictionTotal_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.488    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.678ns (16.931%)  route 3.326ns (83.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582     1.585    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.337     1.922 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           1.196     3.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.241     3.360 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.747     4.107    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.100     4.207 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.383     5.590    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.315    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[8]/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.172     5.487    
    SLICE_X80Y69         FDRE (Hold_fdre_C_CE)        0.001     5.488    u_StatTracker/u_DirectLRU/evictionTotal_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.488    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.678ns (16.931%)  route 3.326ns (83.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582     1.585    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.337     1.922 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           1.196     3.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.241     3.360 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.747     4.107    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.100     4.207 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.383     5.590    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.712     5.315    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[9]/C
                         clock pessimism              0.000     5.315    
                         clock uncertainty            0.172     5.487    
    SLICE_X80Y69         FDRE (Hold_fdre_C_CE)        0.001     5.488    u_StatTracker/u_DirectLRU/evictionTotal_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.488    
                         arrival time                           5.590    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.678ns (16.913%)  route 3.331ns (83.087%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582     1.585    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.337     1.922 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           1.196     3.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.241     3.360 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.747     4.107    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.100     4.207 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.387     5.594    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[4]/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.172     5.488    
    SLICE_X80Y68         FDRE (Hold_fdre_C_CE)        0.001     5.489    u_StatTracker/u_DirectLRU/evictionTotal_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.489    
                         arrival time                           5.594    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.678ns (16.913%)  route 3.331ns (83.087%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582     1.585    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.337     1.922 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           1.196     3.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.241     3.360 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.747     4.107    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.100     4.207 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.387     5.594    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[5]/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.172     5.488    
    SLICE_X80Y68         FDRE (Hold_fdre_C_CE)        0.001     5.489    u_StatTracker/u_DirectLRU/evictionTotal_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.489    
                         arrival time                           5.594    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.678ns (16.913%)  route 3.331ns (83.087%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582     1.585    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.337     1.922 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           1.196     3.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.241     3.360 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.747     4.107    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.100     4.207 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.387     5.594    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[6]/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.172     5.488    
    SLICE_X80Y68         FDRE (Hold_fdre_C_CE)        0.001     5.489    u_StatTracker/u_DirectLRU/evictionTotal_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.489    
                         arrival time                           5.594    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.678ns (16.913%)  route 3.331ns (83.087%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582     1.585    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.337     1.922 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           1.196     3.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.241     3.360 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.747     4.107    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.100     4.207 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.387     5.594    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.316    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[7]/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.172     5.488    
    SLICE_X80Y68         FDRE (Hold_fdre_C_CE)        0.001     5.489    u_StatTracker/u_DirectLRU/evictionTotal_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.489    
                         arrival time                           5.594    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.678ns (16.900%)  route 3.334ns (83.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582     1.585    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.337     1.922 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           1.196     3.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.241     3.360 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.747     4.107    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.100     4.207 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.391     5.597    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/C
                         clock pessimism              0.000     5.318    
                         clock uncertainty            0.172     5.490    
    SLICE_X80Y67         FDRE (Hold_fdre_C_CE)        0.001     5.491    u_StatTracker/u_DirectLRU/evictionTotal_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                           5.597    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.678ns (16.900%)  route 3.334ns (83.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582     1.585    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y71         FDCE (Prop_fdce_C_Q)         0.337     1.922 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/Q
                         net (fo=8, routed)           1.196     3.119    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync[1]
    SLICE_X81Y69         LUT4 (Prop_lut4_I1_O)        0.241     3.360 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3/O
                         net (fo=1, routed)           0.747     4.107    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_3_n_0
    SLICE_X81Y69         LUT5 (Prop_lut5_I4_O)        0.100     4.207 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.391     5.597    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.715     5.318    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[1]/C
                         clock pessimism              0.000     5.318    
                         clock uncertainty            0.172     5.490    
    SLICE_X80Y67         FDRE (Hold_fdre_C_CE)        0.001     5.491    u_StatTracker/u_DirectLRU/evictionTotal_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.491    
                         arrival time                           5.597    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -0.575ns,  Total Violation       -8.449ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@6.667ns)
  Data Path Delay:        4.534ns  (logic 1.616ns (35.641%)  route 2.918ns (64.359%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 10.743 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     8.476    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     4.554 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.573    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     8.333    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.421 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     9.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     9.829 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    10.670    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     7.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     8.933    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.029 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.714    10.743    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.456    11.199 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/Q
                         net (fo=1, routed)           0.796    11.995    u_IO_Management/u_SD_Data_Decoder/Q[3]
    SLICE_X81Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.119 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_3/O
                         net (fo=1, routed)           0.000    12.119    u_StatTracker/u_DirectLRU/S[1]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.669 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.669    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.826 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483    13.309    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329    13.638 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.639    15.277    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.144    14.871    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.702    u_StatTracker/u_DirectLRU/evictionTotal_reg[12]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -15.277    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@6.667ns)
  Data Path Delay:        4.534ns  (logic 1.616ns (35.641%)  route 2.918ns (64.359%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 10.743 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     8.476    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     4.554 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.573    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     8.333    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.421 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     9.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     9.829 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    10.670    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     7.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     8.933    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.029 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.714    10.743    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.456    11.199 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/Q
                         net (fo=1, routed)           0.796    11.995    u_IO_Management/u_SD_Data_Decoder/Q[3]
    SLICE_X81Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.119 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_3/O
                         net (fo=1, routed)           0.000    12.119    u_StatTracker/u_DirectLRU/S[1]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.669 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.669    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.826 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483    13.309    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329    13.638 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.639    15.277    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.144    14.871    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.702    u_StatTracker/u_DirectLRU/evictionTotal_reg[13]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -15.277    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@6.667ns)
  Data Path Delay:        4.534ns  (logic 1.616ns (35.641%)  route 2.918ns (64.359%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 10.743 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     8.476    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     4.554 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.573    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     8.333    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.421 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     9.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     9.829 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    10.670    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     7.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     8.933    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.029 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.714    10.743    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.456    11.199 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/Q
                         net (fo=1, routed)           0.796    11.995    u_IO_Management/u_SD_Data_Decoder/Q[3]
    SLICE_X81Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.119 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_3/O
                         net (fo=1, routed)           0.000    12.119    u_StatTracker/u_DirectLRU/S[1]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.669 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.669    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.826 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483    13.309    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329    13.638 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.639    15.277    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.144    14.871    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.702    u_StatTracker/u_DirectLRU/evictionTotal_reg[14]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -15.277    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@6.667ns)
  Data Path Delay:        4.534ns  (logic 1.616ns (35.641%)  route 2.918ns (64.359%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 10.743 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     8.476    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     4.554 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.573    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     8.333    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.421 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     9.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     9.829 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    10.670    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     7.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     8.933    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.029 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.714    10.743    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.456    11.199 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/Q
                         net (fo=1, routed)           0.796    11.995    u_IO_Management/u_SD_Data_Decoder/Q[3]
    SLICE_X81Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.119 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_3/O
                         net (fo=1, routed)           0.000    12.119    u_StatTracker/u_DirectLRU/S[1]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.669 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.669    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.826 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483    13.309    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329    13.638 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.639    15.277    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[15]/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.144    14.871    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.702    u_StatTracker/u_DirectLRU/evictionTotal_reg[15]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -15.277    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.514ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@6.667ns)
  Data Path Delay:        4.472ns  (logic 1.616ns (36.133%)  route 2.856ns (63.867%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 10.743 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     8.476    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     4.554 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.573    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     8.333    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.421 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     9.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     9.829 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    10.670    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     7.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     8.933    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.029 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.714    10.743    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.456    11.199 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/Q
                         net (fo=1, routed)           0.796    11.995    u_IO_Management/u_SD_Data_Decoder/Q[3]
    SLICE_X81Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.119 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_3/O
                         net (fo=1, routed)           0.000    12.119    u_StatTracker/u_DirectLRU/S[1]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.669 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.669    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.826 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483    13.309    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329    13.638 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.577    15.215    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.144    14.871    
    SLICE_X80Y69         FDRE (Setup_fdre_C_CE)      -0.169    14.702    u_StatTracker/u_DirectLRU/evictionTotal_reg[10]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -15.215    
  -------------------------------------------------------------------
                         slack                                 -0.514    

Slack (VIOLATED) :        -0.514ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@6.667ns)
  Data Path Delay:        4.472ns  (logic 1.616ns (36.133%)  route 2.856ns (63.867%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 10.743 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     8.476    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     4.554 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.573    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     8.333    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.421 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     9.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     9.829 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    10.670    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     7.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     8.933    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.029 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.714    10.743    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.456    11.199 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/Q
                         net (fo=1, routed)           0.796    11.995    u_IO_Management/u_SD_Data_Decoder/Q[3]
    SLICE_X81Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.119 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_3/O
                         net (fo=1, routed)           0.000    12.119    u_StatTracker/u_DirectLRU/S[1]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.669 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.669    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.826 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483    13.309    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329    13.638 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.577    15.215    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.144    14.871    
    SLICE_X80Y69         FDRE (Setup_fdre_C_CE)      -0.169    14.702    u_StatTracker/u_DirectLRU/evictionTotal_reg[11]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -15.215    
  -------------------------------------------------------------------
                         slack                                 -0.514    

Slack (VIOLATED) :        -0.514ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@6.667ns)
  Data Path Delay:        4.472ns  (logic 1.616ns (36.133%)  route 2.856ns (63.867%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 10.743 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     8.476    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     4.554 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.573    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     8.333    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.421 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     9.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     9.829 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    10.670    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     7.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     8.933    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.029 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.714    10.743    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.456    11.199 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/Q
                         net (fo=1, routed)           0.796    11.995    u_IO_Management/u_SD_Data_Decoder/Q[3]
    SLICE_X81Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.119 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_3/O
                         net (fo=1, routed)           0.000    12.119    u_StatTracker/u_DirectLRU/S[1]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.669 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.669    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.826 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483    13.309    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329    13.638 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.577    15.215    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[8]/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.144    14.871    
    SLICE_X80Y69         FDRE (Setup_fdre_C_CE)      -0.169    14.702    u_StatTracker/u_DirectLRU/evictionTotal_reg[8]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -15.215    
  -------------------------------------------------------------------
                         slack                                 -0.514    

Slack (VIOLATED) :        -0.514ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@6.667ns)
  Data Path Delay:        4.472ns  (logic 1.616ns (36.133%)  route 2.856ns (63.867%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 10.743 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     8.476    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     4.554 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.573    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     8.333    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.421 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     9.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     9.829 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    10.670    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     7.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     8.933    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.029 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.714    10.743    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.456    11.199 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/Q
                         net (fo=1, routed)           0.796    11.995    u_IO_Management/u_SD_Data_Decoder/Q[3]
    SLICE_X81Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.119 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_3/O
                         net (fo=1, routed)           0.000    12.119    u_StatTracker/u_DirectLRU/S[1]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.669 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.669    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.826 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483    13.309    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329    13.638 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.577    15.215    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[9]/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.144    14.871    
    SLICE_X80Y69         FDRE (Setup_fdre_C_CE)      -0.169    14.702    u_StatTracker/u_DirectLRU/evictionTotal_reg[9]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -15.215    
  -------------------------------------------------------------------
                         slack                                 -0.514    

Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@6.667ns)
  Data Path Delay:        4.474ns  (logic 1.616ns (36.120%)  route 2.858ns (63.880%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 10.743 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     8.476    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     4.554 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.573    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     8.333    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.421 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     9.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     9.829 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    10.670    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     7.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     8.933    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.029 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.714    10.743    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.456    11.199 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/Q
                         net (fo=1, routed)           0.796    11.995    u_IO_Management/u_SD_Data_Decoder/Q[3]
    SLICE_X81Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.119 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_3/O
                         net (fo=1, routed)           0.000    12.119    u_StatTracker/u_DirectLRU/S[1]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.669 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.669    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.826 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483    13.309    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329    13.638 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.579    15.217    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[0]/C
                         clock pessimism              0.000    15.018    
                         clock uncertainty           -0.144    14.874    
    SLICE_X80Y67         FDRE (Setup_fdre_C_CE)      -0.169    14.705    u_StatTracker/u_DirectLRU/evictionTotal_reg[0]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.512ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_pll_i rise@6.667ns)
  Data Path Delay:        4.474ns  (logic 1.616ns (36.120%)  route 2.858ns (63.880%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    4.076ns = ( 10.743 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     8.476    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     4.554 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     6.573    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.669 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     8.333    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     8.421 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     9.702    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     9.829 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841    10.670    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     7.213 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     8.933    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.029 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.714    10.743    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.456    11.199 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[48]/Q
                         net (fo=1, routed)           0.796    11.995    u_IO_Management/u_SD_Data_Decoder/Q[3]
    SLICE_X81Y67         LUT6 (Prop_lut6_I1_O)        0.124    12.119 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_3/O
                         net (fo=1, routed)           0.000    12.119    u_StatTracker/u_DirectLRU/S[1]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.669 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.669    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.826 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483    13.309    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329    13.638 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.579    15.217    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.595    15.018    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[1]/C
                         clock pessimism              0.000    15.018    
                         clock uncertainty           -0.144    14.874    
    SLICE_X80Y67         FDRE (Setup_fdre_C_CE)      -0.169    14.705    u_StatTracker/u_DirectLRU/evictionTotal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                 -0.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.186ns (12.783%)  route 1.269ns (87.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.592     1.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/Q
                         net (fo=1, routed)           0.550     2.023    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal_reg[15][0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.719     2.787    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.144     2.172    
    SLICE_X80Y70         FDRE (Hold_fdre_C_CE)       -0.016     2.156    u_StatTracker/u_DirectLRU/evictionTotal_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.186ns (12.783%)  route 1.269ns (87.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.592     1.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/Q
                         net (fo=1, routed)           0.550     2.023    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal_reg[15][0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.719     2.787    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.144     2.172    
    SLICE_X80Y70         FDRE (Hold_fdre_C_CE)       -0.016     2.156    u_StatTracker/u_DirectLRU/evictionTotal_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.186ns (12.783%)  route 1.269ns (87.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.592     1.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/Q
                         net (fo=1, routed)           0.550     2.023    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal_reg[15][0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.719     2.787    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.144     2.172    
    SLICE_X80Y70         FDRE (Hold_fdre_C_CE)       -0.016     2.156    u_StatTracker/u_DirectLRU/evictionTotal_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.186ns (12.783%)  route 1.269ns (87.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.592     1.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/Q
                         net (fo=1, routed)           0.550     2.023    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal_reg[15][0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.719     2.787    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[15]/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.144     2.172    
    SLICE_X80Y70         FDRE (Hold_fdre_C_CE)       -0.016     2.156    u_StatTracker/u_DirectLRU/evictionTotal_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.186ns (11.997%)  route 1.364ns (88.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.592     1.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/Q
                         net (fo=1, routed)           0.550     2.023    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal_reg[15][0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.814     2.882    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[10]/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.144     2.173    
    SLICE_X80Y69         FDRE (Hold_fdre_C_CE)       -0.016     2.157    u_StatTracker/u_DirectLRU/evictionTotal_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.186ns (11.997%)  route 1.364ns (88.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.592     1.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/Q
                         net (fo=1, routed)           0.550     2.023    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal_reg[15][0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.814     2.882    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[11]/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.144     2.173    
    SLICE_X80Y69         FDRE (Hold_fdre_C_CE)       -0.016     2.157    u_StatTracker/u_DirectLRU/evictionTotal_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.186ns (11.997%)  route 1.364ns (88.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.592     1.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/Q
                         net (fo=1, routed)           0.550     2.023    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal_reg[15][0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.814     2.882    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[8]/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.144     2.173    
    SLICE_X80Y69         FDRE (Hold_fdre_C_CE)       -0.016     2.157    u_StatTracker/u_DirectLRU/evictionTotal_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.186ns (11.997%)  route 1.364ns (88.003%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.592     1.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/Q
                         net (fo=1, routed)           0.550     2.023    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal_reg[15][0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.814     2.882    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[9]/C
                         clock pessimism              0.000     2.029    
                         clock uncertainty            0.144     2.173    
    SLICE_X80Y69         FDRE (Hold_fdre_C_CE)       -0.016     2.157    u_StatTracker/u_DirectLRU/evictionTotal_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.186ns (11.857%)  route 1.383ns (88.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.592     1.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/Q
                         net (fo=1, routed)           0.550     2.023    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal_reg[15][0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.832     2.900    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[4]/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.144     2.174    
    SLICE_X80Y68         FDRE (Hold_fdre_C_CE)       -0.016     2.158    u_StatTracker/u_DirectLRU/evictionTotal_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.186ns (11.857%)  route 1.383ns (88.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.592     1.332    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ui_clk
    SLICE_X81Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_fdre_C_Q)         0.141     1.473 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/data_out_reg[62]/Q
                         net (fo=1, routed)           0.550     2.023    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal_reg[15][0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I2_O)        0.045     2.068 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.832     2.900    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     2.030    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y68         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[5]/C
                         clock pessimism              0.000     2.030    
                         clock uncertainty            0.144     2.174    
    SLICE_X80Y68         FDRE (Hold_fdre_C_CE)       -0.016     2.158    u_StatTracker/u_DirectLRU/evictionTotal_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.743    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sd_pll
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.784ns  (logic 0.718ns (8.174%)  route 8.066ns (91.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.710     1.712    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y67         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.419     2.131 r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[8]/Q
                         net (fo=1, routed)           8.066    10.197    u_StatTracker/u_DirectLRU/ram_addr_reg[27]_0[8]
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.299    10.496 r  u_StatTracker/u_DirectLRU/ram_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    10.496    u_StatTracker/u_DirectLRU/ram_addr_next[25]
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.012    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[25]/C
                         clock pessimism              0.000    15.012    
                         clock uncertainty           -0.176    14.836    
    SLICE_X76Y67         FDRE (Setup_fdre_C_D)        0.081    14.917    u_StatTracker/u_DirectLRU/ram_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 0.609ns (7.187%)  route 7.864ns (92.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.710     1.712    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y67         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     2.168 r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[6]/Q
                         net (fo=1, routed)           7.864    10.032    u_StatTracker/u_DirectLRU/ram_addr_reg[27]_0[6]
    SLICE_X76Y66         LUT3 (Prop_lut3_I0_O)        0.153    10.185 r  u_StatTracker/u_DirectLRU/ram_addr[23]_i_1/O
                         net (fo=1, routed)           0.000    10.185    u_StatTracker/u_DirectLRU/ram_addr_next[23]
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.013    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[23]/C
                         clock pessimism              0.000    15.013    
                         clock uncertainty           -0.176    14.837    
    SLICE_X76Y66         FDRE (Setup_fdre_C_D)        0.118    14.955    u_StatTracker/u_DirectLRU/ram_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.580ns (7.020%)  route 7.682ns (92.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.706     1.708    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y70         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[4]/Q
                         net (fo=1, routed)           7.682     9.847    u_StatTracker/u_DirectLRU/ram_addr_reg[27]_0[4]
    SLICE_X76Y66         LUT3 (Prop_lut3_I0_O)        0.124     9.971 r  u_StatTracker/u_DirectLRU/ram_addr[21]_i_1/O
                         net (fo=1, routed)           0.000     9.971    u_StatTracker/u_DirectLRU/ram_addr_next[21]
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.013    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[21]/C
                         clock pessimism              0.000    15.013    
                         clock uncertainty           -0.176    14.837    
    SLICE_X76Y66         FDRE (Setup_fdre_C_D)        0.079    14.916    u_StatTracker/u_DirectLRU/ram_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.718ns (9.563%)  route 6.790ns (90.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.706     1.708    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y70         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.419     2.127 r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[7]/Q
                         net (fo=1, routed)           6.790     8.917    u_StatTracker/u_DirectLRU/ram_addr_reg[27]_0[7]
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.299     9.216 r  u_StatTracker/u_DirectLRU/ram_addr[24]_i_1/O
                         net (fo=1, routed)           0.000     9.216    u_StatTracker/u_DirectLRU/ram_addr_next[24]
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.012    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[24]/C
                         clock pessimism              0.000    15.012    
                         clock uncertainty           -0.176    14.836    
    SLICE_X76Y67         FDRE (Setup_fdre_C_D)        0.077    14.913    u_StatTracker/u_DirectLRU/ram_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 0.576ns (7.689%)  route 6.916ns (92.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.710     1.712    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y67         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     2.168 r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[0]/Q
                         net (fo=1, routed)           6.916     9.084    u_StatTracker/u_DirectLRU/ram_addr_reg[27]_0[0]
    SLICE_X77Y62         LUT3 (Prop_lut3_I0_O)        0.120     9.204 r  u_StatTracker/u_DirectLRU/ram_addr[17]_i_1/O
                         net (fo=1, routed)           0.000     9.204    u_StatTracker/u_DirectLRU/ram_addr_next[17]
    SLICE_X77Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.593    15.016    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[17]/C
                         clock pessimism              0.000    15.016    
                         clock uncertainty           -0.176    14.840    
    SLICE_X77Y62         FDRE (Setup_fdre_C_D)        0.075    14.915    u_StatTracker/u_DirectLRU/ram_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 0.608ns (8.491%)  route 6.553ns (91.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.710     1.712    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y67         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDRE (Prop_fdre_C_Q)         0.456     2.168 r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[5]/Q
                         net (fo=1, routed)           6.553     8.721    u_StatTracker/u_DirectLRU/ram_addr_reg[27]_0[5]
    SLICE_X76Y66         LUT3 (Prop_lut3_I0_O)        0.152     8.873 r  u_StatTracker/u_DirectLRU/ram_addr[22]_i_1/O
                         net (fo=1, routed)           0.000     8.873    u_StatTracker/u_DirectLRU/ram_addr_next[22]
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.013    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[22]/C
                         clock pessimism              0.000    15.013    
                         clock uncertainty           -0.176    14.837    
    SLICE_X76Y66         FDRE (Setup_fdre_C_D)        0.118    14.955    u_StatTracker/u_DirectLRU/ram_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 0.580ns (8.276%)  route 6.428ns (91.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.706     1.708    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y70         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[1]/Q
                         net (fo=1, routed)           6.428     8.593    u_StatTracker/u_DirectLRU/ram_addr_reg[27]_0[1]
    SLICE_X73Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.717 r  u_StatTracker/u_DirectLRU/ram_addr[18]_i_1/O
                         net (fo=1, routed)           0.000     8.717    u_StatTracker/u_DirectLRU/ram_addr_next[18]
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.591    15.014    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X73Y62         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[18]/C
                         clock pessimism              0.000    15.014    
                         clock uncertainty           -0.176    14.838    
    SLICE_X73Y62         FDRE (Setup_fdre_C_D)        0.031    14.869    u_StatTracker/u_DirectLRU/ram_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.580ns (8.286%)  route 6.419ns (91.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.706     1.708    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y70         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.456     2.164 r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[3]/Q
                         net (fo=1, routed)           6.419     8.584    u_StatTracker/u_DirectLRU/ram_addr_reg[27]_0[3]
    SLICE_X76Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.708 r  u_StatTracker/u_DirectLRU/ram_addr[20]_i_1/O
                         net (fo=1, routed)           0.000     8.708    u_StatTracker/u_DirectLRU/ram_addr_next[20]
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.013    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[20]/C
                         clock pessimism              0.000    15.013    
                         clock uncertainty           -0.176    14.837    
    SLICE_X76Y66         FDRE (Setup_fdre_C_D)        0.081    14.918    u_StatTracker/u_DirectLRU/ram_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.663ns (25.133%)  route 4.954ns (74.867%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.701     1.703    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X78Y73         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.478     2.181 r  u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[6]/Q
                         net (fo=2, routed)           2.832     5.013    u_IO_Management/u_SD_Data_Decoder/D[6]
    SLICE_X81Y67         LUT6 (Prop_lut6_I0_O)        0.301     5.314 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.314    u_StatTracker/u_DirectLRU/S[2]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.712 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.712    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.869 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483     6.352    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329     6.681 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.639     8.320    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.176    14.839    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.670    u_StatTracker/u_DirectLRU/evictionTotal_reg[12]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        6.617ns  (logic 1.663ns (25.133%)  route 4.954ns (74.867%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.701     1.703    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X78Y73         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y73         FDRE (Prop_fdre_C_Q)         0.478     2.181 r  u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[6]/Q
                         net (fo=2, routed)           2.832     5.013    u_IO_Management/u_SD_Data_Decoder/D[6]
    SLICE_X81Y67         LUT6 (Prop_lut6_I0_O)        0.301     5.314 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.314    u_StatTracker/u_DirectLRU/S[2]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.712 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.712    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.869 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.483     6.352    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.329     6.681 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          1.639     8.320    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.592    15.015    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/C
                         clock pessimism              0.000    15.015    
                         clock uncertainty           -0.176    14.839    
    SLICE_X80Y70         FDRE (Setup_fdre_C_CE)      -0.169    14.670    u_StatTracker/u_DirectLRU/evictionTotal_reg[13]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  6.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.467ns (11.692%)  route 3.527ns (88.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.313ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.597     1.600    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y94         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.367     1.967 r  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/Q
                         net (fo=6, routed)           2.217     4.184    u_StatTracker/u_DirectLRU/LRULineReady
    SLICE_X78Y66         LUT5 (Prop_lut5_I1_O)        0.100     4.284 r  u_StatTracker/u_DirectLRU/ram_addr[16]_i_1/O
                         net (fo=1, routed)           1.310     5.595    u_StatTracker/u_DirectLRU/ram_addr[16]_i_1_n_0
    SLICE_X77Y65         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.313    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X77Y65         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[16]/C
                         clock pessimism              0.000     5.313    
                         clock uncertainty            0.176     5.489    
    SLICE_X77Y65         FDRE (Hold_fdre_C_R)        -0.020     5.469    u_StatTracker/u_DirectLRU/ram_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                           5.595    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 0.567ns (12.722%)  route 3.890ns (87.278%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.597     1.600    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y94         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.367     1.967 f  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/Q
                         net (fo=6, routed)           3.055     5.023    u_StatTracker/u_DirectLRU/LRULineReady
    SLICE_X79Y69         LUT4 (Prop_lut4_I0_O)        0.100     5.123 f  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state[0]_i_3/O
                         net (fo=1, routed)           0.835     5.957    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/FSM_sequential_lru_state_reg[0]_0
    SLICE_X78Y70         LUT6 (Prop_lut6_I4_O)        0.100     6.057 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/FSM_sequential_lru_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.057    u_StatTracker/u_DirectLRU/next_state__0[0]
    SLICE_X78Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.311    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X78Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]/C
                         clock pessimism              0.000     5.311    
                         clock uncertainty            0.176     5.487    
    SLICE_X78Y70         FDRE (Hold_fdre_C_D)         0.330     5.817    u_StatTracker/u_DirectLRU/FSM_sequential_lru_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.817    
                         arrival time                           6.057    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.467ns (10.445%)  route 4.004ns (89.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.597     1.600    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y94         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.367     1.967 r  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/Q
                         net (fo=6, routed)           2.928     4.895    u_StatTracker/u_DirectLRU/LRULineReady
    SLICE_X78Y66         LUT6 (Prop_lut6_I1_O)        0.100     4.995 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.077     6.072    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.312    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[20]/C
                         clock pessimism              0.000     5.312    
                         clock uncertainty            0.176     5.488    
    SLICE_X76Y66         FDRE (Hold_fdre_C_CE)        0.001     5.489    u_StatTracker/u_DirectLRU/ram_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.489    
                         arrival time                           6.072    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.467ns (10.445%)  route 4.004ns (89.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.597     1.600    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y94         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.367     1.967 r  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/Q
                         net (fo=6, routed)           2.928     4.895    u_StatTracker/u_DirectLRU/LRULineReady
    SLICE_X78Y66         LUT6 (Prop_lut6_I1_O)        0.100     4.995 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.077     6.072    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.312    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[21]/C
                         clock pessimism              0.000     5.312    
                         clock uncertainty            0.176     5.488    
    SLICE_X76Y66         FDRE (Hold_fdre_C_CE)        0.001     5.489    u_StatTracker/u_DirectLRU/ram_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.489    
                         arrival time                           6.072    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.467ns (10.445%)  route 4.004ns (89.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.597     1.600    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y94         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.367     1.967 r  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/Q
                         net (fo=6, routed)           2.928     4.895    u_StatTracker/u_DirectLRU/LRULineReady
    SLICE_X78Y66         LUT6 (Prop_lut6_I1_O)        0.100     4.995 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.077     6.072    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.312    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[22]/C
                         clock pessimism              0.000     5.312    
                         clock uncertainty            0.176     5.488    
    SLICE_X76Y66         FDRE (Hold_fdre_C_CE)        0.001     5.489    u_StatTracker/u_DirectLRU/ram_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.489    
                         arrival time                           6.072    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 0.467ns (10.445%)  route 4.004ns (89.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.312ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     1.683    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    -2.011 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    -0.088    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        1.597     1.600    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y94         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.367     1.967 r  u_IO_Management/u_SD_Data_Decoder/LRULineReady_reg/Q
                         net (fo=6, routed)           2.928     4.895    u_StatTracker/u_DirectLRU/LRULineReady
    SLICE_X78Y66         LUT6 (Prop_lut6_I1_O)        0.100     4.995 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_1/O
                         net (fo=12, routed)          1.077     6.072    u_StatTracker/u_DirectLRU/ram_addr[27]_i_1_n_0
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.709     5.312    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y66         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[23]/C
                         clock pessimism              0.000     5.312    
                         clock uncertainty            0.176     5.488    
    SLICE_X76Y66         FDRE (Hold_fdre_C_CE)        0.001     5.489    u_StatTracker/u_DirectLRU/ram_addr_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.489    
                         arrival time                           6.072    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/ram_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.184ns (7.747%)  route 2.191ns (92.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.589     0.591    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y70         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y70         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  u_IO_Management/u_SD_Data_Decoder/LRUIndex_reg[10]/Q
                         net (fo=1, routed)           2.191     2.923    u_StatTracker/u_DirectLRU/ram_addr_reg[27]_0[10]
    SLICE_X76Y67         LUT3 (Prop_lut3_I0_O)        0.043     2.966 r  u_StatTracker/u_DirectLRU/ram_addr[27]_i_2/O
                         net (fo=1, routed)           0.000     2.966    u_StatTracker/u_DirectLRU/ram_addr_next[27]
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.027    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X76Y67         FDRE                                         r  u_StatTracker/u_DirectLRU/ram_addr_reg[27]/C
                         clock pessimism              0.000     2.027    
                         clock uncertainty            0.176     2.203    
    SLICE_X76Y67         FDRE (Hold_fdre_C_D)         0.131     2.334    u_StatTracker/u_DirectLRU/ram_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.497ns (21.601%)  route 1.804ns (78.399%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.586     0.588    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y73         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y73         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[0]/Q
                         net (fo=2, routed)           0.916     1.645    u_IO_Management/u_SD_Data_Decoder/D[0]
    SLICE_X81Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.690 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_4/O
                         net (fo=1, routed)           0.000     1.690    u_StatTracker/u_DirectLRU/S[0]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.842 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.842    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.887 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.169     2.056    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.114     2.170 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.719     2.888    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[12]/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.176     2.204    
    SLICE_X80Y70         FDRE (Hold_fdre_C_CE)       -0.016     2.188    u_StatTracker/u_DirectLRU/evictionTotal_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.497ns (21.601%)  route 1.804ns (78.399%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.586     0.588    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y73         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y73         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[0]/Q
                         net (fo=2, routed)           0.916     1.645    u_IO_Management/u_SD_Data_Decoder/D[0]
    SLICE_X81Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.690 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_4/O
                         net (fo=1, routed)           0.000     1.690    u_StatTracker/u_DirectLRU/S[0]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.842 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.842    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.887 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.169     2.056    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.114     2.170 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.719     2.888    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[13]/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.176     2.204    
    SLICE_X80Y70         FDRE (Hold_fdre_C_CE)       -0.016     2.188    u_StatTracker/u_DirectLRU/evictionTotal_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sd_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_sd_pll rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.497ns (21.601%)  route 1.804ns (78.399%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.095ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sd_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_sd_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout3_buf/O
                         net (fo=1317, routed)        0.586     0.588    u_IO_Management/u_SD_Data_Decoder/clk_sd
    SLICE_X79Y73         FDRE                                         r  u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y73         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  u_IO_Management/u_SD_Data_Decoder/LRUTag_reg[0]/Q
                         net (fo=2, routed)           0.916     1.645    u_IO_Management/u_SD_Data_Decoder/D[0]
    SLICE_X81Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.690 r  u_IO_Management/u_SD_Data_Decoder/accessesTotal1_carry_i_4/O
                         net (fo=1, routed)           0.000     1.690    u_StatTracker/u_DirectLRU/S[0]
    SLICE_X81Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.842 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.842    u_StatTracker/u_DirectLRU/accessesTotal1_carry_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.887 r  u_StatTracker/u_DirectLRU/accessesTotal1_carry__0/CO[1]
                         net (fo=1, routed)           0.169     2.056    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CO[0]
    SLICE_X81Y69         LUT5 (Prop_lut5_I0_O)        0.114     2.170 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/evictionTotal[0]_i_1/O
                         net (fo=16, routed)          0.719     2.888    u_StatTracker/u_DirectLRU/u_MemController_n_30
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.028    u_StatTracker/u_DirectLRU/clk100mhz
    SLICE_X80Y70         FDRE                                         r  u_StatTracker/u_DirectLRU/evictionTotal_reg[14]/C
                         clock pessimism              0.000     2.028    
                         clock uncertainty            0.176     2.204    
    SLICE_X80Y70         FDRE (Hold_fdre_C_CE)       -0.016     2.188    u_StatTracker/u_DirectLRU/evictionTotal_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.701    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_cpu_pll
  To Clock:  clk_cpu_pll

Setup :            0  Failing Endpoints,  Worst Slack        9.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.892ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.828ns (17.100%)  route 4.014ns (82.900%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 16.827 - 15.238 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.616     1.618    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X44Y72         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/Q
                         net (fo=2, routed)           0.673     2.747    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[13]
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.124     2.871 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9/O
                         net (fo=1, routed)           0.890     3.762    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.886 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_5/O
                         net (fo=2, routed)           0.545     4.431    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[10]
    SLICE_X45Y69         LUT5 (Prop_lut5_I4_O)        0.124     4.555 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           1.905     6.460    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sel0[0]
    SLICE_X79Y69         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.586    16.827    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/C
                         clock pessimism              0.007    16.834    
                         clock uncertainty           -0.077    16.757    
    SLICE_X79Y69         FDCE (Recov_fdce_C_CLR)     -0.405    16.352    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  9.892    

Slack (MET) :             9.892ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.828ns (17.100%)  route 4.014ns (82.900%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 16.827 - 15.238 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.616     1.618    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X44Y72         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/Q
                         net (fo=2, routed)           0.673     2.747    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[13]
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.124     2.871 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9/O
                         net (fo=1, routed)           0.890     3.762    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.886 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_5/O
                         net (fo=2, routed)           0.545     4.431    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[10]
    SLICE_X45Y69         LUT5 (Prop_lut5_I4_O)        0.124     4.555 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           1.905     6.460    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sel0[0]
    SLICE_X79Y69         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.586    16.827    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/C
                         clock pessimism              0.007    16.834    
                         clock uncertainty           -0.077    16.757    
    SLICE_X79Y69         FDCE (Recov_fdce_C_CLR)     -0.405    16.352    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  9.892    

Slack (MET) :             9.892ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.828ns (17.100%)  route 4.014ns (82.900%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 16.827 - 15.238 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.616     1.618    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X44Y72         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/Q
                         net (fo=2, routed)           0.673     2.747    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[13]
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.124     2.871 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9/O
                         net (fo=1, routed)           0.890     3.762    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.886 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_5/O
                         net (fo=2, routed)           0.545     4.431    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[10]
    SLICE_X45Y69         LUT5 (Prop_lut5_I4_O)        0.124     4.555 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           1.905     6.460    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/sel0[0]
    SLICE_X79Y69         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.586    16.827    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/C
                         clock pessimism              0.007    16.834    
                         clock uncertainty           -0.077    16.757    
    SLICE_X79Y69         FDCE (Recov_fdce_C_CLR)     -0.405    16.352    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  9.892    

Slack (MET) :             9.892ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.828ns (17.100%)  route 4.014ns (82.900%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 16.827 - 15.238 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.616     1.618    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X44Y72         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/Q
                         net (fo=2, routed)           0.673     2.747    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[13]
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.124     2.871 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9/O
                         net (fo=1, routed)           0.890     3.762    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.886 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_5/O
                         net (fo=2, routed)           0.545     4.431    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[10]
    SLICE_X45Y69         LUT5 (Prop_lut5_I4_O)        0.124     4.555 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           1.905     6.460    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/sel0[0]
    SLICE_X79Y69         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.586    16.827    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/C
                         clock pessimism              0.007    16.834    
                         clock uncertainty           -0.077    16.757    
    SLICE_X79Y69         FDCE (Recov_fdce_C_CLR)     -0.405    16.352    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg
  -------------------------------------------------------------------
                         required time                         16.352    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  9.892    

Slack (MET) :             9.919ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.828ns (17.210%)  route 3.983ns (82.790%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 16.823 - 15.238 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.616     1.618    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X44Y72         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/Q
                         net (fo=2, routed)           0.673     2.747    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[13]
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.124     2.871 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9/O
                         net (fo=1, routed)           0.890     3.762    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.886 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_5/O
                         net (fo=2, routed)           0.545     4.431    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[10]
    SLICE_X45Y69         LUT5 (Prop_lut5_I4_O)        0.124     4.555 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           1.875     6.430    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/sel0[0]
    SLICE_X77Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582    16.823    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/C
                         clock pessimism              0.007    16.830    
                         clock uncertainty           -0.077    16.753    
    SLICE_X77Y71         FDCE (Recov_fdce_C_CLR)     -0.405    16.348    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         16.348    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  9.919    

Slack (MET) :             9.919ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.828ns (17.210%)  route 3.983ns (82.790%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 16.823 - 15.238 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.616     1.618    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X44Y72         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/Q
                         net (fo=2, routed)           0.673     2.747    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[13]
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.124     2.871 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9/O
                         net (fo=1, routed)           0.890     3.762    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.886 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_5/O
                         net (fo=2, routed)           0.545     4.431    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[10]
    SLICE_X45Y69         LUT5 (Prop_lut5_I4_O)        0.124     4.555 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           1.875     6.430    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/sel0[0]
    SLICE_X77Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582    16.823    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                         clock pessimism              0.007    16.830    
                         clock uncertainty           -0.077    16.753    
    SLICE_X77Y71         FDCE (Recov_fdce_C_CLR)     -0.405    16.348    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         16.348    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  9.919    

Slack (MET) :             9.919ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/CLR
                            (recovery check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.238ns  (clk_cpu_pll rise@15.238ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.828ns (17.210%)  route 3.983ns (82.790%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 16.823 - 15.238 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.616     1.618    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X44Y72         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[14]/Q
                         net (fo=2, routed)           0.673     2.747    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[13]
    SLICE_X44Y72         LUT4 (Prop_lut4_I3_O)        0.124     2.871 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9/O
                         net (fo=1, routed)           0.890     3.762    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_9_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.886 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_5/O
                         net (fo=2, routed)           0.545     4.431    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[10]
    SLICE_X45Y69         LUT5 (Prop_lut5_I4_O)        0.124     4.555 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           1.875     6.430    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/sel0[0]
    SLICE_X77Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                     15.238    15.238 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.238 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683    16.921    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    13.227 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    15.150    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    15.241 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          1.582    16.823    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
                         clock pessimism              0.007    16.830    
                         clock uncertainty           -0.077    16.753    
    SLICE_X77Y71         FDCE (Recov_fdce_C_CLR)     -0.405    16.348    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         16.348    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  9.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.231ns (17.859%)  route 1.062ns (82.141%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558     0.560    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X45Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/Q
                         net (fo=2, routed)           0.071     0.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[25]
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.816 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_3/O
                         net (fo=2, routed)           0.155     0.972    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[26]
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.017 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           0.836     1.853    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sel0[0]
    SLICE_X79Y69         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.860     0.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]/C
                         clock pessimism             -0.005     0.857    
    SLICE_X79Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.231ns (17.859%)  route 1.062ns (82.141%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558     0.560    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X45Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/Q
                         net (fo=2, routed)           0.071     0.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[25]
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.816 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_3/O
                         net (fo=2, routed)           0.155     0.972    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[26]
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.017 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           0.836     1.853    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sel0[0]
    SLICE_X79Y69         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.860     0.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]/C
                         clock pessimism             -0.005     0.857    
    SLICE_X79Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ready_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.231ns (17.859%)  route 1.062ns (82.141%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558     0.560    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X45Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/Q
                         net (fo=2, routed)           0.071     0.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[25]
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.816 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_3/O
                         net (fo=2, routed)           0.155     0.972    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[26]
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.017 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           0.836     1.853    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/sel0[0]
    SLICE_X79Y69         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.860     0.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg/C
                         clock pessimism             -0.005     0.857    
    SLICE_X79Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_reg
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.231ns (17.859%)  route 1.062ns (82.141%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558     0.560    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X45Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/Q
                         net (fo=2, routed)           0.071     0.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[25]
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.816 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_3/O
                         net (fo=2, routed)           0.155     0.972    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[26]
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.017 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           0.836     1.853    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/sel0[0]
    SLICE_X79Y69         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.860     0.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/CLK
    SLICE_X79Y69         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg/C
                         clock pessimism             -0.005     0.857    
    SLICE_X79Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.765    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_reg
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.231ns (17.707%)  route 1.074ns (82.293%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558     0.560    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X45Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/Q
                         net (fo=2, routed)           0.071     0.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[25]
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.816 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_3/O
                         net (fo=2, routed)           0.155     0.972    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[26]
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.017 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           0.848     1.864    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/sel0[0]
    SLICE_X77Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.856     0.858    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]/C
                         clock pessimism             -0.005     0.853    
    SLICE_X77Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.761    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.231ns (17.707%)  route 1.074ns (82.293%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558     0.560    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X45Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/Q
                         net (fo=2, routed)           0.071     0.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[25]
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.816 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_3/O
                         net (fo=2, routed)           0.155     0.972    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[26]
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.017 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           0.848     1.864    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/sel0[0]
    SLICE_X77Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.856     0.858    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]/C
                         clock pessimism             -0.005     0.853    
    SLICE_X77Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.761    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/CLR
                            (removal check against rising-edge clock clk_cpu_pll  {rise@0.000ns fall@7.619ns period=15.238ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_pll rise@0.000ns - clk_cpu_pll rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.231ns (17.707%)  route 1.074ns (82.293%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.558     0.560    u_StatTracker/u_DirectLRU/u_MemController/CLK
    SLICE_X45Y69         FDRE                                         r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_StatTracker/u_DirectLRU/u_MemController/rst_stretch_reg[26]/Q
                         net (fo=2, routed)           0.071     0.771    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_0[25]
    SLICE_X44Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.816 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/mig1_i_3/O
                         net (fo=2, routed)           0.155     0.972    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/rst_stretch_reg[26]
    SLICE_X45Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.017 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_i_2/O
                         net (fo=7, routed)           0.848     1.864    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/sel0[0]
    SLICE_X77Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_cpu_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout2_buf/O
                         net (fo=47, routed)          0.856     0.858    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[0]_2
    SLICE_X77Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]/C
                         clock pessimism             -0.005     0.853    
    SLICE_X77Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.761    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  1.104    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        3.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.719ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.518ns (20.013%)  route 2.070ns (79.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 10.463 - 6.667 ) 
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.624     3.986    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X66Y84         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDPE (Prop_fdpe_C_Q)         0.518     4.504 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/Q
                         net (fo=22, routed)          2.070     6.575    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X86Y84         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.603    10.463    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X86Y84         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.249    10.712    
                         clock uncertainty           -0.052    10.660    
    SLICE_X86Y84         FDCE (Recov_fdce_C_CLR)     -0.405    10.255    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.518ns (24.610%)  route 1.587ns (75.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 10.445 - 6.667 ) 
    Source Clock Delay      (SCD):    4.069ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.707     4.069    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.518     4.587 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         1.587     6.174    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.585    10.445    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[1]/C
                         clock pessimism              0.266    10.711    
                         clock uncertainty           -0.052    10.659    
    SLICE_X78Y71         FDCE (Recov_fdce_C_CLR)     -0.361    10.298    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         10.298    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.518ns (24.610%)  route 1.587ns (75.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 10.445 - 6.667 ) 
    Source Clock Delay      (SCD):    4.069ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.707     4.069    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.518     4.587 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         1.587     6.174    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.585    10.445    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[2]/C
                         clock pessimism              0.266    10.711    
                         clock uncertainty           -0.052    10.659    
    SLICE_X78Y71         FDCE (Recov_fdce_C_CLR)     -0.361    10.298    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         10.298    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.518ns (24.610%)  route 1.587ns (75.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 10.445 - 6.667 ) 
    Source Clock Delay      (SCD):    4.069ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.707     4.069    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.518     4.587 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         1.587     6.174    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.585    10.445    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[1]/C
                         clock pessimism              0.266    10.711    
                         clock uncertainty           -0.052    10.659    
    SLICE_X78Y71         FDCE (Recov_fdce_C_CLR)     -0.361    10.298    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         10.298    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.518ns (24.610%)  route 1.587ns (75.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 10.445 - 6.667 ) 
    Source Clock Delay      (SCD):    4.069ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.707     4.069    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.518     4.587 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         1.587     6.174    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.585    10.445    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[2]/C
                         clock pessimism              0.266    10.711    
                         clock uncertainty           -0.052    10.659    
    SLICE_X78Y71         FDCE (Recov_fdce_C_CLR)     -0.361    10.298    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         10.298    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.518ns (24.610%)  route 1.587ns (75.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 10.445 - 6.667 ) 
    Source Clock Delay      (SCD):    4.069ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.707     4.069    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.518     4.587 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         1.587     6.174    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.585    10.445    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/C
                         clock pessimism              0.266    10.711    
                         clock uncertainty           -0.052    10.659    
    SLICE_X78Y71         FDCE (Recov_fdce_C_CLR)     -0.319    10.340    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.518ns (24.610%)  route 1.587ns (75.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 10.445 - 6.667 ) 
    Source Clock Delay      (SCD):    4.069ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.707     4.069    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.518     4.587 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         1.587     6.174    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.585    10.445    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/C
                         clock pessimism              0.266    10.711    
                         clock uncertainty           -0.052    10.659    
    SLICE_X78Y71         FDCE (Recov_fdce_C_CLR)     -0.319    10.340    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_pll_i rise@6.667ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.518ns (31.071%)  route 1.149ns (68.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 10.440 - 6.667 ) 
    Source Clock Delay      (SCD):    4.069ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.809     1.809    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.664     1.666    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.707     4.069    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.518     4.587 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         1.149     5.737    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/ui_clk_sync_rst
    SLICE_X77Y72         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      6.667     6.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.667 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.683     8.350    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.656 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.579    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.670 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          1.541     8.211    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.294 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205     9.499    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081     9.580 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    10.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249     7.130 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639     8.769    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.860 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        1.580    10.440    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CLK
    SLICE_X77Y72         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/C
                         clock pessimism              0.249    10.689    
                         clock uncertainty           -0.052    10.637    
    SLICE_X77Y72         FDCE (Recov_fdce_C_CLR)     -0.405    10.232    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  4.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.164ns (24.918%)  route 0.494ns (75.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.590     1.330    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         0.494     1.988    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/ui_clk_sync_rst
    SLICE_X77Y72         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.855     1.889    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/CLK
    SLICE_X77Y72         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg/C
                         clock pessimism             -0.528     1.361    
    SLICE_X77Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.269    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/complete_sync/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.668%)  route 0.670ns (80.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.590     1.330    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         0.670     2.163    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.858     1.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]/C
                         clock pessimism             -0.550     1.342    
    SLICE_X78Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.275    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.668%)  route 0.670ns (80.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.590     1.330    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         0.670     2.163    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.858     1.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[1]/C
                         clock pessimism             -0.550     1.342    
    SLICE_X78Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.275    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.668%)  route 0.670ns (80.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.590     1.330    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         0.670     2.163    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.858     1.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[2]/C
                         clock pessimism             -0.550     1.342    
    SLICE_X78Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.275    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/rs_sync/flag_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.668%)  route 0.670ns (80.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.590     1.330    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         0.670     2.163    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.858     1.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]/C
                         clock pessimism             -0.550     1.342    
    SLICE_X78Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.275    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.668%)  route 0.670ns (80.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.590     1.330    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         0.670     2.163    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.858     1.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[1]/C
                         clock pessimism             -0.550     1.342    
    SLICE_X78Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.275    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.668%)  route 0.670ns (80.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.590     1.330    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X78Y69         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.164     1.494 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         0.670     2.163    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk_sync_rst
    SLICE_X78Y71         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.858     1.892    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/ui_clk
    SLICE_X78Y71         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[2]/C
                         clock pessimism             -0.550     1.342    
    SLICE_X78Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.275    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/ws_sync/flag_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             1.094ns  (arrival time - required time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.164ns (15.223%)  route 0.913ns (84.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.624     0.624    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.564     0.566    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.562     1.302    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/CLK
    SLICE_X66Y84         FDPE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDPE (Prop_fdpe_C_Q)         0.164     1.466 f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/Q
                         net (fo=22, routed)          0.913     2.379    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/SR[0]
    SLICE_X86Y84         FDCE                                         f  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk100mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.898     0.898    pll1/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  pll1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    pll1/inst/clk_mem_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  pll1/inst/clkout1_buf/O
                         net (fo=63, routed)          0.833     0.835    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=3089, routed)        0.871     1.905    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X86Y84         FDCE                                         r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.528     1.377    
    SLICE_X86Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.285    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  1.094    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        4.116ns  (logic 0.518ns (12.585%)  route 3.598ns (87.415%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69                                      0.000     0.000 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X78Y69         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=103, routed)         3.598     4.116    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    u_StatTracker/u_DirectLRU/u_MemController/mem_ex/mig1/u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -4.116    
  -------------------------------------------------------------------
                         slack                                  0.884    





