// Seed: 3568126153
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wire id_2,
    output wor id_3,
    output tri1 id_4,
    output wand id_5,
    output wor id_6,
    input supply0 id_7,
    output supply1 id_8,
    output wand id_9,
    input uwire id_10,
    input supply0 id_11
);
  uwire id_13 = 1'b0;
  assign id_3 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_0 #(
    parameter id_3  = 32'd48,
    parameter id_55 = 32'd92
) (
    input wor id_0,
    input supply0 id_1,
    input wand id_2,
    input tri _id_3,
    input wand id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wire id_7,
    output supply0 id_8,
    output tri id_9,
    output wand id_10,
    output supply1 id_11,
    input tri id_12
    , id_16,
    input tri id_13,
    output wor id_14
);
  logic [7:0][id_3 : id_3]
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      _id_55;
  wire id_56;
  assign id_51 = id_52 ? module_1 : id_55;
  module_0 modCall_1 (
      id_14,
      id_1,
      id_2,
      id_9,
      id_10,
      id_9,
      id_8,
      id_0,
      id_14,
      id_10,
      id_0,
      id_12
  );
  assign id_36[id_55] = id_23 & -1'h0 ? 1 : id_46;
endmodule
