12:26
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 17 12:27:02 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(15): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(37): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(51): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(90): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(91): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(92): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(93): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(94): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(95): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net pwm_out does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(69): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net pwm_out does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(69): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port SCL to input.
######## Converting I/O port SDA to input.
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net pwm_out. Patching with GND.
######## Missing driver on net GHA. Patching with GND.
######## Missing driver on net GLA. Patching with GND.
######## Missing driver on net GHB. Patching with GND.
######## Missing driver on net GLB. Patching with GND.
######## Missing driver on net GHC. Patching with GND.
######## Missing driver on net GLC. Patching with GND.



WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/tli4970.v(63): Register \tli/state_i7 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 59 of 7680 (0 % )
SB_CARRY => 51
SB_DFF => 27
SB_DFFN => 17
SB_DFFNE => 4
SB_DFFNESR => 5
SB_DFFNESS => 1
SB_DFFSR => 5
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 83
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_c, loads : 32
  Net : tli/clk_slow, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tli/state_0, loads : 12
  Net : tli/state_1, loads : 10
  Net : tli/n765, loads : 8
  Net : tli/clk_slow_N_43, loads : 6
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : tli/delay_counter_15__N_124, loads : 4
  Net : tli/n779, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \tli/clk_slow]         |   16.000 MHz|   29.381 MHz|    22  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 201.867  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.346  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SCL, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SDA, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	83
    Number of DFFs      	:	59
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	84
    Number of DFFs      	:	59
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	47
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	4
    LogicCells                  :	84/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.8 (sec)

Final Design Statistics
    Number of LUTs      	:	84
    Number of DFFs      	:	59
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	84/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 155
used logic cells: 84
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 155
used logic cells: 84
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 142 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324480K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 17 12:31:35 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(22): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(36): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(50): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(90): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(91): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(92): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(93): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(94): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(95): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net pwm_out does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(69): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net pwm_out does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(69): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port SCL to input.
######## Converting I/O port SDA to input.
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net pwm_out. Patching with GND.
######## Missing driver on net GHA. Patching with GND.
######## Missing driver on net GLA. Patching with GND.
######## Missing driver on net GHB. Patching with GND.
######## Missing driver on net GLB. Patching with GND.
######## Missing driver on net GHC. Patching with GND.
######## Missing driver on net GLC. Patching with GND.



WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/tli4970.v(62): Register \tli/state_i7 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 59 of 7680 (0 % )
SB_CARRY => 51
SB_DFF => 27
SB_DFFN => 17
SB_DFFNE => 4
SB_DFFNESR => 5
SB_DFFNESS => 1
SB_DFFSR => 5
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 83
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_c, loads : 32
  Net : tli/clk_slow, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tli/state_0, loads : 12
  Net : tli/state_1, loads : 10
  Net : tli/n765, loads : 8
  Net : tli/clk_slow_N_43, loads : 6
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : tli/delay_counter_15__N_124, loads : 4
  Net : tli/n779, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \tli/clk_slow]         |   16.000 MHz|   29.381 MHz|    22  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 201.809  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.396  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SCL, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SDA, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	83
    Number of DFFs      	:	59
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	84
    Number of DFFs      	:	59
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	47
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	4
    LogicCells                  :	84/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.4 (sec)

Final Design Statistics
    Number of LUTs      	:	84
    Number of DFFs      	:	59
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	84/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 155
used logic cells: 84
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 155
used logic cells: 84
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
running routerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 142 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324480K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 17 12:33:45 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(22): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(37): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(51): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(90): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(91): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(92): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(93): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(94): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(95): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net pwm_out does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(69): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net pwm_out does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(69): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port SCL to input.
######## Converting I/O port SDA to input.
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net pwm_out. Patching with GND.
######## Missing driver on net GHA. Patching with GND.
######## Missing driver on net GLA. Patching with GND.
######## Missing driver on net GHB. Patching with GND.
######## Missing driver on net GLB. Patching with GND.
######## Missing driver on net GHC. Patching with GND.
######## Missing driver on net GLC. Patching with GND.



WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/tli4970.v(63): Register \tli/state_i7 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 57 of 7680 (0 % )
SB_CARRY => 49
SB_DFF => 27
SB_DFFN => 1
SB_DFFNE => 4
SB_DFFNESR => 5
SB_DFFNESS => 1
SB_DFFNSR => 14
SB_DFFSR => 5
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 80
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_c, loads : 32
  Net : tli/clk_slow, loads : 27
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tli/delay_counter_15__N_124, loads : 16
  Net : tli/state_0, loads : 12
  Net : tli/state_1, loads : 10
  Net : tli/n765, loads : 8
  Net : tli/clk_slow_N_43, loads : 6
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : tli/n780, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 202.074  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.526  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SCL, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SDA, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	80
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	81
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	4
    LogicCells                  :	81/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.6 (sec)

Final Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	81/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 156
used logic cells: 81
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 156
used logic cells: 81
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 138 
I1212: Iteration  1 :    22 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324452K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 17 12:37:06 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(22): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(37): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(51): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(90): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(91): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(92): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(93): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(94): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(95): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net pwm_out does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(69): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net pwm_out does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(69): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port SCL to input.
######## Converting I/O port SDA to input.
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net pwm_out. Patching with GND.
######## Missing driver on net GHA. Patching with GND.
######## Missing driver on net GLA. Patching with GND.
######## Missing driver on net GHB. Patching with GND.
######## Missing driver on net GLB. Patching with GND.
######## Missing driver on net GHC. Patching with GND.
######## Missing driver on net GLC. Patching with GND.



WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/tli4970.v(64): Register \tli/state_i7 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 57 of 7680 (0 % )
SB_CARRY => 49
SB_DFF => 27
SB_DFFNE => 5
SB_DFFNESR => 5
SB_DFFNESS => 1
SB_DFFNSR => 14
SB_DFFSR => 5
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 80
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_c, loads : 32
  Net : tli/clk_slow, loads : 27
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tli/delay_counter_15__N_124, loads : 16
  Net : tli/state_0, loads : 11
  Net : tli/state_1, loads : 9
  Net : tli/n767, loads : 8
  Net : tli/clk_slow_N_43, loads : 6
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : tli/n15, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 201.887  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.404  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tli.slave_select_61:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SCL, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SDA, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	80
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	81
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	4
    LogicCells                  :	81/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.4 (sec)

Final Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	81/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 162
used logic cells: 81
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 162
used logic cells: 81
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 138 
I1212: Iteration  1 :    24 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324456K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Feb 17 12:40:36 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(38): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(53): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(90): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(91): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(92): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(93): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(94): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(95): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net pwm_out does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(69): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(87): net pwm_out does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLA does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLB does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GHC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(89): net GLC does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(69): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(77): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port SCL to input.
######## Converting I/O port SDA to input.
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net pwm_out. Patching with GND.
######## Missing driver on net GHA. Patching with GND.
######## Missing driver on net GLA. Patching with GND.
######## Missing driver on net GHB. Patching with GND.
######## Missing driver on net GLB. Patching with GND.
######## Missing driver on net GHC. Patching with GND.
######## Missing driver on net GLC. Patching with GND.



WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/tli4970.v(66): Register \tli/state_i7 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 58 of 7680 (0 % )
SB_CARRY => 49
SB_DFF => 27
SB_DFFN => 2
SB_DFFNE => 4
SB_DFFNESR => 5
SB_DFFNESS => 1
SB_DFFNSR => 14
SB_DFFSR => 5
SB_GB_IO => 1
SB_IO => 16
SB_LUT4 => 81
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_c, loads : 32
  Net : tli/clk_slow, loads : 28
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tli/delay_counter_15__N_124, loads : 16
  Net : tli/state_0, loads : 13
  Net : tli/state_1, loads : 11
  Net : tli/n839, loads : 8
  Net : tli/clk_slow_N_43, loads : 6
  Net : tli/n15, loads : 5
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 201.930  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.493  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SCL, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SDA, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	82
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	4
    LogicCells                  :	82/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.3 (sec)

Final Design Statistics
    Number of LUTs      	:	82
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	82/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 158
used logic cells: 82
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 158
used logic cells: 82
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 139 
I1212: Iteration  1 :    33 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324472K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
12:45
