Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 11 15:49:28 2024
| Host         : DESKTOP-8KRRK8E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_top_timing_summary_routed.rpt -pb UART_top_timing_summary_routed.pb -rpx UART_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    66          
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (11)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk_115200/clk_115200Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: displayReceivedData/slowclk/clk_115200Hz_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: receiveData/receive_clk/clk_230400Hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.824        0.000                      0                   70        0.176        0.000                      0                   70        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.529        0.000                      0                   54        0.176        0.000                      0                   54        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.824        0.000                      0                   16        5.329        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/clk_230400Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/clk_230400Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.738ns (21.011%)  route 2.775ns (78.989%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  receiveData/receive_clk/clk_230400Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  receiveData/receive_clk/clk_230400Hz_reg/Q
                         net (fo=1, routed)           0.759     6.365    receiveData/receive_clk/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.461 r  receiveData/receive_clk/CLK_BUFG_inst/O
                         net (fo=37, routed)          2.015     8.476    receiveData/receive_clk/CLK_BUFG
    SLICE_X38Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.600 r  receiveData/receive_clk/clk_230400Hz_i_1/O
                         net (fo=1, routed)           0.000     8.600    receiveData/receive_clk/clk_230400Hz_i_1_n_0
    SLICE_X38Y49         FDCE                                         r  receiveData/receive_clk/clk_230400Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  receiveData/receive_clk/clk_230400Hz_reg/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X38Y49         FDCE (Setup_fdce_C_D)        0.077    15.129    receiveData/receive_clk/clk_230400Hz_reg
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 1.002ns (33.926%)  route 1.952ns (66.074%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  receiveData/receive_clk/count_2_reg[0]/Q
                         net (fo=8, routed)           0.840     6.432    receiveData/receive_clk/count_2_reg[0]
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.153     6.585 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=3, routed)           0.335     6.920    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.331     7.251 r  receiveData/receive_clk/count[7]_i_1/O
                         net (fo=8, routed)           0.777     8.028    receiveData/receive_clk/count
    SLICE_X39Y48         FDCE                                         r  receiveData/receive_clk/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  receiveData/receive_clk/count_reg[0]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X39Y48         FDCE (Setup_fdce_C_CE)      -0.205    14.727    receiveData/receive_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 1.002ns (33.926%)  route 1.952ns (66.074%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  receiveData/receive_clk/count_2_reg[0]/Q
                         net (fo=8, routed)           0.840     6.432    receiveData/receive_clk/count_2_reg[0]
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.153     6.585 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=3, routed)           0.335     6.920    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.331     7.251 r  receiveData/receive_clk/count[7]_i_1/O
                         net (fo=8, routed)           0.777     8.028    receiveData/receive_clk/count
    SLICE_X39Y48         FDCE                                         r  receiveData/receive_clk/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  receiveData/receive_clk/count_reg[1]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X39Y48         FDCE (Setup_fdce_C_CE)      -0.205    14.727    receiveData/receive_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 1.002ns (33.926%)  route 1.952ns (66.074%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  receiveData/receive_clk/count_2_reg[0]/Q
                         net (fo=8, routed)           0.840     6.432    receiveData/receive_clk/count_2_reg[0]
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.153     6.585 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=3, routed)           0.335     6.920    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.331     7.251 r  receiveData/receive_clk/count[7]_i_1/O
                         net (fo=8, routed)           0.777     8.028    receiveData/receive_clk/count
    SLICE_X39Y48         FDCE                                         r  receiveData/receive_clk/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  receiveData/receive_clk/count_reg[2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X39Y48         FDCE (Setup_fdce_C_CE)      -0.205    14.727    receiveData/receive_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.699ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 1.002ns (33.926%)  route 1.952ns (66.074%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  receiveData/receive_clk/count_2_reg[0]/Q
                         net (fo=8, routed)           0.840     6.432    receiveData/receive_clk/count_2_reg[0]
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.153     6.585 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=3, routed)           0.335     6.920    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.331     7.251 r  receiveData/receive_clk/count[7]_i_1/O
                         net (fo=8, routed)           0.777     8.028    receiveData/receive_clk/count
    SLICE_X39Y48         FDCE                                         r  receiveData/receive_clk/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  receiveData/receive_clk/count_reg[3]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X39Y48         FDCE (Setup_fdce_C_CE)      -0.205    14.727    receiveData/receive_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  6.699    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.002ns (33.688%)  route 1.972ns (66.312%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  receiveData/receive_clk/count_2_reg[0]/Q
                         net (fo=8, routed)           0.840     6.432    receiveData/receive_clk/count_2_reg[0]
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.153     6.585 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=3, routed)           0.613     7.198    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I2_O)        0.331     7.529 r  receiveData/receive_clk/count_2[5]_i_1/O
                         net (fo=6, routed)           0.520     8.049    receiveData/receive_clk/count_2
    SLICE_X39Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[4]/C
                         clock pessimism              0.276    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X39Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.813    receiveData/receive_clk/count_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.002ns (35.612%)  route 1.812ns (64.388%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  receiveData/receive_clk/count_2_reg[0]/Q
                         net (fo=8, routed)           0.840     6.432    receiveData/receive_clk/count_2_reg[0]
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.153     6.585 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=3, routed)           0.335     6.920    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.331     7.251 r  receiveData/receive_clk/count[7]_i_1/O
                         net (fo=8, routed)           0.637     7.889    receiveData/receive_clk/count
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[6]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X39Y49         FDCE (Setup_fdce_C_CE)      -0.205    14.727    receiveData/receive_clk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 receiveData/receive_clk/count_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.002ns (35.612%)  route 1.812ns (64.388%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.554     5.075    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.518     5.593 f  receiveData/receive_clk/count_2_reg[0]/Q
                         net (fo=8, routed)           0.840     6.432    receiveData/receive_clk/count_2_reg[0]
    SLICE_X38Y51         LUT5 (Prop_lut5_I2_O)        0.153     6.585 f  receiveData/receive_clk/count[7]_i_3/O
                         net (fo=3, routed)           0.335     6.920    receiveData/receive_clk/count[7]_i_3_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I2_O)        0.331     7.251 r  receiveData/receive_clk/count[7]_i_1/O
                         net (fo=8, routed)           0.637     7.889    receiveData/receive_clk/count
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[7]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X39Y49         FDCE (Setup_fdce_C_CE)      -0.205    14.727    receiveData/receive_clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.704ns (22.741%)  route 2.392ns (77.259%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  clk_115200/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  clk_115200/count_reg[2]/Q
                         net (fo=6, routed)           1.173     6.716    clk_115200/count[2]
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.840 r  clk_115200/count[8]_i_2/O
                         net (fo=10, routed)          1.219     8.059    clk_115200/count[8]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I1_O)        0.124     8.183 r  clk_115200/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.183    clk_115200/count[7]_i_1__0_n_0
    SLICE_X32Y47         FDCE                                         r  clk_115200/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  clk_115200/count_reg[7]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.032    15.059    clk_115200/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.894ns  (required time - arrival time)
  Source:                 clk_115200/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_115200/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.729ns (23.360%)  route 2.392ns (76.640%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  clk_115200/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  clk_115200/count_reg[2]/Q
                         net (fo=6, routed)           1.173     6.716    clk_115200/count[2]
    SLICE_X31Y47         LUT6 (Prop_lut6_I3_O)        0.124     6.840 r  clk_115200/count[8]_i_2/O
                         net (fo=10, routed)          1.219     8.059    clk_115200/count[8]_i_2_n_0
    SLICE_X32Y47         LUT5 (Prop_lut5_I0_O)        0.149     8.208 r  clk_115200/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.208    clk_115200/count[8]_i_1_n_0
    SLICE_X32Y47         FDCE                                         r  clk_115200/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  clk_115200/count_reg[8]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)        0.075    15.102    clk_115200/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  6.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 receiveData/receive_clk/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/clk_230400Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  receiveData/receive_clk/count_reg[6]/Q
                         net (fo=10, routed)          0.123     1.711    receiveData/receive_clk/count_reg_n_0_[6]
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.756 r  receiveData/receive_clk/clk_230400Hz_i_1/O
                         net (fo=1, routed)           0.000     1.756    receiveData/receive_clk/clk_230400Hz_i_1_n_0
    SLICE_X38Y49         FDCE                                         r  receiveData/receive_clk/clk_230400Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  receiveData/receive_clk/clk_230400Hz_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.120     1.580    receiveData/receive_clk/clk_230400Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 receiveData/receive_clk/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.529%)  route 0.297ns (61.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  receiveData/receive_clk/count_reg[6]/Q
                         net (fo=10, routed)          0.185     1.773    receiveData/receive_clk/count_reg_n_0_[6]
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  receiveData/receive_clk/count_2[5]_i_1/O
                         net (fo=6, routed)           0.112     1.930    receiveData/receive_clk/count_2
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDCE (Hold_fdce_C_CE)       -0.016     1.698    receiveData/receive_clk/count_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 receiveData/receive_clk/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.529%)  route 0.297ns (61.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  receiveData/receive_clk/count_reg[6]/Q
                         net (fo=10, routed)          0.185     1.773    receiveData/receive_clk/count_reg_n_0_[6]
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  receiveData/receive_clk/count_2[5]_i_1/O
                         net (fo=6, routed)           0.112     1.930    receiveData/receive_clk/count_2
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[1]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDCE (Hold_fdce_C_CE)       -0.016     1.698    receiveData/receive_clk/count_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 receiveData/receive_clk/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.529%)  route 0.297ns (61.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  receiveData/receive_clk/count_reg[6]/Q
                         net (fo=10, routed)          0.185     1.773    receiveData/receive_clk/count_reg_n_0_[6]
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  receiveData/receive_clk/count_2[5]_i_1/O
                         net (fo=6, routed)           0.112     1.930    receiveData/receive_clk/count_2
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[2]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDCE (Hold_fdce_C_CE)       -0.016     1.698    receiveData/receive_clk/count_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 receiveData/receive_clk/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.529%)  route 0.297ns (61.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  receiveData/receive_clk/count_reg[6]/Q
                         net (fo=10, routed)          0.185     1.773    receiveData/receive_clk/count_reg_n_0_[6]
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  receiveData/receive_clk/count_2[5]_i_1/O
                         net (fo=6, routed)           0.112     1.930    receiveData/receive_clk/count_2
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDCE (Hold_fdce_C_CE)       -0.016     1.698    receiveData/receive_clk/count_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 receiveData/receive_clk/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.529%)  route 0.297ns (61.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  receiveData/receive_clk/count_reg[6]/Q
                         net (fo=10, routed)          0.185     1.773    receiveData/receive_clk/count_reg_n_0_[6]
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  receiveData/receive_clk/count_2[5]_i_1/O
                         net (fo=6, routed)           0.112     1.930    receiveData/receive_clk/count_2
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDCE (Hold_fdce_C_CE)       -0.016     1.698    receiveData/receive_clk/count_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 receiveData/receive_clk/count_2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  receiveData/receive_clk/count_2_reg[5]/Q
                         net (fo=5, routed)           0.149     1.758    receiveData/receive_clk/count_2_reg[5]
    SLICE_X38Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  receiveData/receive_clk/count_2[5]_i_2/O
                         net (fo=1, routed)           0.000     1.803    receiveData/receive_clk/p_0_in__0[5]
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.121     1.566    receiveData/receive_clk/count_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 receiveData/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.355ns  (logic 0.188ns (52.927%)  route 0.167ns (47.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 r  receiveData/count_reg[0]/Q
                         net (fo=4, routed)           0.167     6.760    receiveData/count_reg_n_0_[0]
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.042     6.802 r  receiveData/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.802    receiveData/p_0_in[1]
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.447    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.114     6.561    receiveData/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.561    
                         arrival time                           6.802    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 receiveData/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.763%)  route 0.169ns (47.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 r  receiveData/count_reg[0]/Q
                         net (fo=4, routed)           0.169     6.762    receiveData/count_reg_n_0_[0]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.043     6.805 r  receiveData/count[3]_i_3/O
                         net (fo=1, routed)           0.000     6.805    receiveData/p_0_in[3]
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.447    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.114     6.561    receiveData/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.561    
                         arrival time                           6.805    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 receiveData/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.358ns  (logic 0.191ns (53.321%)  route 0.167ns (46.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.146     6.593 f  receiveData/count_reg[0]/Q
                         net (fo=4, routed)           0.167     6.760    receiveData/count_reg_n_0_[0]
    SLICE_X39Y47         LUT1 (Prop_lut1_I0_O)        0.045     6.805 r  receiveData/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.805    receiveData/p_0_in[0]
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.447    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.098     6.545    receiveData/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.545    
                         arrival time                           6.805    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   clk_115200/clk_115200Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   clk_115200/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   clk_115200/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   clk_115200/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clk_115200/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_115200/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clk_115200/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_115200/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_115200/count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/clk_115200Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/clk_115200Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_115200/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_115200/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/clk_115200Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/clk_115200Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_115200/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_115200/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clk_115200/count_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/state_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.649ns  (logic 0.524ns (31.769%)  route 1.125ns (68.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524    10.611 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          1.125    11.737    receiveData/receive_clk/AR[0]
    SLICE_X38Y50         FDPE                                         f  receiveData/receive_clk/state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y50         FDPE                                         r  receiveData/receive_clk/state_reg/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y50         FDPE (Recov_fdpe_C_PRE)     -0.361    14.560    receiveData/receive_clk/state_reg
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.490ns  (logic 0.524ns (35.169%)  route 0.966ns (64.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524    10.611 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.966    11.577    receiveData/receive_clk/AR[0]
    SLICE_X39Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[4]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.516    receiveData/receive_clk/count_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.490ns  (logic 0.524ns (35.169%)  route 0.966ns (64.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524    10.611 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.966    11.577    receiveData/receive_clk/AR[0]
    SLICE_X38Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y51         FDCE (Recov_fdce_C_CLR)     -0.361    14.560    receiveData/receive_clk/count_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.490ns  (logic 0.524ns (35.169%)  route 0.966ns (64.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524    10.611 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.966    11.577    receiveData/receive_clk/AR[0]
    SLICE_X38Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y51         FDCE (Recov_fdce_C_CLR)     -0.361    14.560    receiveData/receive_clk/count_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.490ns  (logic 0.524ns (35.169%)  route 0.966ns (64.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524    10.611 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.966    11.577    receiveData/receive_clk/AR[0]
    SLICE_X38Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y51         FDCE (Recov_fdce_C_CLR)     -0.319    14.602    receiveData/receive_clk/count_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.490ns  (logic 0.524ns (35.169%)  route 0.966ns (64.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524    10.611 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.966    11.577    receiveData/receive_clk/AR[0]
    SLICE_X38Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y51         FDCE (Recov_fdce_C_CLR)     -0.319    14.602    receiveData/receive_clk/count_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.490ns  (logic 0.524ns (35.169%)  route 0.966ns (64.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524    10.611 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.966    11.577    receiveData/receive_clk/AR[0]
    SLICE_X38Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.436    14.777    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X38Y51         FDCE (Recov_fdce_C_CLR)     -0.319    14.602    receiveData/receive_clk/count_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.358ns  (logic 0.524ns (38.595%)  route 0.834ns (61.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524    10.611 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.834    11.445    receiveData/receive_clk/AR[0]
    SLICE_X39Y49         FDCE                                         f  receiveData/receive_clk/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[6]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDCE (Recov_fdce_C_CLR)     -0.405    14.622    receiveData/receive_clk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.358ns  (logic 0.524ns (38.595%)  route 0.834ns (61.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524    10.611 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.834    11.445    receiveData/receive_clk/AR[0]
    SLICE_X39Y49         FDCE                                         f  receiveData/receive_clk/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  receiveData/receive_clk/count_reg[7]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDCE (Recov_fdce_C_CLR)     -0.405    14.622    receiveData/receive_clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/clk_230400Hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.358ns  (logic 0.524ns (38.595%)  route 0.834ns (61.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 10.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566    10.087    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.524    10.611 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.834    11.445    receiveData/receive_clk/AR[0]
    SLICE_X38Y49         FDCE                                         f  receiveData/receive_clk/clk_230400Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  receiveData/receive_clk/clk_230400Hz_reg/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X38Y49         FDCE (Recov_fdce_C_CLR)     -0.319    14.708    receiveData/receive_clk/clk_230400Hz_reg
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  3.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.329ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.564ns  (logic 0.167ns (29.612%)  route 0.397ns (70.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.167     6.614 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.397     7.011    receiveData/receive_clk/AR[0]
    SLICE_X38Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[0]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.035     1.749    
    SLICE_X38Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.682    receiveData/receive_clk/count_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           7.011    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.564ns  (logic 0.167ns (29.612%)  route 0.397ns (70.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.167     6.614 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.397     7.011    receiveData/receive_clk/AR[0]
    SLICE_X38Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[1]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.035     1.749    
    SLICE_X38Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.682    receiveData/receive_clk/count_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           7.011    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.564ns  (logic 0.167ns (29.612%)  route 0.397ns (70.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.167     6.614 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.397     7.011    receiveData/receive_clk/AR[0]
    SLICE_X38Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[2]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.035     1.749    
    SLICE_X38Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.682    receiveData/receive_clk/count_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           7.011    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.564ns  (logic 0.167ns (29.612%)  route 0.397ns (70.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.167     6.614 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.397     7.011    receiveData/receive_clk/AR[0]
    SLICE_X38Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[3]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.035     1.749    
    SLICE_X38Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.682    receiveData/receive_clk/count_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           7.011    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.564ns  (logic 0.167ns (29.612%)  route 0.397ns (70.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.167     6.614 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.397     7.011    receiveData/receive_clk/AR[0]
    SLICE_X38Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[5]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.035     1.749    
    SLICE_X38Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.682    receiveData/receive_clk/count_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           7.011    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.354ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_2_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.564ns  (logic 0.167ns (29.612%)  route 0.397ns (70.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.167     6.614 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.397     7.011    receiveData/receive_clk/AR[0]
    SLICE_X39Y51         FDCE                                         f  receiveData/receive_clk/count_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y51         FDCE                                         r  receiveData/receive_clk/count_2_reg[4]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.035     1.749    
    SLICE_X39Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.657    receiveData/receive_clk/count_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           7.011    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.398ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/state_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.629ns  (logic 0.167ns (26.533%)  route 0.462ns (73.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.167     6.614 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.462     7.077    receiveData/receive_clk/AR[0]
    SLICE_X38Y50         FDPE                                         f  receiveData/receive_clk/state_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.958    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y50         FDPE                                         r  receiveData/receive_clk/state_reg/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.035     1.749    
    SLICE_X38Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     1.678    receiveData/receive_clk/state_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           7.077    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.453ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.437ns  (logic 0.167ns (38.227%)  route 0.270ns (61.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.167     6.614 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.270     6.884    receiveData/receive_clk/AR[0]
    SLICE_X38Y48         FDCE                                         f  receiveData/receive_clk/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  receiveData/receive_clk/count_reg[4]/C
                         clock pessimism             -0.497     1.463    
                         clock uncertainty            0.035     1.498    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.431    receiveData/receive_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           6.884    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.437ns  (logic 0.167ns (38.227%)  route 0.270ns (61.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.167     6.614 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.270     6.884    receiveData/receive_clk/AR[0]
    SLICE_X38Y48         FDCE                                         f  receiveData/receive_clk/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X38Y48         FDCE                                         r  receiveData/receive_clk/count_reg[5]/C
                         clock pessimism             -0.497     1.463    
                         clock uncertainty            0.035     1.498    
    SLICE_X38Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.431    receiveData/receive_clk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           6.884    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.478ns  (arrival time - required time)
  Source:                 receiveData/reset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiveData/receive_clk/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.437ns  (logic 0.167ns (38.227%)  route 0.270ns (61.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     6.447    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.167     6.614 f  receiveData/reset_reg/Q
                         net (fo=17, routed)          0.270     6.884    receiveData/receive_clk/AR[0]
    SLICE_X39Y48         FDCE                                         f  receiveData/receive_clk/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    receiveData/receive_clk/clk_IBUF_BUFG
    SLICE_X39Y48         FDCE                                         r  receiveData/receive_clk/count_reg[0]/C
                         clock pessimism             -0.497     1.463    
                         clock uncertainty            0.035     1.498    
    SLICE_X39Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.406    receiveData/receive_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           6.884    
  -------------------------------------------------------------------
                         slack                                  5.478    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiveData/parallel_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.700ns  (logic 4.582ns (47.241%)  route 5.118ns (52.759%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE                         0.000     0.000 r  receiveData/parallel_out_reg[4]/C
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  receiveData/parallel_out_reg[4]/Q
                         net (fo=1, routed)           1.038     1.460    displayReceivedData/hex_generator/Q[4]
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.299     1.759 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.840     2.599    displayReceivedData/inst1/seg[6]_1
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.149     2.748 r  displayReceivedData/inst1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.240     5.988    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     9.700 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.700    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.696ns  (logic 4.451ns (45.900%)  route 5.246ns (54.100%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=9, routed)           1.010     1.466    displayReceivedData/hex_generator/seg_OBUF[0]_inst_i_1[1]
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124     1.590 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.062     2.652    displayReceivedData/inst1/seg[6]
    SLICE_X36Y40         LUT4 (Prop_lut4_I0_O)        0.152     2.804 r  displayReceivedData/inst1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.174     5.978    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719     9.696 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.696    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveData/parallel_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.688ns  (logic 4.614ns (47.621%)  route 5.075ns (52.379%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE                         0.000     0.000 r  receiveData/parallel_out_reg[4]/C
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  receiveData/parallel_out_reg[4]/Q
                         net (fo=1, routed)           1.038     1.460    displayReceivedData/hex_generator/Q[4]
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.299     1.759 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.838     2.597    displayReceivedData/inst1/seg[6]_1
    SLICE_X36Y40         LUT4 (Prop_lut4_I2_O)        0.154     2.751 r  displayReceivedData/inst1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.198     5.950    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739     9.688 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.688    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.650ns  (logic 4.235ns (43.890%)  route 5.415ns (56.110%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=9, routed)           1.010     1.466    displayReceivedData/hex_generator/seg_OBUF[0]_inst_i_1[1]
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124     1.590 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.886     2.476    displayReceivedData/inst1/seg[6]
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124     2.600 r  displayReceivedData/inst1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.519     6.119    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.650 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.650    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.339ns  (logic 4.233ns (45.327%)  route 5.106ns (54.673%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=9, routed)           1.010     1.466    displayReceivedData/hex_generator/seg_OBUF[0]_inst_i_1[1]
    SLICE_X37Y41         LUT4 (Prop_lut4_I1_O)        0.124     1.590 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.062     2.652    displayReceivedData/inst1/seg[6]
    SLICE_X36Y40         LUT4 (Prop_lut4_I0_O)        0.124     2.776 r  displayReceivedData/inst1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.034     5.810    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.339 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.339    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveData/parallel_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.309ns  (logic 4.380ns (47.052%)  route 4.929ns (52.948%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE                         0.000     0.000 r  receiveData/parallel_out_reg[4]/C
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.422     0.422 f  receiveData/parallel_out_reg[4]/Q
                         net (fo=1, routed)           1.038     1.460    displayReceivedData/hex_generator/Q[4]
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.299     1.759 f  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.838     2.597    displayReceivedData/inst1/seg[6]_1
    SLICE_X36Y40         LUT4 (Prop_lut4_I1_O)        0.124     2.721 r  displayReceivedData/inst1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.053     5.774    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.309 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.309    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveData/parallel_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.864ns  (logic 4.365ns (49.243%)  route 4.499ns (50.757%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE                         0.000     0.000 r  receiveData/parallel_out_reg[4]/C
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  receiveData/parallel_out_reg[4]/Q
                         net (fo=1, routed)           1.038     1.460    displayReceivedData/hex_generator/Q[4]
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.299     1.759 r  displayReceivedData/hex_generator/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.840     2.599    displayReceivedData/inst1/seg[6]_1
    SLICE_X36Y40         LUT4 (Prop_lut4_I3_O)        0.124     2.723 r  displayReceivedData/inst1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.622     5.344    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.864 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.864    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 4.318ns (51.423%)  route 4.079ns (48.577%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[1]/C
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  displayReceivedData/an_sel/cnt_reg[1]/Q
                         net (fo=9, routed)           0.929     1.385    displayReceivedData/an_sel/Q[1]
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.150     1.535 r  displayReceivedData/an_sel/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.150     4.685    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     8.398 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.398    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/output_data_serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 4.008ns (49.489%)  route 4.091ns (50.511%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE                         0.000     0.000 r  sendData/output_data_serial_reg/C
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sendData/output_data_serial_reg/Q
                         net (fo=1, routed)           4.091     4.609    TX_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     8.099 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000     8.099    TX
    G2                                                                r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/an_sel/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.069ns  (logic 4.313ns (53.453%)  route 3.756ns (46.547%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE                         0.000     0.000 r  displayReceivedData/an_sel/cnt_reg[0]/C
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  displayReceivedData/an_sel/cnt_reg[0]/Q
                         net (fo=10, routed)          0.836     1.292    displayReceivedData/an_sel/Q[0]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.152     1.444 r  displayReceivedData/an_sel/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.919     4.364    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.069 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.069    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiveData/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/parallel_out_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.146ns (54.502%)  route 0.122ns (45.498%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE                         0.000     0.000 r  receiveData/shift_reg_reg[5]/C
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiveData/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.122     0.268    receiveData/shift_reg__0[5]
    SLICE_X37Y38         FDRE                                         r  receiveData/parallel_out_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveData/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/parallel_out_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.146ns (53.450%)  route 0.127ns (46.550%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE                         0.000     0.000 r  receiveData/shift_reg_reg[0]/C
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiveData/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.127     0.273    receiveData/shift_reg__0[0]
    SLICE_X37Y38         FDRE                                         r  receiveData/parallel_out_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/slowclk/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            displayReceivedData/slowclk/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.377%)  route 0.107ns (36.623%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE                         0.000     0.000 r  displayReceivedData/slowclk/count_reg[7]/C
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  displayReceivedData/slowclk/count_reg[7]/Q
                         net (fo=10, routed)          0.107     0.248    displayReceivedData/slowclk/count_reg_n_0_[7]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.293 r  displayReceivedData/slowclk/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.293    displayReceivedData/slowclk/count[2]_i_1__2_n_0
    SLICE_X33Y46         FDCE                                         r  displayReceivedData/slowclk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.609%)  route 0.131ns (44.391%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE                         0.000     0.000 r  sendData/FSM_onehot_state_reg[3]/C
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sendData/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.131     0.295    sendData/FSM_onehot_state_reg_n_0_[3]
    SLICE_X34Y48         FDRE                                         r  sendData/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayReceivedData/slowclk/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            displayReceivedData/slowclk/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.736%)  route 0.110ns (37.264%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE                         0.000     0.000 r  displayReceivedData/slowclk/count_reg[7]/C
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  displayReceivedData/slowclk/count_reg[7]/Q
                         net (fo=10, routed)          0.110     0.251    displayReceivedData/slowclk/count_reg_n_0_[7]
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.045     0.296 r  displayReceivedData/slowclk/count[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.296    displayReceivedData/slowclk/count[3]_i_1__2_n_0
    SLICE_X33Y46         FDCE                                         r  displayReceivedData/slowclk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveData/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/parallel_out_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.146ns (47.634%)  route 0.161ns (52.366%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE                         0.000     0.000 r  receiveData/shift_reg_reg[3]/C
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiveData/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.161     0.307    receiveData/shift_reg__0[3]
    SLICE_X37Y38         FDRE                                         r  receiveData/parallel_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.146ns (46.690%)  route 0.167ns (53.310%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  receiveData/FSM_onehot_state_reg[0]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiveData/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.167     0.313    receiveData/bit_index0
    SLICE_X36Y38         FDRE                                         r  receiveData/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sendData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sendData/button_sync1_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.164ns (52.139%)  route 0.151ns (47.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE                         0.000     0.000 r  sendData/FSM_onehot_state_reg[0]/C
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sendData/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.151     0.315    sendData/button_sync1
    SLICE_X33Y48         FDRE                                         r  sendData/button_sync1_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveData/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/parallel_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.146ns (45.962%)  route 0.172ns (54.038%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE                         0.000     0.000 r  receiveData/shift_reg_reg[0]/C
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiveData/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.172     0.318    receiveData/shift_reg__0[0]
    SLICE_X36Y41         FDRE                                         r  receiveData/parallel_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiveData/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/parallel_out_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.146ns (44.877%)  route 0.179ns (55.123%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE                         0.000     0.000 r  receiveData/shift_reg_reg[4]/C
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiveData/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.179     0.325    receiveData/shift_reg__0[4]
    SLICE_X37Y38         FDRE                                         r  receiveData/parallel_out_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            receiveData/RX_sync1_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.633ns  (logic 1.453ns (31.370%)  route 3.179ns (68.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 9.787 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  RX_IBUF_inst/O
                         net (fo=13, routed)          3.179     4.633    receiveData/RX_IBUF
    SLICE_X38Y47         FDRE                                         r  receiveData/RX_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     9.787    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/RX_sync1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.454ns (31.532%)  route 3.157ns (68.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.157     4.611    clk_115200/AR[0]
    SLICE_X32Y47         FDCE                                         f  clk_115200/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  clk_115200/count_reg[4]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.454ns (31.532%)  route 3.157ns (68.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.157     4.611    clk_115200/AR[0]
    SLICE_X32Y47         FDCE                                         f  clk_115200/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  clk_115200/count_reg[6]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.454ns (31.532%)  route 3.157ns (68.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.157     4.611    clk_115200/AR[0]
    SLICE_X32Y47         FDCE                                         f  clk_115200/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  clk_115200/count_reg[7]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.454ns (31.532%)  route 3.157ns (68.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          3.157     4.611    clk_115200/AR[0]
    SLICE_X32Y47         FDCE                                         f  clk_115200/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  clk_115200/count_reg[8]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/clk_115200Hz_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.429ns  (logic 1.454ns (32.821%)  route 2.976ns (67.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          2.976     4.429    clk_115200/AR[0]
    SLICE_X32Y48         FDCE                                         f  clk_115200/clk_115200Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  clk_115200/clk_115200Hz_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.429ns  (logic 1.454ns (32.821%)  route 2.976ns (67.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          2.976     4.429    clk_115200/AR[0]
    SLICE_X32Y48         FDCE                                         f  clk_115200/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  clk_115200/count_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.429ns  (logic 1.454ns (32.821%)  route 2.976ns (67.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          2.976     4.429    clk_115200/AR[0]
    SLICE_X32Y48         FDCE                                         f  clk_115200/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  clk_115200/count_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.429ns  (logic 1.454ns (32.821%)  route 2.976ns (67.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          2.976     4.429    clk_115200/AR[0]
    SLICE_X32Y48         FDCE                                         f  clk_115200/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  clk_115200/count_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.286ns  (logic 1.454ns (33.920%)  route 2.832ns (66.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          2.832     4.286    clk_115200/AR[0]
    SLICE_X31Y47         FDCE                                         f  clk_115200/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446     4.787    clk_115200/clk_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  clk_115200/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiveData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/count_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.191ns (24.490%)  route 0.589ns (75.510%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  receiveData/FSM_onehot_state_reg[0]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiveData/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.375     0.521    receiveData/bit_index0
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.566 r  receiveData/count[3]_i_1__0/O
                         net (fo=5, routed)           0.213     0.780    receiveData/count[3]_i_1__0_n_0
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 receiveData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/count_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.191ns (24.490%)  route 0.589ns (75.510%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  receiveData/FSM_onehot_state_reg[0]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiveData/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.375     0.521    receiveData/bit_index0
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.566 r  receiveData/count[3]_i_1__0/O
                         net (fo=5, routed)           0.213     0.780    receiveData/count[3]_i_1__0_n_0
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 receiveData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/count_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.191ns (24.490%)  route 0.589ns (75.510%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  receiveData/FSM_onehot_state_reg[0]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiveData/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.375     0.521    receiveData/bit_index0
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.566 r  receiveData/count[3]_i_1__0/O
                         net (fo=5, routed)           0.213     0.780    receiveData/count[3]_i_1__0_n_0
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 receiveData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/count_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.191ns (24.490%)  route 0.589ns (75.510%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  receiveData/FSM_onehot_state_reg[0]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiveData/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.375     0.521    receiveData/bit_index0
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.566 r  receiveData/count[3]_i_1__0/O
                         net (fo=5, routed)           0.213     0.780    receiveData/count[3]_i_1__0_n_0
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  receiveData/count_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 receiveData/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiveData/reset_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.236ns (28.784%)  route 0.584ns (71.216%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  receiveData/FSM_onehot_state_reg[0]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  receiveData/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.375     0.521    receiveData/bit_index0
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.566 r  receiveData/count[3]_i_1__0/O
                         net (fo=5, routed)           0.208     0.775    receiveData/count[3]_i_1__0_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.820 r  receiveData/reset_i_1/O
                         net (fo=1, routed)           0.000     0.820    receiveData/reset_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     6.960    receiveData/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  receiveData/reset_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.222ns (14.483%)  route 1.310ns (85.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.310     1.532    clk_115200/AR[0]
    SLICE_X31Y47         FDCE                                         f  clk_115200/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_115200/clk_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  clk_115200/count_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.222ns (14.483%)  route 1.310ns (85.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.310     1.532    clk_115200/AR[0]
    SLICE_X31Y47         FDCE                                         f  clk_115200/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_115200/clk_IBUF_BUFG
    SLICE_X31Y47         FDCE                                         r  clk_115200/count_reg[5]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/clk_115200Hz_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.222ns (14.127%)  route 1.349ns (85.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.349     1.571    clk_115200/AR[0]
    SLICE_X32Y48         FDCE                                         f  clk_115200/clk_115200Hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  clk_115200/clk_115200Hz_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.222ns (14.127%)  route 1.349ns (85.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.349     1.571    clk_115200/AR[0]
    SLICE_X32Y48         FDCE                                         f  clk_115200/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  clk_115200/count_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            clk_115200/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.222ns (14.127%)  route 1.349ns (85.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=10, routed)          1.349     1.571    clk_115200/AR[0]
    SLICE_X32Y48         FDCE                                         f  clk_115200/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    clk_115200/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  clk_115200/count_reg[1]/C





