 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : sub_32bit_mini
Version: T-2022.03-SP2
Date   : Mon May 12 15:09:41 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b[26] (input port)
  Endpoint: overflow (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_mini     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  b[26] (in)                                              0.00      0.00       0.00 r
  b[26] (net)                                   5                   0.00       0.00 r
  sub_0_root_sub_1_root_add_11_U399/ZN (INV_X1)           0.00      0.02       0.02 f
  sub_0_root_sub_1_root_add_11_n279 (net)       1                   0.00       0.02 f
  sub_0_root_sub_1_root_add_11_U123/ZN (OR2_X1)           0.01      0.05       0.07 f
  sub_0_root_sub_1_root_add_11_n272 (net)       1                   0.00       0.07 f
  sub_0_root_sub_1_root_add_11_U410/ZN (OAI21_X1)         0.02      0.03       0.10 r
  sub_0_root_sub_1_root_add_11_n267 (net)       1                   0.00       0.10 r
  sub_0_root_sub_1_root_add_11_U395/ZN (OAI21_X1)         0.01      0.03       0.14 f
  sub_0_root_sub_1_root_add_11_n261 (net)       2                   0.00       0.14 f
  sub_0_root_sub_1_root_add_11_U513/ZN (NAND3_X1)         0.01      0.03       0.17 r
  sub_0_root_sub_1_root_add_11_n258 (net)       2                   0.00       0.17 r
  sub_0_root_sub_1_root_add_11_U186/ZN (NAND2_X1)         0.01      0.03       0.20 f
  sub_0_root_sub_1_root_add_11_n203 (net)       1                   0.00       0.20 f
  sub_0_root_sub_1_root_add_11_U185/ZN (AOI21_X1)         0.02      0.04       0.24 r
  sub_0_root_sub_1_root_add_11_n198 (net)       1                   0.00       0.24 r
  sub_0_root_sub_1_root_add_11_U493/ZN (NAND2_X1)         0.01      0.03       0.27 f
  sub_0_root_sub_1_root_add_11_n197 (net)       1                   0.00       0.27 f
  sub_0_root_sub_1_root_add_11_U454/ZN (NOR2_X1)          0.02      0.04       0.31 r
  sub_0_root_sub_1_root_add_11_n195 (net)       1                   0.00       0.31 r
  sub_0_root_sub_1_root_add_11_U453/ZN (XNOR2_X1)         0.02      0.06       0.37 r
  diff[31] (net)                                2                   0.00       0.37 r
  U7/ZN (XNOR2_X1)                                        0.02      0.06       0.43 r
  n4 (net)                                      1                   0.00       0.43 r
  U6/ZN (NOR2_X1)                                         0.01      0.02       0.45 f
  overflow (net)                                1                   0.00       0.45 f
  overflow (out)                                          0.01      0.00       0.45 f
  data arrival time                                                            0.45

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


  Startpoint: b[12] (input port)
  Endpoint: diff[21] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_mini     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  b[12] (in)                                              0.00      0.00       0.00 r
  b[12] (net)                                   3                   0.00       0.00 r
  sub_0_root_sub_1_root_add_11_U287/ZN (INV_X1)           0.00      0.02       0.02 f
  sub_0_root_sub_1_root_add_11_n467 (net)       1                   0.00       0.02 f
  sub_0_root_sub_1_root_add_11_U375/ZN (AND2_X2)          0.01      0.04       0.06 f
  sub_0_root_sub_1_root_add_11_n142 (net)       3                   0.00       0.06 f
  sub_0_root_sub_1_root_add_11_U379/ZN (AND2_X1)          0.01      0.04       0.10 f
  sub_0_root_sub_1_root_add_11_n405 (net)       2                   0.00       0.10 f
  sub_0_root_sub_1_root_add_11_U418/ZN (OAI21_X1)         0.02      0.04       0.14 r
  sub_0_root_sub_1_root_add_11_n215 (net)       1                   0.00       0.14 r
  sub_0_root_sub_1_root_add_11_U535/ZN (INV_X1)           0.01      0.03       0.17 f
  sub_0_root_sub_1_root_add_11_n318 (net)       3                   0.00       0.17 f
  sub_0_root_sub_1_root_add_11_U445/ZN (NOR2_X1)          0.02      0.04       0.21 r
  sub_0_root_sub_1_root_add_11_n400 (net)       1                   0.00       0.21 r
  sub_0_root_sub_1_root_add_11_U429/ZN (NAND4_X1)         0.02      0.05       0.26 f
  sub_0_root_sub_1_root_add_11_n230 (net)       2                   0.00       0.26 f
  sub_0_root_sub_1_root_add_11_U528/ZN (INV_X1)           0.02      0.05       0.31 r
  sub_0_root_sub_1_root_add_11_n285 (net)       4                   0.00       0.31 r
  sub_0_root_sub_1_root_add_11_U475/ZN (OAI21_X1)         0.01      0.03       0.34 f
  sub_0_root_sub_1_root_add_11_n342 (net)       1                   0.00       0.34 f
  sub_0_root_sub_1_root_add_11_U460/ZN (NAND2_X1)         0.01      0.03       0.37 r
  sub_0_root_sub_1_root_add_11_n341 (net)       1                   0.00       0.37 r
  sub_0_root_sub_1_root_add_11_U428/ZN (NAND2_X1)         0.01      0.03       0.40 f
  sub_0_root_sub_1_root_add_11_n337 (net)       1                   0.00       0.40 f
  sub_0_root_sub_1_root_add_11_U423/ZN (XNOR2_X1)         0.01      0.05       0.45 f
  diff[21] (net)                                1                   0.00       0.45 f
  diff[21] (out)                                          0.01      0.00       0.45 f
  data arrival time                                                            0.45

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


  Startpoint: a[5] (input port)
  Endpoint: diff[27] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_mini     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  a[5] (in)                                               0.00      0.00       0.00 r
  a[5] (net)                                    5                   0.00       0.00 r
  sub_0_root_sub_1_root_add_11_U276/ZN (INV_X1)           0.00      0.02       0.02 f
  sub_0_root_sub_1_root_add_11_n428 (net)       1                   0.00       0.02 f
  sub_0_root_sub_1_root_add_11_U32/ZN (NAND2_X2)          0.01      0.04       0.06 r
  sub_0_root_sub_1_root_add_11_n503 (net)       4                   0.00       0.06 r
  sub_0_root_sub_1_root_add_11_U108/ZN (NAND4_X1)         0.02      0.05       0.12 f
  sub_0_root_sub_1_root_add_11_n162 (net)       2                   0.00       0.12 f
  sub_0_root_sub_1_root_add_11_U464/ZN (NOR2_X1)          0.01      0.04       0.16 r
  sub_0_root_sub_1_root_add_11_n438 (net)       1                   0.00       0.16 r
  sub_0_root_sub_1_root_add_11_U384/ZN (AND3_X1)          0.01      0.05       0.21 r
  sub_0_root_sub_1_root_add_11_n144 (net)       1                   0.00       0.21 r
  sub_0_root_sub_1_root_add_11_U540/ZN (NOR2_X1)          0.01      0.02       0.23 f
  sub_0_root_sub_1_root_add_11_n399 (net)       1                   0.00       0.23 f
  sub_0_root_sub_1_root_add_11_U429/ZN (NAND4_X1)         0.02      0.03       0.26 r
  sub_0_root_sub_1_root_add_11_n230 (net)       2                   0.00       0.26 r
  sub_0_root_sub_1_root_add_11_U528/ZN (INV_X1)           0.01      0.03       0.30 f
  sub_0_root_sub_1_root_add_11_n285 (net)       4                   0.00       0.30 f
  sub_0_root_sub_1_root_add_11_U473/ZN (OAI21_X1)         0.02      0.04       0.34 r
  sub_0_root_sub_1_root_add_11_n284 (net)       1                   0.00       0.34 r
  sub_0_root_sub_1_root_add_11_U448/ZN (NAND2_X1)         0.01      0.03       0.37 f
  sub_0_root_sub_1_root_add_11_n283 (net)       1                   0.00       0.37 f
  sub_0_root_sub_1_root_add_11_U444/ZN (NAND2_X1)         0.01      0.03       0.40 r
  sub_0_root_sub_1_root_add_11_n280 (net)       1                   0.00       0.40 r
  sub_0_root_sub_1_root_add_11_U403/ZN (XNOR2_X1)         0.01      0.05       0.45 r
  diff[27] (net)                                1                   0.00       0.45 r
  diff[27] (out)                                          0.01      0.00       0.45 r
  data arrival time                                                            0.45

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


  Startpoint: a[5] (input port)
  Endpoint: diff[23] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_mini     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  a[5] (in)                                               0.00      0.00       0.00 r
  a[5] (net)                                    5                   0.00       0.00 r
  sub_0_root_sub_1_root_add_11_U276/ZN (INV_X1)           0.00      0.02       0.02 f
  sub_0_root_sub_1_root_add_11_n428 (net)       1                   0.00       0.02 f
  sub_0_root_sub_1_root_add_11_U32/ZN (NAND2_X2)          0.01      0.04       0.06 r
  sub_0_root_sub_1_root_add_11_n503 (net)       4                   0.00       0.06 r
  sub_0_root_sub_1_root_add_11_U108/ZN (NAND4_X1)         0.02      0.05       0.12 f
  sub_0_root_sub_1_root_add_11_n162 (net)       2                   0.00       0.12 f
  sub_0_root_sub_1_root_add_11_U464/ZN (NOR2_X1)          0.01      0.04       0.16 r
  sub_0_root_sub_1_root_add_11_n438 (net)       1                   0.00       0.16 r
  sub_0_root_sub_1_root_add_11_U384/ZN (AND3_X1)          0.01      0.05       0.21 r
  sub_0_root_sub_1_root_add_11_n144 (net)       1                   0.00       0.21 r
  sub_0_root_sub_1_root_add_11_U540/ZN (NOR2_X1)          0.01      0.02       0.23 f
  sub_0_root_sub_1_root_add_11_n399 (net)       1                   0.00       0.23 f
  sub_0_root_sub_1_root_add_11_U429/ZN (NAND4_X1)         0.02      0.03       0.26 r
  sub_0_root_sub_1_root_add_11_n230 (net)       2                   0.00       0.26 r
  sub_0_root_sub_1_root_add_11_U528/ZN (INV_X1)           0.01      0.03       0.30 f
  sub_0_root_sub_1_root_add_11_n285 (net)       4                   0.00       0.30 f
  sub_0_root_sub_1_root_add_11_U474/ZN (OAI21_X1)         0.02      0.04       0.34 r
  sub_0_root_sub_1_root_add_11_n324 (net)       1                   0.00       0.34 r
  sub_0_root_sub_1_root_add_11_U452/ZN (NAND2_X1)         0.01      0.03       0.37 f
  sub_0_root_sub_1_root_add_11_n323 (net)       1                   0.00       0.37 f
  sub_0_root_sub_1_root_add_11_U438/ZN (NAND2_X1)         0.01      0.03       0.40 r
  sub_0_root_sub_1_root_add_11_n319 (net)       1                   0.00       0.40 r
  sub_0_root_sub_1_root_add_11_U396/ZN (XNOR2_X1)         0.01      0.05       0.45 r
  diff[23] (net)                                1                   0.00       0.45 r
  diff[23] (out)                                          0.01      0.00       0.45 r
  data arrival time                                                            0.45

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


  Startpoint: a[2] (input port)
  Endpoint: diff[28] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_mini     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  a[2] (in)                                               0.00      0.00       0.00 r
  a[2] (net)                                    5                   0.00       0.00 r
  sub_0_root_sub_1_root_add_11_U299/ZN (INV_X1)           0.00      0.02       0.02 f
  sub_0_root_sub_1_root_add_11_n495 (net)       2                   0.00       0.02 f
  sub_0_root_sub_1_root_add_11_U298/ZN (NAND2_X1)         0.02      0.04       0.06 r
  sub_0_root_sub_1_root_add_11_n245 (net)       4                   0.00       0.06 r
  sub_0_root_sub_1_root_add_11_U360/ZN (NAND3_X1)         0.01      0.04       0.10 f
  sub_0_root_sub_1_root_add_11_n403 (net)       1                   0.00       0.10 f
  sub_0_root_sub_1_root_add_11_U172/ZN (NOR2_X1)          0.02      0.05       0.15 r
  sub_0_root_sub_1_root_add_11_n401 (net)       2                   0.00       0.15 r
  sub_0_root_sub_1_root_add_11_U165/ZN (NAND4_X1)         0.03      0.06       0.21 f
  sub_0_root_sub_1_root_add_11_n217 (net)       3                   0.00       0.21 f
  sub_0_root_sub_1_root_add_11_U525/ZN (NAND2_X1)         0.01      0.04       0.25 r
  sub_0_root_sub_1_root_add_11_n315 (net)       1                   0.00       0.25 r
  sub_0_root_sub_1_root_add_11_U171/ZN (NOR3_X1)          0.01      0.02       0.27 f
  sub_0_root_sub_1_root_add_11_n303 (net)       1                   0.00       0.27 f
  sub_0_root_sub_1_root_add_11_U158/ZN (OAI21_X1)         0.03      0.04       0.31 r
  sub_0_root_sub_1_root_add_11_n301 (net)       2                   0.00       0.31 r
  sub_0_root_sub_1_root_add_11_U520/ZN (INV_X1)           0.01      0.03       0.34 f
  sub_0_root_sub_1_root_add_11_n256 (net)       3                   0.00       0.34 f
  sub_0_root_sub_1_root_add_11_U408/ZN (OAI21_X1)         0.02      0.05       0.39 r
  sub_0_root_sub_1_root_add_11_n262 (net)       1                   0.00       0.39 r
  sub_0_root_sub_1_root_add_11_U515/ZN (XNOR2_X1)         0.01      0.05       0.44 r
  diff[28] (net)                                1                   0.00       0.44 r
  diff[28] (out)                                          0.01      0.00       0.45 r
  data arrival time                                                            0.45

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


  Startpoint: a[2] (input port)
  Endpoint: diff[29] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_mini     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  a[2] (in)                                               0.00      0.00       0.00 r
  a[2] (net)                                    5                   0.00       0.00 r
  sub_0_root_sub_1_root_add_11_U299/ZN (INV_X1)           0.00      0.02       0.02 f
  sub_0_root_sub_1_root_add_11_n495 (net)       2                   0.00       0.02 f
  sub_0_root_sub_1_root_add_11_U298/ZN (NAND2_X1)         0.02      0.04       0.06 r
  sub_0_root_sub_1_root_add_11_n245 (net)       4                   0.00       0.06 r
  sub_0_root_sub_1_root_add_11_U360/ZN (NAND3_X1)         0.01      0.04       0.10 f
  sub_0_root_sub_1_root_add_11_n403 (net)       1                   0.00       0.10 f
  sub_0_root_sub_1_root_add_11_U172/ZN (NOR2_X1)          0.02      0.05       0.15 r
  sub_0_root_sub_1_root_add_11_n401 (net)       2                   0.00       0.15 r
  sub_0_root_sub_1_root_add_11_U165/ZN (NAND4_X1)         0.03      0.06       0.21 f
  sub_0_root_sub_1_root_add_11_n217 (net)       3                   0.00       0.21 f
  sub_0_root_sub_1_root_add_11_U525/ZN (NAND2_X1)         0.01      0.04       0.25 r
  sub_0_root_sub_1_root_add_11_n315 (net)       1                   0.00       0.25 r
  sub_0_root_sub_1_root_add_11_U171/ZN (NOR3_X1)          0.01      0.02       0.27 f
  sub_0_root_sub_1_root_add_11_n303 (net)       1                   0.00       0.27 f
  sub_0_root_sub_1_root_add_11_U158/ZN (OAI21_X1)         0.03      0.04       0.31 r
  sub_0_root_sub_1_root_add_11_n301 (net)       2                   0.00       0.31 r
  sub_0_root_sub_1_root_add_11_U520/ZN (INV_X1)           0.01      0.03       0.34 f
  sub_0_root_sub_1_root_add_11_n256 (net)       3                   0.00       0.34 f
  sub_0_root_sub_1_root_add_11_U184/ZN (OAI21_X1)         0.02      0.05       0.39 r
  sub_0_root_sub_1_root_add_11_n252 (net)       1                   0.00       0.39 r
  sub_0_root_sub_1_root_add_11_U512/ZN (XNOR2_X1)         0.01      0.05       0.44 r
  diff[29] (net)                                1                   0.00       0.44 r
  diff[29] (out)                                          0.01      0.00       0.45 r
  data arrival time                                                            0.45

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


  Startpoint: a[2] (input port)
  Endpoint: diff[25] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_mini     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  a[2] (in)                                               0.00      0.00       0.00 r
  a[2] (net)                                    5                   0.00       0.00 r
  sub_0_root_sub_1_root_add_11_U299/ZN (INV_X1)           0.00      0.02       0.02 f
  sub_0_root_sub_1_root_add_11_n495 (net)       2                   0.00       0.02 f
  sub_0_root_sub_1_root_add_11_U298/ZN (NAND2_X1)         0.02      0.04       0.06 r
  sub_0_root_sub_1_root_add_11_n245 (net)       4                   0.00       0.06 r
  sub_0_root_sub_1_root_add_11_U360/ZN (NAND3_X1)         0.01      0.04       0.10 f
  sub_0_root_sub_1_root_add_11_n403 (net)       1                   0.00       0.10 f
  sub_0_root_sub_1_root_add_11_U172/ZN (NOR2_X1)          0.02      0.05       0.15 r
  sub_0_root_sub_1_root_add_11_n401 (net)       2                   0.00       0.15 r
  sub_0_root_sub_1_root_add_11_U165/ZN (NAND4_X1)         0.03      0.06       0.21 f
  sub_0_root_sub_1_root_add_11_n217 (net)       3                   0.00       0.21 f
  sub_0_root_sub_1_root_add_11_U525/ZN (NAND2_X1)         0.01      0.04       0.25 r
  sub_0_root_sub_1_root_add_11_n315 (net)       1                   0.00       0.25 r
  sub_0_root_sub_1_root_add_11_U171/ZN (NOR3_X1)          0.01      0.02       0.27 f
  sub_0_root_sub_1_root_add_11_n303 (net)       1                   0.00       0.27 f
  sub_0_root_sub_1_root_add_11_U158/ZN (OAI21_X1)         0.03      0.04       0.31 r
  sub_0_root_sub_1_root_add_11_n301 (net)       2                   0.00       0.31 r
  sub_0_root_sub_1_root_add_11_U520/ZN (INV_X1)           0.01      0.03       0.34 f
  sub_0_root_sub_1_root_add_11_n256 (net)       3                   0.00       0.34 f
  sub_0_root_sub_1_root_add_11_U394/ZN (OAI21_X1)         0.02      0.05       0.39 r
  sub_0_root_sub_1_root_add_11_n297 (net)       1                   0.00       0.39 r
  sub_0_root_sub_1_root_add_11_U518/ZN (XNOR2_X1)         0.01      0.05       0.44 r
  diff[25] (net)                                1                   0.00       0.44 r
  diff[25] (out)                                          0.01      0.00       0.45 r
  data arrival time                                                            0.45

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


  Startpoint: a[5] (input port)
  Endpoint: diff[22] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_mini     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  a[5] (in)                                               0.00      0.00       0.00 r
  a[5] (net)                                    5                   0.00       0.00 r
  sub_0_root_sub_1_root_add_11_U276/ZN (INV_X1)           0.00      0.02       0.02 f
  sub_0_root_sub_1_root_add_11_n428 (net)       1                   0.00       0.02 f
  sub_0_root_sub_1_root_add_11_U32/ZN (NAND2_X2)          0.01      0.04       0.06 r
  sub_0_root_sub_1_root_add_11_n503 (net)       4                   0.00       0.06 r
  sub_0_root_sub_1_root_add_11_U108/ZN (NAND4_X1)         0.02      0.05       0.12 f
  sub_0_root_sub_1_root_add_11_n162 (net)       2                   0.00       0.12 f
  sub_0_root_sub_1_root_add_11_U464/ZN (NOR2_X1)          0.01      0.04       0.16 r
  sub_0_root_sub_1_root_add_11_n438 (net)       1                   0.00       0.16 r
  sub_0_root_sub_1_root_add_11_U384/ZN (AND3_X1)          0.01      0.05       0.21 r
  sub_0_root_sub_1_root_add_11_n144 (net)       1                   0.00       0.21 r
  sub_0_root_sub_1_root_add_11_U540/ZN (NOR2_X1)          0.01      0.02       0.23 f
  sub_0_root_sub_1_root_add_11_n399 (net)       1                   0.00       0.23 f
  sub_0_root_sub_1_root_add_11_U429/ZN (NAND4_X1)         0.02      0.03       0.26 r
  sub_0_root_sub_1_root_add_11_n230 (net)       2                   0.00       0.26 r
  sub_0_root_sub_1_root_add_11_U11/Z (BUF_X1)             0.02      0.05       0.32 r
  sub_0_root_sub_1_root_add_11_n135 (net)       4                   0.00       0.32 r
  sub_0_root_sub_1_root_add_11_U85/ZN (INV_X1)            0.01      0.03       0.35 f
  sub_0_root_sub_1_root_add_11_n68 (net)        2                   0.00       0.35 f
  sub_0_root_sub_1_root_add_11_U467/ZN (OAI21_X1)         0.02      0.04       0.39 r
  sub_0_root_sub_1_root_add_11_n327 (net)       1                   0.00       0.39 r
  sub_0_root_sub_1_root_add_11_U526/ZN (XNOR2_X1)         0.01      0.05       0.44 r
  diff[22] (net)                                1                   0.00       0.44 r
  diff[22] (out)                                          0.01      0.00       0.45 r
  data arrival time                                                            0.45

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


  Startpoint: a[5] (input port)
  Endpoint: diff[26] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_mini     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  a[5] (in)                                               0.00      0.00       0.00 r
  a[5] (net)                                    5                   0.00       0.00 r
  sub_0_root_sub_1_root_add_11_U276/ZN (INV_X1)           0.00      0.02       0.02 f
  sub_0_root_sub_1_root_add_11_n428 (net)       1                   0.00       0.02 f
  sub_0_root_sub_1_root_add_11_U32/ZN (NAND2_X2)          0.01      0.04       0.06 r
  sub_0_root_sub_1_root_add_11_n503 (net)       4                   0.00       0.06 r
  sub_0_root_sub_1_root_add_11_U108/ZN (NAND4_X1)         0.02      0.05       0.12 f
  sub_0_root_sub_1_root_add_11_n162 (net)       2                   0.00       0.12 f
  sub_0_root_sub_1_root_add_11_U464/ZN (NOR2_X1)          0.01      0.04       0.16 r
  sub_0_root_sub_1_root_add_11_n438 (net)       1                   0.00       0.16 r
  sub_0_root_sub_1_root_add_11_U384/ZN (AND3_X1)          0.01      0.05       0.21 r
  sub_0_root_sub_1_root_add_11_n144 (net)       1                   0.00       0.21 r
  sub_0_root_sub_1_root_add_11_U540/ZN (NOR2_X1)          0.01      0.02       0.23 f
  sub_0_root_sub_1_root_add_11_n399 (net)       1                   0.00       0.23 f
  sub_0_root_sub_1_root_add_11_U429/ZN (NAND4_X1)         0.02      0.03       0.26 r
  sub_0_root_sub_1_root_add_11_n230 (net)       2                   0.00       0.26 r
  sub_0_root_sub_1_root_add_11_U11/Z (BUF_X1)             0.02      0.05       0.32 r
  sub_0_root_sub_1_root_add_11_n135 (net)       4                   0.00       0.32 r
  sub_0_root_sub_1_root_add_11_U85/ZN (INV_X1)            0.01      0.03       0.35 f
  sub_0_root_sub_1_root_add_11_n68 (net)        2                   0.00       0.35 f
  sub_0_root_sub_1_root_add_11_U466/ZN (OAI21_X1)         0.02      0.04       0.39 r
  sub_0_root_sub_1_root_add_11_n288 (net)       1                   0.00       0.39 r
  sub_0_root_sub_1_root_add_11_U516/ZN (XNOR2_X1)         0.01      0.05       0.44 r
  diff[26] (net)                                1                   0.00       0.44 r
  diff[26] (out)                                          0.01      0.00       0.45 r
  data arrival time                                                            0.45

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


  Startpoint: a[2] (input port)
  Endpoint: diff[19] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sub_32bit_mini     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  a[2] (in)                                               0.00      0.00       0.00 r
  a[2] (net)                                    5                   0.00       0.00 r
  sub_0_root_sub_1_root_add_11_U299/ZN (INV_X1)           0.00      0.02       0.02 f
  sub_0_root_sub_1_root_add_11_n495 (net)       2                   0.00       0.02 f
  sub_0_root_sub_1_root_add_11_U298/ZN (NAND2_X1)         0.02      0.04       0.06 r
  sub_0_root_sub_1_root_add_11_n245 (net)       4                   0.00       0.06 r
  sub_0_root_sub_1_root_add_11_U360/ZN (NAND3_X1)         0.01      0.04       0.10 f
  sub_0_root_sub_1_root_add_11_n403 (net)       1                   0.00       0.10 f
  sub_0_root_sub_1_root_add_11_U172/ZN (NOR2_X1)          0.02      0.05       0.15 r
  sub_0_root_sub_1_root_add_11_n401 (net)       2                   0.00       0.15 r
  sub_0_root_sub_1_root_add_11_U165/ZN (NAND4_X1)         0.03      0.06       0.21 f
  sub_0_root_sub_1_root_add_11_n217 (net)       3                   0.00       0.21 f
  sub_0_root_sub_1_root_add_11_U534/ZN (NAND2_X1)         0.01      0.04       0.25 r
  sub_0_root_sub_1_root_add_11_n383 (net)       1                   0.00       0.25 r
  sub_0_root_sub_1_root_add_11_U195/ZN (NOR3_X1)          0.01      0.02       0.27 f
  sub_0_root_sub_1_root_add_11_n379 (net)       1                   0.00       0.27 f
  sub_0_root_sub_1_root_add_11_U193/ZN (OAI21_X1)         0.03      0.05       0.32 r
  sub_0_root_sub_1_root_add_11_n376 (net)       2                   0.00       0.32 r
  sub_0_root_sub_1_root_add_11_U530/ZN (INV_X1)           0.01      0.02       0.34 f
  sub_0_root_sub_1_root_add_11_n375 (net)       1                   0.00       0.34 f
  sub_0_root_sub_1_root_add_11_U413/ZN (OAI21_X1)         0.02      0.04       0.39 r
  sub_0_root_sub_1_root_add_11_n372 (net)       1                   0.00       0.39 r
  sub_0_root_sub_1_root_add_11_U529/ZN (XNOR2_X1)         0.01      0.05       0.44 r
  diff[19] (net)                                1                   0.00       0.44 r
  diff[19] (out)                                          0.01      0.00       0.44 r
  data arrival time                                                            0.44

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.44
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.34


1
