

================================================================
== Vitis HLS Report for 'reduce_basic_ii_is_3'
================================================================
* Date:           Sun Jul 10 12:43:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8196|     8196|  40.980 us|  40.980 us|  8196|  8196|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- basic   |     8194|     8194|        11|          8|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     130|    -|
|Register         |        -|     -|     119|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     119|     162|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_80_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln23_fu_74_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  32|          23|          15|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |accum_01_fu_36                    |   9|          2|   32|         64|
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_accum_01_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_accum_01_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_j_1              |   9|          2|   11|         22|
    |j_fu_40                           |   9|          2|   11|         22|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 130|         27|  123|        253|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_load_reg_139               |  32|   0|   32|          0|
    |accum_01_fu_36               |  32|   0|   32|          0|
    |accum_reg_154                |  32|   0|   32|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln23_reg_130            |   1|   0|    1|          0|
    |j_fu_40                      |  11|   0|   11|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 119|   0|  119|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|ap_return            |  out|   32|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|grp_fu_101_p_din0    |  out|   32|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|grp_fu_101_p_din1    |  out|   32|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|grp_fu_101_p_opcode  |  out|    2|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|grp_fu_101_p_dout0   |   in|   32|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|grp_fu_101_p_ce      |  out|    1|  ap_ctrl_hs|  reduce_basic_ii_is_3|  return value|
|A_address0           |  out|   10|   ap_memory|                     A|         array|
|A_ce0                |  out|    1|   ap_memory|                     A|         array|
|A_q0                 |   in|   32|   ap_memory|                     A|         array|
+---------------------+-----+-----+------------+----------------------+--------------+

