<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>axis_1553.v</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3.1 -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="axis_1553.v"></a><a name="Topic30"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">axis_1553.v</div>
</div>

<a name="Authors"></a><a name="Topic31"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Authors</div>
</div>

<a name="JAY_CONVERTINO"></a><a name="Topic32"></a><div class="CTopic TAuthor LSystemVerilog">
 <div class="CTitle">JAY CONVERTINO</div>
</div>

<a name="Dates"></a><a name="Topic33"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Dates</div>
</div>

<a name="2025/06/24"></a><a name="Topic34"></a><div class="CTopic TDate LSystemVerilog">
 <div class="CTitle">2025/06/24</div>
</div>

<a name="Information"></a><a name="Topic35"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Information</div>
</div>

<a name="Brief"></a><a name="Topic36"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">Brief</div>
 <div class="CBody"><p>AXIS 1553 core</p></div>
</div>

<a name="License_MIT"></a><a name="Topic37"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">License MIT</div>
 <div class="CBody"><p>Copyright 2025 Jay Convertino</p><p>Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the &quot;Software&quot;), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:</p><p>The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.</p><p>THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</p></div>
</div>

<a name="axis_1553"></a><a name="Topic27"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">axis_1553</div>
 <div id="NDPrototype27" class="NDPrototype WideForm"><div class="PSection PParameterSection SystemVerilogStyle"><div class="PParameterCells" data-WideColumnCount="2" data-NarrowColumnCount="1"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/2" style="grid-area:1/1/2/2"><span class="SHKeyword">module</span> axis_1553 #(</div><div class="PParameterCells Nested" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/2" style="grid-area:1/1/2/2"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/2/2/3" data-NarrowGridArea="1/2/2/3" style="grid-area:1/2/2/3">CLOCK_SPEED</div><div class="PDefaultValueSeparator" data-WideGridArea="1/3/2/4" data-NarrowGridArea="1/3/2/4" style="grid-area:1/3/2/4">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="1/4/2/5" style="grid-area:1/4/2/5"><span class="SHNumber">2000000</span>,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="2/1/3/2" data-NarrowGridArea="2/1/3/2" style="grid-area:2/1/3/2"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/2/3/3" data-NarrowGridArea="2/2/3/3" style="grid-area:2/2/3/3">RX_BAUD_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="2/3/3/4" data-NarrowGridArea="2/3/3/4" style="grid-area:2/3/3/4">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/4/3/5" data-NarrowGridArea="2/4/3/5" style="grid-area:2/4/3/5"><span class="SHNumber">0</span>,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="3/1/4/2" data-NarrowGridArea="3/1/4/2" style="grid-area:3/1/4/2"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/2/4/3" data-NarrowGridArea="3/2/4/3" style="grid-area:3/2/4/3">TX_BAUD_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="3/3/4/4" data-NarrowGridArea="3/3/4/4" style="grid-area:3/3/4/4">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/4/4/5" data-NarrowGridArea="3/4/4/5" style="grid-area:3/4/4/5"><span class="SHNumber">0</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/1/5/6" style="grid-area:3/5/4/6">)</div></div><div class="PBeforeParameters RightAlignOnWide FitIntoLeftIndentOnNarrow RightAlignOnNarrow" data-WideGridArea="2/1/3/2" data-NarrowGridArea="3/1/4/2" style="grid-area:2/1/3/2">(</div><div class="PParameterCells Nested" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/2" style="grid-area:1/1/2/2"><span class="SHKeyword">input</span>&nbsp;</div><div class="PType" data-WideGridArea="1/2/2/3" data-NarrowGridArea="1/2/2/3" style="grid-area:1/2/2/3"><span class="SHKeyword">wire</span></div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="1/4/2/5" style="grid-area:1/4/2/5">aclk,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="2/1/3/2" data-NarrowGridArea="2/1/3/2" style="grid-area:2/1/3/2"><span class="SHKeyword">input</span>&nbsp;</div><div class="PType" data-WideGridArea="2/2/3/3" data-NarrowGridArea="2/2/3/3" style="grid-area:2/2/3/3"><span class="SHKeyword">wire</span></div><div class="PName InLastParameterColumn" data-WideGridArea="2/4/3/5" data-NarrowGridArea="2/4/3/5" style="grid-area:2/4/3/5">arstn,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="3/1/4/2" data-NarrowGridArea="3/1/4/2" style="grid-area:3/1/4/2"><span class="SHKeyword">output</span>&nbsp;</div><div class="PType" data-WideGridArea="3/2/4/3" data-NarrowGridArea="3/2/4/3" style="grid-area:3/2/4/3"><span class="SHKeyword">wire</span></div><div class="PName InLastParameterColumn" data-WideGridArea="3/4/4/5" data-NarrowGridArea="3/4/4/5" style="grid-area:3/4/4/5">parity_err,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="4/1/5/2" data-NarrowGridArea="4/1/5/2" style="grid-area:4/1/5/2"><span class="SHKeyword">output</span>&nbsp;</div><div class="PType" data-WideGridArea="4/2/5/3" data-NarrowGridArea="4/2/5/3" style="grid-area:4/2/5/3"><span class="SHKeyword">wire</span></div><div class="PName InLastParameterColumn" data-WideGridArea="4/4/5/5" data-NarrowGridArea="4/4/5/5" style="grid-area:4/4/5/5">frame_err,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="5/1/6/2" data-NarrowGridArea="5/1/6/2" style="grid-area:5/1/6/2"><span class="SHKeyword">input</span>&nbsp;</div><div class="PType" data-WideGridArea="5/2/6/3" data-NarrowGridArea="5/2/6/3" style="grid-area:5/2/6/3"><span class="SHKeyword">wire</span></div><div class="PPackedDimensions" data-WideGridArea="5/3/6/4" data-NarrowGridArea="5/3/6/4" style="grid-area:5/3/6/4">&nbsp[<span class="SHNumber">15</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="5/4/6/5" data-NarrowGridArea="5/4/6/5" style="grid-area:5/4/6/5">s_axis_tdata,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="6/1/7/2" data-NarrowGridArea="6/1/7/2" style="grid-area:6/1/7/2"><span class="SHKeyword">input</span>&nbsp;</div><div class="PType" data-WideGridArea="6/2/7/3" data-NarrowGridArea="6/2/7/3" style="grid-area:6/2/7/3"><span class="SHKeyword">wire</span></div><div class="PPackedDimensions" data-WideGridArea="6/3/7/4" data-NarrowGridArea="6/3/7/4" style="grid-area:6/3/7/4">&nbsp[ <span class="SHNumber">4</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="6/4/7/5" data-NarrowGridArea="6/4/7/5" style="grid-area:6/4/7/5">s_axis_tuser,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="7/1/8/2" data-NarrowGridArea="7/1/8/2" style="grid-area:7/1/8/2"><span class="SHKeyword">input</span>&nbsp;</div><div class="PType" data-WideGridArea="7/2/8/3" data-NarrowGridArea="7/2/8/3" style="grid-area:7/2/8/3"><span class="SHKeyword">wire</span></div><div class="PName InLastParameterColumn" data-WideGridArea="7/4/8/5" data-NarrowGridArea="7/4/8/5" style="grid-area:7/4/8/5">s_axis_tvalid,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="8/1/9/2" data-NarrowGridArea="8/1/9/2" style="grid-area:8/1/9/2"><span class="SHKeyword">output</span>&nbsp;</div><div class="PType" data-WideGridArea="8/2/9/3" data-NarrowGridArea="8/2/9/3" style="grid-area:8/2/9/3"><span class="SHKeyword">wire</span></div><div class="PName InLastParameterColumn" data-WideGridArea="8/4/9/5" data-NarrowGridArea="8/4/9/5" style="grid-area:8/4/9/5">s_axis_tready,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="9/1/10/2" data-NarrowGridArea="9/1/10/2" style="grid-area:9/1/10/2"><span class="SHKeyword">output</span>&nbsp;</div><div class="PType" data-WideGridArea="9/2/10/3" data-NarrowGridArea="9/2/10/3" style="grid-area:9/2/10/3"><span class="SHKeyword">wire</span></div><div class="PPackedDimensions" data-WideGridArea="9/3/10/4" data-NarrowGridArea="9/3/10/4" style="grid-area:9/3/10/4">&nbsp[<span class="SHNumber">15</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="9/4/10/5" data-NarrowGridArea="9/4/10/5" style="grid-area:9/4/10/5">m_axis_tdata,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="10/1/11/2" data-NarrowGridArea="10/1/11/2" style="grid-area:10/1/11/2"><span class="SHKeyword">output</span>&nbsp;</div><div class="PType" data-WideGridArea="10/2/11/3" data-NarrowGridArea="10/2/11/3" style="grid-area:10/2/11/3"><span class="SHKeyword">wire</span></div><div class="PPackedDimensions" data-WideGridArea="10/3/11/4" data-NarrowGridArea="10/3/11/4" style="grid-area:10/3/11/4">&nbsp[ <span class="SHNumber">4</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="10/4/11/5" data-NarrowGridArea="10/4/11/5" style="grid-area:10/4/11/5">m_axis_tuser,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="11/1/12/2" data-NarrowGridArea="11/1/12/2" style="grid-area:11/1/12/2"><span class="SHKeyword">output</span>&nbsp;</div><div class="PType" data-WideGridArea="11/2/12/3" data-NarrowGridArea="11/2/12/3" style="grid-area:11/2/12/3"><span class="SHKeyword">wire</span></div><div class="PName InLastParameterColumn" data-WideGridArea="11/4/12/5" data-NarrowGridArea="11/4/12/5" style="grid-area:11/4/12/5">m_axis_tvalid,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="12/1/13/2" data-NarrowGridArea="12/1/13/2" style="grid-area:12/1/13/2"><span class="SHKeyword">input</span>&nbsp;</div><div class="PType" data-WideGridArea="12/2/13/3" data-NarrowGridArea="12/2/13/3" style="grid-area:12/2/13/3"><span class="SHKeyword">wire</span></div><div class="PName InLastParameterColumn" data-WideGridArea="12/4/13/5" data-NarrowGridArea="12/4/13/5" style="grid-area:12/4/13/5">m_axis_tready,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="13/1/14/2" data-NarrowGridArea="13/1/14/2" style="grid-area:13/1/14/2"><span class="SHKeyword">output</span>&nbsp;</div><div class="PType" data-WideGridArea="13/2/14/3" data-NarrowGridArea="13/2/14/3" style="grid-area:13/2/14/3"><span class="SHKeyword">wire</span></div><div class="PName InLastParameterColumn" data-WideGridArea="13/4/14/5" data-NarrowGridArea="13/4/14/5" style="grid-area:13/4/14/5">tx_activen,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="14/1/15/2" data-NarrowGridArea="14/1/15/2" style="grid-area:14/1/15/2"><span class="SHKeyword">output</span>&nbsp;</div><div class="PType" data-WideGridArea="14/2/15/3" data-NarrowGridArea="14/2/15/3" style="grid-area:14/2/15/3"><span class="SHKeyword">wire</span></div><div class="PPackedDimensions" data-WideGridArea="14/3/15/4" data-NarrowGridArea="14/3/15/4" style="grid-area:14/3/15/4">&nbsp[ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="14/4/15/5" data-NarrowGridArea="14/4/15/5" style="grid-area:14/4/15/5">tx_diff,</div><div class="PDirectionOrParameterKeyword InFirstParameterColumn" data-WideGridArea="15/1/16/2" data-NarrowGridArea="15/1/16/2" style="grid-area:15/1/16/2"><span class="SHKeyword">input</span>&nbsp;</div><div class="PType" data-WideGridArea="15/2/16/3" data-NarrowGridArea="15/2/16/3" style="grid-area:15/2/16/3"><span class="SHKeyword">wire</span></div><div class="PPackedDimensions" data-WideGridArea="15/3/16/4" data-NarrowGridArea="15/3/16/4" style="grid-area:15/3/16/4">&nbsp[ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="15/4/16/5" data-NarrowGridArea="15/4/16/5" style="grid-area:15/4/16/5">rx_diff</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="15/5/16/6" data-NarrowGridArea="16/1/17/6" style="grid-area:15/5/16/6">)</div></div></div></div></div>
 <div class="CBody"><p>AXIS 1553, simple core for encoding and decoding 1553 bus messages.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">CLOCK_SPEED<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>This is the aclk frequency in Hz</p></td></tr><tr><td class="CDLEntry">RX_BAUD_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Delay in rx baud enable. This will delay when we sample a bit (default is midpoint when rx delay is 0).</p></td></tr><tr><td class="CDLEntry">TX_BAUD_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Delay in tx baud enable. This will delay the time the bit output starts.</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">aclk<div class="CDLParameterType"><span class="SHKeyword">input</span> <span class="SHKeyword">wire</span></div></td><td class="CDLDefinition"><p>Clock for AXIS</p></td></tr><tr><td class="CDLEntry">arstn<div class="CDLParameterType"><span class="SHKeyword">input</span> <span class="SHKeyword">wire</span></div></td><td class="CDLDefinition"><p>Negative reset for AXIS</p></td></tr><tr><td class="CDLEntry">parity_err<div class="CDLParameterType"><span class="SHKeyword">output</span> <span class="SHKeyword">wire</span></div></td><td class="CDLDefinition"><p>Indicates error with parity check for receive (active high)</p></td></tr><tr><td class="CDLEntry">frame_err<div class="CDLParameterType"><span class="SHKeyword">output</span> <span class="SHKeyword">wire</span></div></td><td class="CDLDefinition"><p>Indicates the diff line went to no diff before data catpure finished.</p></td></tr><tr><td class="CDLEntry">s_axis_tdata<div class="CDLParameterType"><span class="SHKeyword">input</span> <span class="SHKeyword">wire</span> [<span class="SHNumber">15</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Input data for UART TX.</p></td></tr><tr><td class="CDLEntry">s_axis_tuser<div class="CDLParameterType"><span class="SHKeyword">input</span> <span class="SHKeyword">wire</span> [<span class="SHNumber">4</span>:<span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Information about the AXIS data {S,D,TYY} (4:0)</p><p>Bits explained below:</p></td></tr></table><pre class="CCode">- S   = SYNC ONLY (<span class="SHNumber">4</span>)<br />      - <span class="SHNumber">1</span> = Send only a sync pulse specified by TYY<br />      - <span class="SHNumber">0</span> = Send normal sync + data.<br />- D   = DELAY ENABLED (<span class="SHNumber">3</span>)<br />      - <span class="SHNumber">1</span> = Make sure there is a delay of <span class="SHNumber">4us</span><br />      - <span class="SHNumber">0</span> = Send out immediatly<br />- TYY = TYPE OF DATA  (<span class="SHNumber">2</span>:<span class="SHNumber">0</span>)<br />      - <span class="SHNumber">000</span> = NA<br />      - <span class="SHNumber">001</span> = REG (NOT IMPLIMENTED)<br />      - <span class="SHNumber">010</span> = DATA<br />      - <span class="SHNumber">100</span> = CMD/STATUS</pre><p>s_axis_tvalid&nbsp; - When set active high the input data is valid s_axis_tready&nbsp; - When active high the device is ready for input data.&nbsp; m_axis_tdata&nbsp; - Output data from UART RX m_axis_tuser&nbsp; - Information about the AXIS data {S,D,TYY} (4:0)</p><p>Bits explained below:</p><pre class="CCode">- S   = SYNC ONLY (<span class="SHNumber">4</span>)<br />      - <span class="SHNumber">1</span> = Only received a sync pulse specified by TYY<br />      - <span class="SHNumber">0</span> = Normal sync + data received.<br />- D   = DELAY BEFORE DATA (<span class="SHNumber">3</span>)<br />      - <span class="SHNumber">1</span> = Delay of <span class="SHNumber">4us</span> <span class="SHKeyword">or</span> more <span class="SHKeyword">before</span> data<br />      - <span class="SHNumber">0</span> = No delay between data<br />- TYY = TYPE OF DATA      (<span class="SHNumber">2</span>:<span class="SHNumber">0</span>)<br />      - <span class="SHNumber">000</span> NA<br />      - <span class="SHNumber">001</span> REG (NOT IMPLIMENTED)<br />      - <span class="SHNumber">010</span> DATA<br />      - <span class="SHNumber">100</span> CMD/STATUS</pre><p>m_axis_tvalid&nbsp; - When active high the output data is valid m_axis_tready&nbsp; - When set active high the output device is ready for data.&nbsp; tx_activen&nbsp; - Active low indicates transmit is in progress.&nbsp; tx_diff&nbsp; - transmit for 1553 (output to RX) rx_diff&nbsp; - receive for 1553 (input from TX)</p></div>
</div>

<a name="axis_1553.BASE_1553_CLOCK_RATE"></a><a name="Topic39"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">BASE_1553_CLOCK_RATE</div>
 <div id="NDPrototype39" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> BASE_1553_CLOCK_RATE = <span class="SHNumber">1000000</span></div></div>
 <div class="CBody"><p>1553 base clock rate</p></div>
</div>

<a name="axis_1553.BASE_1553_SAMPLE_RATE"></a><a name="Topic40"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">BASE_1553_SAMPLE_RATE</div>
 <div id="NDPrototype40" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> BASE_1553_SAMPLE_RATE = <span class="SHNumber">2000000</span></div></div>
 <div class="CBody"><p>Sample rate to use for the 1553 bus, set to 2 MHz</p></div>
</div>

<a name="axis_1553.SAMPLES_PER_MHZ"></a><a name="Topic41"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">SAMPLES_PER_MHZ</div>
 <div id="NDPrototype41" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> SAMPLES_PER_MHZ = BASE_1553_SAMPLE_RATE / BASE_1553_CLOCK_RATE</div></div>
 <div class="CBody"><p>sample rate of 2 MHz to caputre transmission bits at</p></div>
</div>

<a name="axis_1553.cycles_per_mhz"></a><a name="Topic42"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">cycles_per_mhz</div>
 <div id="NDPrototype42" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> CYCLES_PER_MHZ = CLOCK_SPEED / BASE_1553_CLOCK_RATE</div></div>
 <div class="CBody"><p>calculate the number of cycles the clock changes per period</p></div>
</div>

<a name="axis_1553.BIT_RATE_PER_MHZ"></a><a name="Topic43"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">BIT_RATE_PER_MHZ</div>
 <div id="NDPrototype43" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> BIT_RATE_PER_MHZ = SAMPLES_PER_MHZ</div></div>
 <div class="CBody"><p>bit rate per mhz</p></div>
</div>

<a name="axis_1553.DELAY_TIME"></a><a name="Topic44"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">DELAY_TIME</div>
 <div id="NDPrototype44" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> DELAY_TIME = CYCLES_PER_MHZ * <span class="SHNumber">4</span></div></div>
 <div class="CBody"><p>delay time, 4 is for 4 us (min 1553 time)</p></div>
</div>

<a name="axis_1553.SYNC_BITS_PER_TRANS"></a><a name="Topic45"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">SYNC_BITS_PER_TRANS</div>
 <div id="NDPrototype45" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> SYNC_BITS_PER_TRANS = <span class="SHNumber">3</span></div></div>
 <div class="CBody"><p>sync bits per transmission</p></div>
</div>

<a name="axis_1553.SYNTH_SYNC_BITS_PER_TRANS"></a><a name="Topic46"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">SYNTH_SYNC_BITS_PER_TRANS</div>
 <div id="NDPrototype46" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> SYNTH_SYNC_BITS_PER_TRANS = SYNC_BITS_PER_TRANS * BIT_RATE_PER_MHZ</div></div>
 <div class="CBody"><p>sync pulse length</p></div>
</div>

<a name="axis_1553.PARITY_BITS_PER_TRANS"></a><a name="Topic47"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">PARITY_BITS_PER_TRANS</div>
 <div id="NDPrototype47" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> PARITY_BITS_PER_TRANS = <span class="SHNumber">1</span></div></div>
 <div class="CBody"><p>parity bits per transmission</p></div>
</div>

<a name="axis_1553.SYNTH_PARITY_BITS_PER_TRANS"></a><a name="Topic48"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">SYNTH_PARITY_BITS_PER_TRANS</div>
 <div id="NDPrototype48" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> SYNTH_PARITY_BITS_PER_TRANS = PARITY_BITS_PER_TRANS * BIT_RATE_PER_MHZ</div></div>
 <div class="CBody"><p>synth parity bits per transmission</p></div>
</div>

<a name="axis_1553.DATA_BITS_PER_TRANS"></a><a name="Topic49"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">DATA_BITS_PER_TRANS</div>
 <div id="NDPrototype49" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> DATA_BITS_PER_TRANS = <span class="SHNumber">16</span></div></div>
 <div class="CBody"><p>data bits per transmission</p></div>
</div>

<a name="axis_1553.SYNTH_DATA_BITS_PER_TRANS"></a><a name="Topic50"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">SYNTH_DATA_BITS_PER_TRANS</div>
 <div id="NDPrototype50" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> SYNTH_DATA_BITS_PER_TRANS = DATA_BITS_PER_TRANS * BIT_RATE_PER_MHZ</div></div>
 <div class="CBody"><p>synth data bits per transmission</p></div>
</div>

<a name="axis_1553.BITS_PER_TRANS"></a><a name="Topic51"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">BITS_PER_TRANS</div>
 <div id="NDPrototype51" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> BITS_PER_TRANS = DATA_BITS_PER_TRANS + PARITY_BITS_PER_TRANS</div></div>
 <div class="CBody"><p>non sync bits per transmission</p></div>
</div>

<a name="axis_1553.TOTAL_BITS_PER_TRANS"></a><a name="Topic52"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">TOTAL_BITS_PER_TRANS</div>
 <div id="NDPrototype52" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> TOTAL_BITS_PER_TRANS = DATA_BITS_PER_TRANS + PARITY_BITS_PER_TRANS + SYNC_BITS_PER_TRANS</div></div>
 <div class="CBody"><p>bits per transmission with sync</p></div>
</div>

<a name="axis_1553.SYNTH_BITS_PER_TRANS"></a><a name="Topic53"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">SYNTH_BITS_PER_TRANS</div>
 <div id="NDPrototype53" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> SYNTH_BITS_PER_TRANS = SYNTH_DATA_BITS_PER_TRANS + SYNTH_PARITY_BITS_PER_TRANS</div></div>
 <div class="CBody"><p>synth bits per trans without sync</p></div>
</div>

<a name="axis_1553.TOTAL_SYNTH_BITS_PER_TRANS"></a><a name="Topic54"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">TOTAL_SYNTH_BITS_PER_TRANS</div>
 <div id="NDPrototype54" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> TOTAL_SYNTH_BITS_PER_TRANS = SYNTH_DATA_BITS_PER_TRANS + SYNTH_SYNC_BITS_PER_TRANS + SYNTH_PARITY_BITS_PER_TRANS</div></div>
 <div class="CBody"><p>synth bits per trans with sync</p></div>
</div>

<a name="axis_1553.TOTAL_SYNTH_BYTES_PER_TRANS"></a><a name="Topic55"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">TOTAL_SYNTH_BYTES_PER_TRANS</div>
 <div id="NDPrototype55" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> <span class="SHKeyword">integer</span> TOTAL_SYNTH_BYTES_PER_TRANS = TOTAL_SYNTH_BITS_PER_TRANS/<span class="SHNumber">8</span></div></div>
 <div class="CBody"><p>sync bits per trans with sync</p></div>
</div>

<a name="axis_1553.BIT_PATTERN"></a><a name="Topic56"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">BIT_PATTERN</div>
 <div id="NDPrototype56" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="3" data-NarrowColumnCount="2"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/3" style="grid-area:1/1/2/2"><span class="SHKeyword">localparam</span> [(</div><div class="PName InFirstParameterColumn InLastParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">BIT_RATE_PER_MHZ</div><div class="PAfterParameters" data-WideGridArea="1/3/2/4" data-NarrowGridArea="3/1/4/3" style="grid-area:1/3/2/4">)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>]BIT_PATTERN = {{BIT_RATE_PER_MHZ/<span class="SHNumber">2</span>{<span class="SHNumber">1'b1</span>}}, {BIT_RATE_PER_MHZ/<span class="SHNumber">2</span>{<span class="SHNumber">1'b0</span>}}}</div></div></div></div>
 <div class="CBody"><p>create the bit pattern. This is based on outputing data on the negative and positive. This allows the encoder to run down to 1 mhz.</p></div>
</div>

<a name="axis_1553.SYNTH_CLK"></a><a name="Topic57"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">SYNTH_CLK</div>
 <div id="NDPrototype57" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="3" data-NarrowColumnCount="2"><div class="PBeforeParameters RightSpaceOnWide" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/3" style="grid-area:1/1/2/2"><span class="SHKeyword">localparam</span> [SYNTH_DATA_BITS_PER_TRANS-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>]SYNTH_CLK = {</div><div class="PName InFirstParameterColumn InLastParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">DATA_BITS_PER_TRANS{BIT_PATTERN}</div><div class="PAfterParameters LeftSpaceOnWide" data-WideGridArea="1/3/2/4" data-NarrowGridArea="3/1/4/3" style="grid-area:1/3/2/4">}</div></div></div></div>
 <div class="CBody"><p>synth clock is the clock constructed by the repeating the bit pattern. this is intended to be a representation of the clock. Captured at a bit_rate_per_mhz of a 1mhz clock.</p></div>
</div>

<a name="axis_1553.SYNC_CMD_STAT"></a><a name="Topic58"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">SYNC_CMD_STAT</div>
 <div id="NDPrototype58" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters RightSpaceOnWide" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/3/2"><span class="SHKeyword">localparam</span> [SYNTH_SYNC_BITS_PER_TRANS-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>]SYNC_CMD_STAT = {</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">{</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">SYNTH_SYNC_BITS_PER_TRANS/<span class="SHNumber">2</span>{<span class="SHNumber">1'b1</span>}},</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">{</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">SYNTH_SYNC_BITS_PER_TRANS/<span class="SHNumber">2</span>{<span class="SHNumber">1'b0</span>}}</div><div class="PAfterParameters" data-WideGridArea="2/4/3/5" data-NarrowGridArea="4/1/5/4" style="grid-area:2/4/3/5">}</div></div></div></div>
 <div class="CBody"><p>sync pulse command</p></div>
</div>

<a name="axis_1553.SYNC_DATA"></a><a name="Topic59"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">SYNC_DATA</div>
 <div id="NDPrototype59" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters RightSpaceOnWide" data-WideGridArea="1/1/3/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/3/2"><span class="SHKeyword">localparam</span> [SYNTH_SYNC_BITS_PER_TRANS-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>]SYNC_DATA = {</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">{</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">SYNTH_SYNC_BITS_PER_TRANS/<span class="SHNumber">2</span>{<span class="SHNumber">1'b0</span>}},</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">{</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">SYNTH_SYNC_BITS_PER_TRANS/<span class="SHNumber">2</span>{<span class="SHNumber">1'b1</span>}}</div><div class="PAfterParameters" data-WideGridArea="2/4/3/5" data-NarrowGridArea="4/1/5/4" style="grid-area:2/4/3/5">}</div></div></div></div>
 <div class="CBody"><p>sync pulse data</p></div>
</div>

<a name="axis_1553.CMD_DATA"></a><a name="Topic60"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">CMD_DATA</div>
 <div id="NDPrototype60" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> CMD_DATA = <span class="SHNumber">3'b010</span></div></div>
 <div class="CBody"><p>tuser decode for data</p></div>
</div>

<a name="axis_1553.CMD_DATA(2)"></a><a name="Topic61"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">CMD_DATA</div>
 <div class="CBody"><p>tuser decode for command</p></div>
</div>

<a name="axis_1553.Instantiated_Modules"></a><a name="Topic62"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Instantiated Modules</div>
</div>

<a name="clk_gen_tx"></a><a name="Topic63"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">clk_gen_tx</div>
 <div class="CBody"><p>Generates TX clock at sample rate (BASE_1553_SAMPLE_RATE).</p></div>
</div>

<a name="clk_gen_rx"></a><a name="Topic64"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">clk_gen_rx</div>
 <div class="CBody"><p>Generates RX clock at sample rate (BASE_1553_SAMPLE_RATE).</p></div>
</div>

<a name="inst_sipo"></a><a name="Topic65"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">inst_sipo</div>
 <div class="CBody"><p>Captures RX data for 1553 receive</p></div>
</div>

<a name="inst_piso"></a><a name="Topic66"></a><div class="CTopic TModule LSystemVerilog last">
 <div class="CTitle">inst_piso</div>
 <div class="CBody"><p>Generates TX data for 1553 transmit</p></div>
</div>

</body></html>