// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_long_div7,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=41.615750,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=69,HLS_SYN_LUT=18213,HLS_VERSION=2018_2}" *)

module operator_long_div7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] tmp_1_fu_292_p1;
reg   [0:0] tmp_1_reg_551;
reg   [2:0] q_chunk_V_ret2_i_i_reg_556;
reg   [2:0] q_chunk_V_ret2_1_i_i_reg_561;
reg   [2:0] q_chunk_V_ret2_2_i_i_reg_566;
reg   [2:0] q_chunk_V_ret2_3_i_i_reg_571;
reg   [2:0] q_chunk_V_ret2_4_i_i_reg_576;
reg   [2:0] q_chunk_V_ret2_5_i_i_reg_581;
reg   [2:0] q_chunk_V_ret2_6_i_i_reg_586;
reg   [2:0] q_chunk_V_ret2_7_i_i_reg_591;
reg   [2:0] q_chunk_V_ret2_8_i_i_reg_596;
reg   [2:0] q_chunk_V_ret2_9_i_i_reg_601;
reg   [2:0] r_V_ret3_9_i_i_reg_606;
reg   [2:0] p_Result_19_i_i_4_reg_611;
reg   [2:0] p_Result_19_10_i_i_reg_616;
reg   [2:0] p_Result_19_11_i_i_reg_621;
reg   [2:0] p_Result_19_12_i_i_reg_626;
reg   [2:0] p_Result_19_13_i_i_reg_631;
reg   [2:0] p_Result_19_14_i_i_reg_636;
reg   [2:0] p_Result_19_15_i_i_reg_641;
reg   [2:0] p_Result_19_16_i_i_reg_646;
reg   [2:0] p_Result_19_17_i_i_reg_651;
reg   [2:0] p_Result_19_18_i_i_reg_656;
wire   [2:0] tmp_2_fu_510_p1;
reg   [2:0] tmp_2_reg_661;
wire    grp_lut_div7_chunk_fu_118_ap_ready;
reg   [2:0] grp_lut_div7_chunk_fu_118_d_V;
reg   [2:0] grp_lut_div7_chunk_fu_118_r_in_V;
wire   [2:0] grp_lut_div7_chunk_fu_118_ap_return_0;
wire   [2:0] grp_lut_div7_chunk_fu_118_ap_return_1;
wire    grp_lut_div7_chunk_fu_125_ap_ready;
reg   [2:0] grp_lut_div7_chunk_fu_125_d_V;
wire   [2:0] grp_lut_div7_chunk_fu_125_ap_return_0;
wire   [2:0] grp_lut_div7_chunk_fu_125_ap_return_1;
wire    grp_lut_div7_chunk_fu_131_ap_ready;
reg   [2:0] grp_lut_div7_chunk_fu_131_d_V;
wire   [2:0] grp_lut_div7_chunk_fu_131_ap_return_0;
wire   [2:0] grp_lut_div7_chunk_fu_131_ap_return_1;
wire    grp_lut_div7_chunk_fu_137_ap_ready;
reg   [2:0] grp_lut_div7_chunk_fu_137_d_V;
wire   [2:0] grp_lut_div7_chunk_fu_137_ap_return_0;
wire   [2:0] grp_lut_div7_chunk_fu_137_ap_return_1;
wire    grp_lut_div7_chunk_fu_143_ap_ready;
reg   [2:0] grp_lut_div7_chunk_fu_143_d_V;
wire   [2:0] grp_lut_div7_chunk_fu_143_ap_return_0;
wire   [2:0] grp_lut_div7_chunk_fu_143_ap_return_1;
wire    grp_lut_div7_chunk_fu_149_ap_ready;
reg   [2:0] grp_lut_div7_chunk_fu_149_d_V;
wire   [2:0] grp_lut_div7_chunk_fu_149_ap_return_0;
wire   [2:0] grp_lut_div7_chunk_fu_149_ap_return_1;
wire    grp_lut_div7_chunk_fu_155_ap_ready;
reg   [2:0] grp_lut_div7_chunk_fu_155_d_V;
wire   [2:0] grp_lut_div7_chunk_fu_155_ap_return_0;
wire   [2:0] grp_lut_div7_chunk_fu_155_ap_return_1;
wire    grp_lut_div7_chunk_fu_161_ap_ready;
reg   [2:0] grp_lut_div7_chunk_fu_161_d_V;
wire   [2:0] grp_lut_div7_chunk_fu_161_ap_return_0;
wire   [2:0] grp_lut_div7_chunk_fu_161_ap_return_1;
wire    grp_lut_div7_chunk_fu_167_ap_ready;
reg   [2:0] grp_lut_div7_chunk_fu_167_d_V;
wire   [2:0] grp_lut_div7_chunk_fu_167_ap_return_0;
wire   [2:0] grp_lut_div7_chunk_fu_167_ap_return_1;
wire    grp_lut_div7_chunk_fu_173_ap_ready;
reg   [2:0] grp_lut_div7_chunk_fu_173_d_V;
wire   [2:0] grp_lut_div7_chunk_fu_173_ap_return_0;
wire   [2:0] grp_lut_div7_chunk_fu_173_ap_return_1;
wire    grp_lut_div7_chunk_fu_179_ap_ready;
reg   [2:0] grp_lut_div7_chunk_fu_179_d_V;
wire   [2:0] grp_lut_div7_chunk_fu_179_ap_return_0;
wire   [2:0] grp_lut_div7_chunk_fu_179_ap_return_1;
wire   [2:0] d_chunk_V_fu_287_p1;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_279_p3;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
end

lut_div7_chunk grp_lut_div7_chunk_fu_118(
    .ap_ready(grp_lut_div7_chunk_fu_118_ap_ready),
    .d_V(grp_lut_div7_chunk_fu_118_d_V),
    .r_in_V(grp_lut_div7_chunk_fu_118_r_in_V),
    .ap_return_0(grp_lut_div7_chunk_fu_118_ap_return_0),
    .ap_return_1(grp_lut_div7_chunk_fu_118_ap_return_1)
);

lut_div7_chunk grp_lut_div7_chunk_fu_125(
    .ap_ready(grp_lut_div7_chunk_fu_125_ap_ready),
    .d_V(grp_lut_div7_chunk_fu_125_d_V),
    .r_in_V(grp_lut_div7_chunk_fu_118_ap_return_1),
    .ap_return_0(grp_lut_div7_chunk_fu_125_ap_return_0),
    .ap_return_1(grp_lut_div7_chunk_fu_125_ap_return_1)
);

lut_div7_chunk grp_lut_div7_chunk_fu_131(
    .ap_ready(grp_lut_div7_chunk_fu_131_ap_ready),
    .d_V(grp_lut_div7_chunk_fu_131_d_V),
    .r_in_V(grp_lut_div7_chunk_fu_125_ap_return_1),
    .ap_return_0(grp_lut_div7_chunk_fu_131_ap_return_0),
    .ap_return_1(grp_lut_div7_chunk_fu_131_ap_return_1)
);

lut_div7_chunk grp_lut_div7_chunk_fu_137(
    .ap_ready(grp_lut_div7_chunk_fu_137_ap_ready),
    .d_V(grp_lut_div7_chunk_fu_137_d_V),
    .r_in_V(grp_lut_div7_chunk_fu_131_ap_return_1),
    .ap_return_0(grp_lut_div7_chunk_fu_137_ap_return_0),
    .ap_return_1(grp_lut_div7_chunk_fu_137_ap_return_1)
);

lut_div7_chunk grp_lut_div7_chunk_fu_143(
    .ap_ready(grp_lut_div7_chunk_fu_143_ap_ready),
    .d_V(grp_lut_div7_chunk_fu_143_d_V),
    .r_in_V(grp_lut_div7_chunk_fu_137_ap_return_1),
    .ap_return_0(grp_lut_div7_chunk_fu_143_ap_return_0),
    .ap_return_1(grp_lut_div7_chunk_fu_143_ap_return_1)
);

lut_div7_chunk grp_lut_div7_chunk_fu_149(
    .ap_ready(grp_lut_div7_chunk_fu_149_ap_ready),
    .d_V(grp_lut_div7_chunk_fu_149_d_V),
    .r_in_V(grp_lut_div7_chunk_fu_143_ap_return_1),
    .ap_return_0(grp_lut_div7_chunk_fu_149_ap_return_0),
    .ap_return_1(grp_lut_div7_chunk_fu_149_ap_return_1)
);

lut_div7_chunk grp_lut_div7_chunk_fu_155(
    .ap_ready(grp_lut_div7_chunk_fu_155_ap_ready),
    .d_V(grp_lut_div7_chunk_fu_155_d_V),
    .r_in_V(grp_lut_div7_chunk_fu_149_ap_return_1),
    .ap_return_0(grp_lut_div7_chunk_fu_155_ap_return_0),
    .ap_return_1(grp_lut_div7_chunk_fu_155_ap_return_1)
);

lut_div7_chunk grp_lut_div7_chunk_fu_161(
    .ap_ready(grp_lut_div7_chunk_fu_161_ap_ready),
    .d_V(grp_lut_div7_chunk_fu_161_d_V),
    .r_in_V(grp_lut_div7_chunk_fu_155_ap_return_1),
    .ap_return_0(grp_lut_div7_chunk_fu_161_ap_return_0),
    .ap_return_1(grp_lut_div7_chunk_fu_161_ap_return_1)
);

lut_div7_chunk grp_lut_div7_chunk_fu_167(
    .ap_ready(grp_lut_div7_chunk_fu_167_ap_ready),
    .d_V(grp_lut_div7_chunk_fu_167_d_V),
    .r_in_V(grp_lut_div7_chunk_fu_161_ap_return_1),
    .ap_return_0(grp_lut_div7_chunk_fu_167_ap_return_0),
    .ap_return_1(grp_lut_div7_chunk_fu_167_ap_return_1)
);

lut_div7_chunk grp_lut_div7_chunk_fu_173(
    .ap_ready(grp_lut_div7_chunk_fu_173_ap_ready),
    .d_V(grp_lut_div7_chunk_fu_173_d_V),
    .r_in_V(grp_lut_div7_chunk_fu_167_ap_return_1),
    .ap_return_0(grp_lut_div7_chunk_fu_173_ap_return_0),
    .ap_return_1(grp_lut_div7_chunk_fu_173_ap_return_1)
);

lut_div7_chunk grp_lut_div7_chunk_fu_179(
    .ap_ready(grp_lut_div7_chunk_fu_179_ap_ready),
    .d_V(grp_lut_div7_chunk_fu_179_d_V),
    .r_in_V(grp_lut_div7_chunk_fu_173_ap_return_1),
    .ap_return_0(grp_lut_div7_chunk_fu_179_ap_return_0),
    .ap_return_1(grp_lut_div7_chunk_fu_179_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_19_10_i_i_reg_616 <= {{in_r[29:27]}};
        p_Result_19_11_i_i_reg_621 <= {{in_r[26:24]}};
        p_Result_19_12_i_i_reg_626 <= {{in_r[23:21]}};
        p_Result_19_13_i_i_reg_631 <= {{in_r[20:18]}};
        p_Result_19_14_i_i_reg_636 <= {{in_r[17:15]}};
        p_Result_19_15_i_i_reg_641 <= {{in_r[14:12]}};
        p_Result_19_16_i_i_reg_646 <= {{in_r[11:9]}};
        p_Result_19_17_i_i_reg_651 <= {{in_r[8:6]}};
        p_Result_19_18_i_i_reg_656 <= {{in_r[5:3]}};
        p_Result_19_i_i_4_reg_611 <= {{in_r[32:30]}};
        q_chunk_V_ret2_1_i_i_reg_561 <= grp_lut_div7_chunk_fu_131_ap_return_0;
        q_chunk_V_ret2_2_i_i_reg_566 <= grp_lut_div7_chunk_fu_137_ap_return_0;
        q_chunk_V_ret2_3_i_i_reg_571 <= grp_lut_div7_chunk_fu_143_ap_return_0;
        q_chunk_V_ret2_4_i_i_reg_576 <= grp_lut_div7_chunk_fu_149_ap_return_0;
        q_chunk_V_ret2_5_i_i_reg_581 <= grp_lut_div7_chunk_fu_155_ap_return_0;
        q_chunk_V_ret2_6_i_i_reg_586 <= grp_lut_div7_chunk_fu_161_ap_return_0;
        q_chunk_V_ret2_7_i_i_reg_591 <= grp_lut_div7_chunk_fu_167_ap_return_0;
        q_chunk_V_ret2_8_i_i_reg_596 <= grp_lut_div7_chunk_fu_173_ap_return_0;
        q_chunk_V_ret2_9_i_i_reg_601 <= grp_lut_div7_chunk_fu_179_ap_return_0;
        q_chunk_V_ret2_i_i_reg_556 <= grp_lut_div7_chunk_fu_125_ap_return_0;
        r_V_ret3_9_i_i_reg_606 <= grp_lut_div7_chunk_fu_179_ap_return_1;
        tmp_1_reg_551 <= tmp_1_fu_292_p1;
        tmp_2_reg_661 <= tmp_2_fu_510_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_118_d_V = p_Result_19_i_i_4_reg_611;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_118_d_V = d_chunk_V_fu_287_p1;
    end else begin
        grp_lut_div7_chunk_fu_118_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_118_r_in_V = r_V_ret3_9_i_i_reg_606;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_118_r_in_V = 3'd0;
    end else begin
        grp_lut_div7_chunk_fu_118_r_in_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_125_d_V = p_Result_19_10_i_i_reg_616;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_125_d_V = {{in_r[62:60]}};
    end else begin
        grp_lut_div7_chunk_fu_125_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_131_d_V = p_Result_19_11_i_i_reg_621;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_131_d_V = {{in_r[59:57]}};
    end else begin
        grp_lut_div7_chunk_fu_131_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_137_d_V = p_Result_19_12_i_i_reg_626;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_137_d_V = {{in_r[56:54]}};
    end else begin
        grp_lut_div7_chunk_fu_137_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_143_d_V = p_Result_19_13_i_i_reg_631;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_143_d_V = {{in_r[53:51]}};
    end else begin
        grp_lut_div7_chunk_fu_143_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_149_d_V = p_Result_19_14_i_i_reg_636;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_149_d_V = {{in_r[50:48]}};
    end else begin
        grp_lut_div7_chunk_fu_149_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_155_d_V = p_Result_19_15_i_i_reg_641;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_155_d_V = {{in_r[47:45]}};
    end else begin
        grp_lut_div7_chunk_fu_155_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_161_d_V = p_Result_19_16_i_i_reg_646;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_161_d_V = {{in_r[44:42]}};
    end else begin
        grp_lut_div7_chunk_fu_161_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_167_d_V = p_Result_19_17_i_i_reg_651;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_167_d_V = {{in_r[41:39]}};
    end else begin
        grp_lut_div7_chunk_fu_167_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_173_d_V = p_Result_19_18_i_i_reg_656;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_173_d_V = {{in_r[38:36]}};
    end else begin
        grp_lut_div7_chunk_fu_173_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div7_chunk_fu_179_d_V = tmp_2_reg_661;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div7_chunk_fu_179_d_V = {{in_r[35:33]}};
    end else begin
        grp_lut_div7_chunk_fu_179_d_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_return = {{{{{{{{{{{{{{{{{{{{{{tmp_1_reg_551}, {q_chunk_V_ret2_i_i_reg_556}}, {q_chunk_V_ret2_1_i_i_reg_561}}, {q_chunk_V_ret2_2_i_i_reg_566}}, {q_chunk_V_ret2_3_i_i_reg_571}}, {q_chunk_V_ret2_4_i_i_reg_576}}, {q_chunk_V_ret2_5_i_i_reg_581}}, {q_chunk_V_ret2_6_i_i_reg_586}}, {q_chunk_V_ret2_7_i_i_reg_591}}, {q_chunk_V_ret2_8_i_i_reg_596}}, {q_chunk_V_ret2_9_i_i_reg_601}}, {grp_lut_div7_chunk_fu_118_ap_return_0}}, {grp_lut_div7_chunk_fu_125_ap_return_0}}, {grp_lut_div7_chunk_fu_131_ap_return_0}}, {grp_lut_div7_chunk_fu_137_ap_return_0}}, {grp_lut_div7_chunk_fu_143_ap_return_0}}, {grp_lut_div7_chunk_fu_149_ap_return_0}}, {grp_lut_div7_chunk_fu_155_ap_return_0}}, {grp_lut_div7_chunk_fu_161_ap_return_0}}, {grp_lut_div7_chunk_fu_167_ap_return_0}}, {grp_lut_div7_chunk_fu_173_ap_return_0}}, {grp_lut_div7_chunk_fu_179_ap_return_0}};

assign d_chunk_V_fu_287_p1 = tmp_fu_279_p3;

assign tmp_1_fu_292_p1 = grp_lut_div7_chunk_fu_118_ap_return_0[0:0];

assign tmp_2_fu_510_p1 = in_r[2:0];

assign tmp_fu_279_p3 = in_r[32'd63];

endmodule //operator_long_div7
