Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Dec 19 09:43:40 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MCU_control_sets_placed.rpt
| Design       : MCU
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              28 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             100 |           41 |
| Yes          | No                    | Yes                    |             508 |          200 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                        Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[16]_1 |                                                             |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  |                                                             |                  |                1 |              2 |         2.00 |
|  U_FND/U_fnd_control_ip/U_clk_div/CLK           |                                                             | reset_IBUF       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                  |                                                             | reset_IBUF       |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/q_reg[17]_1[0]                   | reset_IBUF       |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/q_reg[17]_0[0]                   | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/q_reg[17][0]                     | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/q_reg[17]_2[0]                   |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/MODER_2                          |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/MODER                            | reset_IBUF       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/MODER_0                          | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/E[0]                             | reset_IBUF       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_3[0] | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[0]_2[0] | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[3]_4[0] | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[1]_2[0] | reset_IBUF       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_DataPath/U_EXE_Reg1/q_reg[2]_0[0]            | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/q_reg[2]_2[0]                    |                  |               18 |             36 |         2.00 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[3]_2[0] | reset_IBUF       |               27 |             62 |         2.30 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/regFileWe                        |                  |               11 |             88 |         8.00 |
|  clk_IBUF_BUFG                                  | U_RV32I_CORE/U_ControlUnit/FSM_sequential_state_reg[2]_0[0] | reset_IBUF       |               37 |             94 |         2.54 |
+-------------------------------------------------+-------------------------------------------------------------+------------------+------------------+----------------+--------------+


