0.6
2019.2
Nov  6 2019
21:42:20
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/AESL_autobram_res.v,1587904375,systemVerilog,,,,AESL_autobram_res,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/AESL_autobram_x.v,1587904375,systemVerilog,,,,AESL_autobram_x,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v,1587904375,systemVerilog,,,,AESL_axi_slave_CRTL_BUS,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/calcPerceptron.autotb.v,1587904375,systemVerilog,,,,apatb_calcPerceptron_top,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/calcPerceptron.v,1587904293,systemVerilog,,,,calcPerceptron,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/calcPerceptron_CRTL_BUS_s_axi.v,1587904294,systemVerilog,,,,calcPerceptron_CRTL_BUS_s_axi,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/calcPerceptron_dadd_64ns_64ns_64_5_full_dsp_1.v,1587904294,systemVerilog,,,,calcPerceptron_dadd_64ns_64ns_64_5_full_dsp_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/calcPerceptron_dmul_64ns_64ns_64_6_max_dsp_1.v,1587904294,systemVerilog,,,,calcPerceptron_dmul_64ns_64ns_64_6_max_dsp_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1.v,1587904293,systemVerilog,,,,calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1.v,1587904294,systemVerilog,,,,calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/calcPerceptron_fpext_32ns_64_2_1.v,1587904294,systemVerilog,,,,calcPerceptron_fpext_32ns_64_2_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/calcPerceptron_fptrunc_64ns_32_2_1.v,1587904293,systemVerilog,,,,calcPerceptron_fptrunc_64ns_32_2_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1.v,1587904294,systemVerilog,,,,calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/ip/xil_defaultlib/calcPerceptron_ap_dadd_3_full_dsp_64.vhd,1587904390,vhdl,,,,calcperceptron_ap_dadd_3_full_dsp_64,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/ip/xil_defaultlib/calcPerceptron_ap_dmul_4_max_dsp_64.vhd,1587904394,vhdl,,,,calcperceptron_ap_dmul_4_max_dsp_64,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/ip/xil_defaultlib/calcPerceptron_ap_fadd_3_full_dsp_32.vhd,1587904399,vhdl,,,,calcperceptron_ap_fadd_3_full_dsp_32,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/ip/xil_defaultlib/calcPerceptron_ap_fexp_7_full_dsp_32.vhd,1587904396,vhdl,,,,calcperceptron_ap_fexp_7_full_dsp_32,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/ip/xil_defaultlib/calcPerceptron_ap_fpext_0_no_dsp_32.vhd,1587904388,vhdl,,,,calcperceptron_ap_fpext_0_no_dsp_32,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/ip/xil_defaultlib/calcPerceptron_ap_fptrunc_0_no_dsp_64.vhd,1587904403,vhdl,,,,calcperceptron_ap_fptrunc_0_no_dsp_64,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/wask/workspace/hls/lab_6_bram/simple_perceptron/solution1/sim/verilog/ip/xil_defaultlib/calcPerceptron_ap_frecip_8_full_dsp_32.vhd,1587904401,vhdl,,,,calcperceptron_ap_frecip_8_full_dsp_32,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
