{
  "module_name": "dcn31_hpo_dp_stream_encoder.h",
  "hash_id": "ae2f59b3813a359788f71c32236b614b2c7a7cdb2ca60ad0adc8227d86042e55",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn31/dcn31_hpo_dp_stream_encoder.h",
  "human_readable_source": " \n\n#ifndef __DAL_DCN31_HPO_DP_STREAM_ENCODER_H__\n#define __DAL_DCN31_HPO_DP_STREAM_ENCODER_H__\n\n#include \"dcn30/dcn30_vpg.h\"\n#include \"dcn31/dcn31_apg.h\"\n#include \"stream_encoder.h\"\n\n\n#define DCN3_1_HPO_DP_STREAM_ENC_FROM_HPO_STREAM_ENC(hpo_dp_stream_encoder)\\\n\tcontainer_of(hpo_dp_stream_encoder, struct dcn31_hpo_dp_stream_encoder, base)\n\n\n \n#define DP_SYM32_ENC_VID_MSA__MSA_DATA_LANE_0__SHIFT   0x0\n#define DP_SYM32_ENC_VID_MSA__MSA_DATA_LANE_1__SHIFT   0x8\n#define DP_SYM32_ENC_VID_MSA__MSA_DATA_LANE_2__SHIFT   0x10\n#define DP_SYM32_ENC_VID_MSA__MSA_DATA_LANE_3__SHIFT   0x18\n#define DP_SYM32_ENC_VID_MSA__MSA_DATA_LANE_0_MASK     0x000000FFL\n#define DP_SYM32_ENC_VID_MSA__MSA_DATA_LANE_1_MASK     0x0000FF00L\n#define DP_SYM32_ENC_VID_MSA__MSA_DATA_LANE_2_MASK     0x00FF0000L\n#define DP_SYM32_ENC_VID_MSA__MSA_DATA_LANE_3_MASK     0xFF000000L\n\n\n#define DCN3_1_HPO_DP_STREAM_ENC_REG_LIST(id) \\\n\tSR(DP_STREAM_MAPPER_CONTROL0),\\\n\tSR(DP_STREAM_MAPPER_CONTROL1),\\\n\tSR(DP_STREAM_MAPPER_CONTROL2),\\\n\tSR(DP_STREAM_MAPPER_CONTROL3),\\\n\tSRI(DP_STREAM_ENC_CLOCK_CONTROL, DP_STREAM_ENC, id),\\\n\tSRI(DP_STREAM_ENC_INPUT_MUX_CONTROL, DP_STREAM_ENC, id),\\\n\tSRI(DP_STREAM_ENC_AUDIO_CONTROL, DP_STREAM_ENC, id),\\\n\tSRI(DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0, DP_STREAM_ENC, id),\\\n\tSRI(DP_SYM32_ENC_CONTROL, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_PIXEL_FORMAT, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_MSA0, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_MSA1, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_MSA2, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_MSA3, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_MSA4, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_MSA5, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_MSA6, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_MSA7, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_MSA8, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_MSA_CONTROL, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_FIFO_CONTROL, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_STREAM_CONTROL, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_VBID_CONTROL, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_SDP_CONTROL, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_SDP_GSP_CONTROL0, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_SDP_GSP_CONTROL2, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_SDP_GSP_CONTROL3, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_SDP_GSP_CONTROL5, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_SDP_GSP_CONTROL11, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_SDP_AUDIO_CONTROL0, DP_SYM32_ENC, id),\\\n\tSRI(DP_SYM32_ENC_VID_CRC_CONTROL, DP_SYM32_ENC, id), \\\n\tSRI(DP_SYM32_ENC_HBLANK_CONTROL, DP_SYM32_ENC, id)\n\n#define DCN3_1_HPO_DP_STREAM_ENC_REGS \\\n\tuint32_t DP_STREAM_MAPPER_CONTROL0;\\\n\tuint32_t DP_STREAM_MAPPER_CONTROL1;\\\n\tuint32_t DP_STREAM_MAPPER_CONTROL2;\\\n\tuint32_t DP_STREAM_MAPPER_CONTROL3;\\\n\tuint32_t DP_STREAM_ENC_CLOCK_CONTROL;\\\n\tuint32_t DP_STREAM_ENC_INPUT_MUX_CONTROL;\\\n\tuint32_t DP_STREAM_ENC_AUDIO_CONTROL;\\\n\tuint32_t DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0;\\\n\tuint32_t DP_SYM32_ENC_CONTROL;\\\n\tuint32_t DP_SYM32_ENC_VID_PIXEL_FORMAT;\\\n\tuint32_t DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL;\\\n\tuint32_t DP_SYM32_ENC_VID_MSA0;\\\n\tuint32_t DP_SYM32_ENC_VID_MSA1;\\\n\tuint32_t DP_SYM32_ENC_VID_MSA2;\\\n\tuint32_t DP_SYM32_ENC_VID_MSA3;\\\n\tuint32_t DP_SYM32_ENC_VID_MSA4;\\\n\tuint32_t DP_SYM32_ENC_VID_MSA5;\\\n\tuint32_t DP_SYM32_ENC_VID_MSA6;\\\n\tuint32_t DP_SYM32_ENC_VID_MSA7;\\\n\tuint32_t DP_SYM32_ENC_VID_MSA8;\\\n\tuint32_t DP_SYM32_ENC_VID_MSA_CONTROL;\\\n\tuint32_t DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL;\\\n\tuint32_t DP_SYM32_ENC_VID_FIFO_CONTROL;\\\n\tuint32_t DP_SYM32_ENC_VID_STREAM_CONTROL;\\\n\tuint32_t DP_SYM32_ENC_VID_VBID_CONTROL;\\\n\tuint32_t DP_SYM32_ENC_SDP_CONTROL;\\\n\tuint32_t DP_SYM32_ENC_SDP_GSP_CONTROL0;\\\n\tuint32_t DP_SYM32_ENC_SDP_GSP_CONTROL2;\\\n\tuint32_t DP_SYM32_ENC_SDP_GSP_CONTROL3;\\\n\tuint32_t DP_SYM32_ENC_SDP_GSP_CONTROL5;\\\n\tuint32_t DP_SYM32_ENC_SDP_GSP_CONTROL11;\\\n\tuint32_t DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL;\\\n\tuint32_t DP_SYM32_ENC_SDP_AUDIO_CONTROL0;\\\n\tuint32_t DP_SYM32_ENC_VID_CRC_CONTROL;\\\n\tuint32_t DP_SYM32_ENC_HBLANK_CONTROL\n\n\n#define DCN3_1_HPO_DP_STREAM_ENC_MASK_SH_LIST(mask_sh)\\\n\tSE_SF(DP_STREAM_MAPPER_CONTROL0, DP_STREAM_LINK_TARGET, mask_sh),\\\n\tSE_SF(DP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_CONTROL, DP_STREAM_ENC_CLOCK_EN, mask_sh),\\\n\tSE_SF(DP_STREAM_ENC0_DP_STREAM_ENC_INPUT_MUX_CONTROL, DP_STREAM_ENC_INPUT_MUX_PIXEL_STREAM_SOURCE_SEL, mask_sh),\\\n\tSE_SF(DP_STREAM_ENC0_DP_STREAM_ENC_AUDIO_CONTROL, DP_STREAM_ENC_INPUT_MUX_AUDIO_STREAM_SOURCE_SEL, mask_sh),\\\n\tSE_SF(DP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0, FIFO_RESET, mask_sh),\\\n\tSE_SF(DP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0, FIFO_RESET_DONE, mask_sh),\\\n\tSE_SF(DP_STREAM_ENC0_DP_STREAM_ENC_CLOCK_RAMP_ADJUSTER_FIFO_STATUS_CONTROL0, FIFO_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_CONTROL, DP_SYM32_ENC_RESET, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_CONTROL, DP_SYM32_ENC_RESET_DONE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_CONTROL, DP_SYM32_ENC_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT, PIXEL_ENCODING_TYPE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT, UNCOMPRESSED_PIXEL_ENCODING, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT, UNCOMPRESSED_COMPONENT_DEPTH, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_PIXEL_FORMAT_DOUBLE_BUFFER_CONTROL, PIXEL_FORMAT_DOUBLE_BUFFER_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_MSA_DOUBLE_BUFFER_CONTROL, MSA_DOUBLE_BUFFER_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC_VID_MSA, MSA_DATA_LANE_0, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC_VID_MSA, MSA_DATA_LANE_1, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC_VID_MSA, MSA_DATA_LANE_2, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC_VID_MSA, MSA_DATA_LANE_3, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_FIFO_CONTROL, PIXEL_TO_SYMBOL_FIFO_RESET, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_FIFO_CONTROL, PIXEL_TO_SYMBOL_FIFO_RESET_DONE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_FIFO_CONTROL, PIXEL_TO_SYMBOL_FIFO_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_STREAM_CONTROL, VID_STREAM_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_STREAM_CONTROL, VID_STREAM_STATUS, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_VBID_CONTROL, VBID_6_COMPRESSEDSTREAM_FLAG_SOF_REFERENCE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_VBID_CONTROL, VBID_6_COMPRESSEDSTREAM_FLAG_LINE_NUMBER, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_CONTROL, SDP_STREAM_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL0, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL0, GSP_PAYLOAD_SIZE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL0, GSP_TRANSMISSION_LINE_NUMBER, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL5, GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL5, GSP_TRANSMISSION_LINE_NUMBER, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_GSP_CONTROL5, GSP_SOF_REFERENCE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_METADATA_PACKET_CONTROL, METADATA_PACKET_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL0, AUDIO_MUTE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL0, ASP_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL0, ATP_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL0, AIP_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_SDP_AUDIO_CONTROL0, ACM_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_CONTROL, CRC_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_VID_CRC_CONTROL, CRC_CONT_MODE_ENABLE, mask_sh),\\\n\tSE_SF(DP_SYM32_ENC0_DP_SYM32_ENC_HBLANK_CONTROL, HBLANK_MINIMUM_SYMBOL_WIDTH, mask_sh)\n\n\n#define DCN3_1_HPO_DP_STREAM_ENC_REG_FIELD_LIST(type) \\\n\ttype DP_STREAM_LINK_TARGET;\\\n\ttype DP_STREAM_ENC_CLOCK_EN;\\\n\ttype DP_STREAM_ENC_INPUT_MUX_PIXEL_STREAM_SOURCE_SEL;\\\n\ttype DP_STREAM_ENC_INPUT_MUX_AUDIO_STREAM_SOURCE_SEL;\\\n\ttype FIFO_RESET;\\\n\ttype FIFO_RESET_DONE;\\\n\ttype FIFO_ENABLE;\\\n\ttype DP_SYM32_ENC_RESET;\\\n\ttype DP_SYM32_ENC_RESET_DONE;\\\n\ttype DP_SYM32_ENC_ENABLE;\\\n\ttype PIXEL_ENCODING_TYPE;\\\n\ttype UNCOMPRESSED_PIXEL_ENCODING;\\\n\ttype UNCOMPRESSED_COMPONENT_DEPTH;\\\n\ttype PIXEL_FORMAT_DOUBLE_BUFFER_ENABLE;\\\n\ttype MSA_DOUBLE_BUFFER_ENABLE;\\\n\ttype MSA_DATA_LANE_0;\\\n\ttype MSA_DATA_LANE_1;\\\n\ttype MSA_DATA_LANE_2;\\\n\ttype MSA_DATA_LANE_3;\\\n\ttype PIXEL_TO_SYMBOL_FIFO_RESET;\\\n\ttype PIXEL_TO_SYMBOL_FIFO_RESET_DONE;\\\n\ttype PIXEL_TO_SYMBOL_FIFO_ENABLE;\\\n\ttype VID_STREAM_ENABLE;\\\n\ttype VID_STREAM_STATUS;\\\n\ttype VBID_6_COMPRESSEDSTREAM_FLAG_SOF_REFERENCE;\\\n\ttype VBID_6_COMPRESSEDSTREAM_FLAG_LINE_NUMBER;\\\n\ttype SDP_STREAM_ENABLE;\\\n\ttype AUDIO_MUTE;\\\n\ttype ASP_ENABLE;\\\n\ttype ATP_ENABLE;\\\n\ttype AIP_ENABLE;\\\n\ttype ACM_ENABLE;\\\n\ttype GSP_VIDEO_CONTINUOUS_TRANSMISSION_ENABLE;\\\n\ttype GSP_PAYLOAD_SIZE;\\\n\ttype GSP_TRANSMISSION_LINE_NUMBER;\\\n\ttype GSP_SOF_REFERENCE;\\\n\ttype METADATA_PACKET_ENABLE;\\\n\ttype CRC_ENABLE;\\\n\ttype CRC_CONT_MODE_ENABLE;\\\n\ttype HBLANK_MINIMUM_SYMBOL_WIDTH\n\n\nstruct dcn31_hpo_dp_stream_encoder_registers {\n\tDCN3_1_HPO_DP_STREAM_ENC_REGS;\n};\n\nstruct dcn31_hpo_dp_stream_encoder_shift {\n\tDCN3_1_HPO_DP_STREAM_ENC_REG_FIELD_LIST(uint8_t);\n};\n\nstruct dcn31_hpo_dp_stream_encoder_mask {\n\tDCN3_1_HPO_DP_STREAM_ENC_REG_FIELD_LIST(uint32_t);\n};\n\nstruct dcn31_hpo_dp_stream_encoder {\n\tstruct hpo_dp_stream_encoder base;\n\tconst struct dcn31_hpo_dp_stream_encoder_registers *regs;\n\tconst struct dcn31_hpo_dp_stream_encoder_shift *hpo_se_shift;\n\tconst struct dcn31_hpo_dp_stream_encoder_mask *hpo_se_mask;\n};\n\n\nvoid dcn31_hpo_dp_stream_encoder_construct(\n\tstruct dcn31_hpo_dp_stream_encoder *enc3,\n\tstruct dc_context *ctx,\n\tstruct dc_bios *bp,\n\tuint32_t inst,\n\tenum engine_id eng_id,\n\tstruct vpg *vpg,\n\tstruct apg *apg,\n\tconst struct dcn31_hpo_dp_stream_encoder_registers *regs,\n\tconst struct dcn31_hpo_dp_stream_encoder_shift *hpo_se_shift,\n\tconst struct dcn31_hpo_dp_stream_encoder_mask *hpo_se_mask);\n\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}