<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail_because: 
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v</a>
defines: 
time_elapsed: 0.984s
ram usage: 35472 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp2fazsk3a/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>: No timescale set for &#34;counter&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>: Compile module &#34;work@counter&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>: Top level module &#34;work@counter&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp2fazsk3a/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_counter
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp2fazsk3a/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp2fazsk3a/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@counter)
 |vpiName:work@counter
 |uhdmallPackages:
 \_package: builtin, parent:work@counter
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@counter, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v</a>, line:7, parent:work@counter
   |vpiDefName:work@counter
   |vpiFullName:work@counter
   |vpiProcess:
   \_always: , line:12
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:12
       |vpiCondition:
       \_operation: , line:12
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:12
           |vpiName:clk
           |vpiFullName:work@counter.clk
       |vpiStmt:
       \_if_else: , line:13
         |vpiCondition:
         \_operation: , line:13
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (reset), line:13
             |vpiName:reset
             |vpiFullName:work@counter.reset
           |vpiOperand:
           \_constant: , line:13
             |vpiConstType:3
             |vpiDecompile:&#39;b1
             |vpiSize:1
             |BIN:1
         |vpiStmt:
         \_begin: , line:13
           |vpiFullName:work@counter
           |vpiStmt:
           \_assignment: , line:14
             |vpiLhs:
             \_ref_obj: (count), line:14
               |vpiName:count
               |vpiFullName:work@counter.count
             |vpiRhs:
             \_constant: , line:14
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiElseStmt:
         \_if_stmt: , line:15
           |vpiCondition:
           \_operation: , line:15
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (enable), line:15
               |vpiName:enable
               |vpiFullName:work@counter.enable
             |vpiOperand:
             \_constant: , line:15
               |vpiConstType:3
               |vpiDecompile:&#39;b1
               |vpiSize:1
               |BIN:1
           |vpiStmt:
           \_begin: , line:15
             |vpiFullName:work@counter
             |vpiStmt:
             \_assignment: , line:16
               |vpiLhs:
               \_ref_obj: (count), line:16
                 |vpiName:count
                 |vpiFullName:work@counter.count
               |vpiRhs:
               \_operation: , line:16
                 |vpiOpType:24
                 |vpiOperand:
                 \_ref_obj: (count), line:16
                   |vpiName:count
                   |vpiFullName:work@counter.count
                 |vpiOperand:
                 \_constant: , line:16
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
   |vpiPort:
   \_port: (clk), line:7
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:7
         |vpiName:clk
         |vpiFullName:work@counter.clk
   |vpiPort:
   \_port: (reset), line:7
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:7
         |vpiName:reset
         |vpiFullName:work@counter.reset
   |vpiPort:
   \_port: (enable), line:7
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:7
         |vpiName:enable
         |vpiFullName:work@counter.enable
   |vpiPort:
   \_port: (count), line:7
     |vpiName:count
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (count), line:10
         |vpiName:count
         |vpiFullName:work@counter.count
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (count), line:10
   |vpiNet:
   \_logic_net: (clk), line:7
   |vpiNet:
   \_logic_net: (reset), line:7
   |vpiNet:
   \_logic_net: (enable), line:7
 |uhdmtopModules:
 \_module: work@counter (work@counter), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v</a>, line:7
   |vpiDefName:work@counter
   |vpiName:work@counter
   |vpiPort:
   \_port: (clk), line:7, parent:work@counter
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:7, parent:work@counter
         |vpiName:clk
         |vpiFullName:work@counter.clk
   |vpiPort:
   \_port: (reset), line:7, parent:work@counter
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:7, parent:work@counter
         |vpiName:reset
         |vpiFullName:work@counter.reset
   |vpiPort:
   \_port: (enable), line:7, parent:work@counter
     |vpiName:enable
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enable), line:7, parent:work@counter
         |vpiName:enable
         |vpiFullName:work@counter.enable
   |vpiPort:
   \_port: (count), line:7, parent:work@counter
     |vpiName:count
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (count), line:10, parent:work@counter
         |vpiName:count
         |vpiFullName:work@counter.count
         |vpiNetType:48
         |vpiRange:
         \_range: , line:10
           |vpiLeftRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (count), line:10, parent:work@counter
   |vpiNet:
   \_logic_net: (clk), line:7, parent:work@counter
   |vpiNet:
   \_logic_net: (reset), line:7, parent:work@counter
   |vpiNet:
   \_logic_net: (enable), line:7, parent:work@counter
Object: \work_counter of type 3000
Object: \work_counter of type 32
Object: \clk of type 44
Object: \reset of type 44
Object: \enable of type 44
Object: \count of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \count of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \reset of type 36
Object: \enable of type 36
Object: \work_counter of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 23
Object:  of type 39
Object: \reset of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \count of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \enable of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \count of type 608
Object:  of type 39
Object: \count of type 608
Object:  of type 7
Object: \count of type 36
Object: \clk of type 36
Object: \reset of type 36
Object: \enable of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_counter&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x202a700] str=&#39;\work_counter&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&gt; [0x202a980] str=&#39;\clk&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&gt; [0x202adc0] str=&#39;\reset&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&gt; [0x202afb0] str=&#39;\enable&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&gt; [0x202b180] str=&#39;\count&#39; output reg port=4
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:10</a>.0-10.0&gt; [0x202b300]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:10</a>.0-10.0&gt; [0x202b7a0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:10</a>.0-10.0&gt; [0x202b9a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&gt; [0x202b5c0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&gt; [0x202c080]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&gt; [0x202c250] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&gt; [0x202beb0]
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:13</a>.0-13.0&gt; [0x202c500]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x202c620]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:13</a>.0-13.0&gt; [0x202c740]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x202c8d0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:13</a>.0-13.0&gt; [0x202cbc0] str=&#39;\reset&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:13</a>.0-13.0&gt; [0x202d090] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x202d260]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x202cf30] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203ec10]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:13</a>.0-13.0&gt; [0x203e3d0]
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:14</a>.0-14.0&gt; [0x203e4f0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:14</a>.0-14.0&gt; [0x203e870] str=&#39;\count&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:14</a>.0-14.0&gt; [0x203ed50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203ef20]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203f040]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2041030]
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:15</a>.0-15.0&gt; [0x203f160]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203f280]
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:15</a>.0-15.0&gt; [0x203f3a0]
                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203f530]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:15</a>.0-15.0&gt; [0x203f690] str=&#39;\enable&#39;
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:15</a>.0-15.0&gt; [0x203fa70] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203f910]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203fc40] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2040d20]
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:15</a>.0-15.0&gt; [0x203fd60]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&gt; [0x203fea0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&gt; [0x2040220] str=&#39;\count&#39;
                              AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&gt; [0x20405f0]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&gt; [0x2040920] str=&#39;\count&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&gt; [0x2040e60] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x202a700] str=&#39;\work_counter&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&gt; [0x202a980] str=&#39;\clk&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&gt; [0x202adc0] str=&#39;\reset&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&gt; [0x202afb0] str=&#39;\enable&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&gt; [0x202b180] str=&#39;\count&#39; output reg basic_prep port=4 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:10</a>.0-10.0&gt; [0x202b300] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:10</a>.0-10.0&gt; [0x202b7a0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:10</a>.0-10.0&gt; [0x202b9a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&gt; [0x202b5c0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&gt; [0x202c080] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&gt; [0x202c250 -&gt; 0x202a980] str=&#39;\clk&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&gt; [0x202beb0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:13</a>.0-13.0&gt; [0x202c500] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x202c620] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:13</a>.0-13.0&gt; [0x202c740] basic_prep
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x202c8d0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:13</a>.0-13.0&gt; [0x202cbc0 -&gt; 0x202adc0] str=&#39;\reset&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:13</a>.0-13.0&gt; [0x202d090] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x202d260] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x202cf30] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203ec10] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:13</a>.0-13.0&gt; [0x203e3d0] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:14</a>.0-14.0&gt; [0x203e4f0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:14</a>.0-14.0&gt; [0x203e870 -&gt; 0x202b180] str=&#39;\count&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:14</a>.0-14.0&gt; [0x203ed50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203ef20] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203f040] basic_prep
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2041030] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:15</a>.0-15.0&gt; [0x203f160] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203f280] basic_prep
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:15</a>.0-15.0&gt; [0x203f3a0] basic_prep
                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203f530] basic_prep
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:15</a>.0-15.0&gt; [0x203f690 -&gt; 0x202afb0] str=&#39;\enable&#39; basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:15</a>.0-15.0&gt; [0x203fa70] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203f910] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x203fc40] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2040d20] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:15</a>.0-15.0&gt; [0x203fd60] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&gt; [0x203fea0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&gt; [0x2040220 -&gt; 0x202b180] str=&#39;\count&#39; basic_prep
                              AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&gt; [0x20405f0] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&gt; [0x2040920 -&gt; 0x202b180] str=&#39;\count&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&gt; [0x2040e60] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_counter

2.2. Analyzing design hierarchy..
Top module:  \work_counter
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>$1 in module work_counter.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_counter.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>$1&#39;.
     1/2: $2\count[3:0]
     2/2: $1\count[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\work_counter.\count&#39; using process `\work_counter.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>$1&#39;.
  created $dff cell `$procdff$14&#39; with positive edge clock.

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\work_counter.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>$1&#39;.
Removing empty process `work_counter.$proc$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>$1&#39;.
Cleaned up 2 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_counter..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_counter ===

   Number of wires:                 16
   Number of wire bits:             68
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            1
     $dff                            1
     $eq                             2
     $mux                            3

8. Executing CHECK pass (checking for obvious problems).
checking module work_counter..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_counter&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;clk&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;reset&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 3 ]
        },
        &#34;enable&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 4 ]
        },
        &#34;count&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 5, 6, 7, 8 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000100&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5, 6, 7, 8 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$2&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 3 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 41 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 4 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 42 ]
          }
        },
        &#34;$procdff$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dff&#34;,
          &#34;parameters&#34;: {
            &#34;CLK_POLARITY&#34;: &#34;1&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;CLK&#34;: &#34;input&#34;,
            &#34;D&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;CLK&#34;: [ 2 ],
            &#34;D&#34;: [ 43, 44, 45, 46 ],
            &#34;Q&#34;: [ 5, 6, 7, 8 ]
          }
        },
        &#34;$procmux$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 47, 48, 49, 50 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 41 ],
            &#34;Y&#34;: [ 43, 44, 45, 46 ]
          }
        },
        &#34;$procmux$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5, 6, 7, 8 ],
            &#34;B&#34;: [ 9, 10, 11, 12 ],
            &#34;S&#34;: [ 42 ],
            &#34;Y&#34;: [ 51, 52, 53, 54 ]
          }
        },
        &#34;$procmux$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000100&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 51, 52, 53, 54 ],
            &#34;B&#34;: [ &#34;x&#34;, &#34;x&#34;, &#34;x&#34;, &#34;x&#34; ],
            &#34;S&#34;: [ 41 ],
            &#34;Y&#34;: [ 47, 48, 49, 50 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\count[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 43, 44, 45, 46 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$1\\count[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 43, 44, 45, 46 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$2\\count[3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 47, 48, 49, 50 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&#34;
          }
        },
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$2_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 41 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 42 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$procmux$10_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 41 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$12_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 43, 44, 45, 46 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$13_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 41 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 51, 52, 53, 54 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 42 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 47, 48, 49, 50 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;clk&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&#34;
          }
        },
        &#34;count&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5, 6, 7, 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&#34;
          }
        },
        &#34;enable&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&#34;
          }
        },
        &#34;reset&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_counter&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_counter(clk, reset, enable, count);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&#34; *)
  wire [3:0] _00_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&#34; *)
  wire [3:0] _01_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:12</a>.0-12.0&#34; *)
  wire [3:0] _02_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&#34; *)
  wire [31:0] _03_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _04_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _05_;
  wire _06_;
  wire [3:0] _07_;
  wire _08_;
  wire [3:0] _09_;
  wire _10_;
  wire [3:0] _11_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&#34; *)
  input clk;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&#34; *)
  output [3:0] count;
  reg [3:0] count;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&#34; *)
  input enable;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:7</a>.0-7.0&#34; *)
  input reset;
  assign _03_ = count + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_counter.v:16</a>.0-16.0&#34; *) 32&#39;d1;
  assign _04_ = reset == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  assign _05_ = enable == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  always @(posedge clk)
      count &lt;= _07_;
  assign _07_ = _08_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 4&#39;h0 : _02_;
  assign _09_ = _10_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _03_[3:0] : count;
  assign _11_ = _06_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 4&#39;hx : _09_;
  assign _00_ = _01_;
  assign _10_ = _05_;
  assign _06_ = _04_;
  assign _02_ = _11_;
  assign _08_ = _04_;
  assign _01_ = _07_;
endmodule

End of script. Logfile hash: 2b9bb76697, CPU: user 0.01s system 0.01s, MEM: 14.14 MB peak
Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 33% 2x write_verilog (0 sec), 33% 2x read_uhdm (0 sec), ...

</pre>
</body>