<stg><name>Configurable_PE.2</name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="1" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="15" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:0 %op_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %op

]]></Node>
<StgValue><ssdm name="op_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1 %MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX

]]></Node>
<StgValue><ssdm name="MOD_INDEX_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %twiddle_factor_val2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %twiddle_factor_val2

]]></Node>
<StgValue><ssdm name="twiddle_factor_val2_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %input2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input2_val

]]></Node>
<StgValue><ssdm name="input2_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val

]]></Node>
<StgValue><ssdm name="input1_val_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:5 %icmp_ln190 = icmp_eq  i3 %op_read, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:6 %br_ln190 = br i1 %icmp_ln190, void %if.then8, void %if.then11

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then11:0 %temp1 = add i32 %input2_val_read, i32 %input1_val_read

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="2" op_2_bw="31" op_3_bw="2" op_4_bw="31" op_5_bw="2" op_6_bw="31" op_7_bw="31" op_8_bw="2">
<![CDATA[
if.then11:1 %zext_ln76_cast = sparsemux i31 @_ssdm_op_SparseMux.ap_auto.3i31.i31.i2, i2 0, i31 1073750017, i2 1, i31 1073815553, i2 2, i31 1073872897, i31 0, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="zext_ln76_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="31">
<![CDATA[
if.then11:2 %zext_ln76 = zext i31 %zext_ln76_cast

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then11:7 %res2_temp_1 = sub i32 %input1_val_read, i32 %input2_val_read

]]></Node>
<StgValue><ssdm name="res2_temp_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then11:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %res2_temp_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then11:9 %add_ln89_1 = add i32 %zext_ln76, i32 %res2_temp_1

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then11:10 %res2_temp_2 = select i1 %tmp, i32 %add_ln89_1, i32 %res2_temp_1

]]></Node>
<StgValue><ssdm name="res2_temp_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.then11:14 %add_ln208 = add i31 %zext_ln76_cast, i31 1

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then11:15 %trunc_ln208_1 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %add_ln208, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln208_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="55" st_id="9" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="56" st_id="10" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="57" st_id="11" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="58" st_id="12" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="59" st_id="13" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="60" st_id="14" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then8:0 %temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="61" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then8:1 %res1_temp = add i32 %temp_1, i32 %input1_val_read

]]></Node>
<StgValue><ssdm name="res1_temp"/></StgValue>
</operation>

<operation id="62" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then8:7 %res2_temp = sub i32 %input1_val_read, i32 %temp_1

]]></Node>
<StgValue><ssdm name="res2_temp"/></StgValue>
</operation>

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then8:8 %tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %res2_temp, i32 31

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="64" st_id="15" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31" op_1_bw="2" op_2_bw="31" op_3_bw="2" op_4_bw="31" op_5_bw="2" op_6_bw="31" op_7_bw="31" op_8_bw="2">
<![CDATA[
if.then8:2 %zext_ln76_3_cast = sparsemux i31 @_ssdm_op_SparseMux.ap_auto.3i31.i31.i2, i2 0, i31 1073750017, i2 1, i31 1073815553, i2 2, i31 1073872897, i31 0, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="zext_ln76_3_cast"/></StgValue>
</operation>

<operation id="65" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="31">
<![CDATA[
if.then8:3 %zext_ln76_1 = zext i31 %zext_ln76_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="66" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then8:4 %icmp_ln76_1 = icmp_slt  i32 %res1_temp, i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="icmp_ln76_1"/></StgValue>
</operation>

<operation id="67" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then8:5 %res1_temp_1 = sub i32 %res1_temp, i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="res1_temp_1"/></StgValue>
</operation>

<operation id="68" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then8:6 %res1_temp_2 = select i1 %icmp_ln76_1, i32 %res1_temp, i32 %res1_temp_1

]]></Node>
<StgValue><ssdm name="res1_temp_2"/></StgValue>
</operation>

<operation id="69" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then8:9 %add_ln89 = add i32 %res2_temp, i32 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then8:10 %select_ln88 = select i1 %tmp_380, i32 %add_ln89, i32 %res2_temp

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
if.then8:11 %br_ln205 = br void %if.end59

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="72" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then11:3 %icmp_ln76 = icmp_slt  i32 %temp1, i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="73" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then11:4 %xor_ln76 = xor i1 %icmp_ln76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln76"/></StgValue>
</operation>

<operation id="74" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then11:5 %sub_ln77 = sub i32 %temp1, i32 %zext_ln76

]]></Node>
<StgValue><ssdm name="sub_ln77"/></StgValue>
</operation>

<operation id="75" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then11:6 %temp1_1 = select i1 %xor_ln76, i32 %sub_ln77, i32 %temp1

]]></Node>
<StgValue><ssdm name="temp1_1"/></StgValue>
</operation>

<operation id="76" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then11:11 %trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %temp1_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="77" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="31">
<![CDATA[
if.then11:12 %sext_ln208 = sext i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln208"/></StgValue>
</operation>

<operation id="78" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="32">
<![CDATA[
if.then11:13 %trunc_ln208 = trunc i32 %temp1_1

]]></Node>
<StgValue><ssdm name="trunc_ln208"/></StgValue>
</operation>

<operation id="79" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
if.then11:16 %select_ln208 = select i1 %trunc_ln208, i30 %trunc_ln208_1, i30 0

]]></Node>
<StgValue><ssdm name="select_ln208"/></StgValue>
</operation>

<operation id="80" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="30">
<![CDATA[
if.then11:17 %zext_ln208 = zext i30 %select_ln208

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="81" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then11:18 %add_ln208_1 = add i32 %zext_ln208, i32 %sext_ln208

]]></Node>
<StgValue><ssdm name="add_ln208_1"/></StgValue>
</operation>

<operation id="82" st_id="16" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="83" st_id="17" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="84" st_id="18" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="85" st_id="19" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="86" st_id="20" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="87" st_id="21" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="88" st_id="22" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="89" st_id="23" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="90" st_id="24" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="91" st_id="25" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="92" st_id="26" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="93" st_id="27" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="94" st_id="28" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="95" st_id="29" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
if.then11:19 %temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="96" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then11:20 %trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %temp, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="97" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="31">
<![CDATA[
if.then11:21 %sext_ln210 = sext i31 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln210"/></StgValue>
</operation>

<operation id="98" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32">
<![CDATA[
if.then11:22 %trunc_ln210 = trunc i32 %temp

]]></Node>
<StgValue><ssdm name="trunc_ln210"/></StgValue>
</operation>

<operation id="99" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
if.then11:23 %select_ln210 = select i1 %trunc_ln210, i30 %trunc_ln208_1, i30 0

]]></Node>
<StgValue><ssdm name="select_ln210"/></StgValue>
</operation>

<operation id="100" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="30">
<![CDATA[
if.then11:24 %zext_ln210 = zext i30 %select_ln210

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="101" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then11:25 %add_ln210 = add i32 %zext_ln210, i32 %sext_ln210

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="102" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln190" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.then11:26 %br_ln0 = br void %if.end59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end59:0 %res1_1 = phi i32 %add_ln208_1, void %if.then11, i32 %res1_temp_2, void %if.then8

]]></Node>
<StgValue><ssdm name="res1_1"/></StgValue>
</operation>

<operation id="104" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end59:1 %res2_1 = phi i32 %add_ln210, void %if.then11, i32 %select_ln88, void %if.then8

]]></Node>
<StgValue><ssdm name="res2_1"/></StgValue>
</operation>

<operation id="105" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
if.end59:2 %mrv = insertvalue i64 <undef>, i32 %res1_1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="106" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
if.end59:3 %mrv_1 = insertvalue i64 %mrv, i32 %res2_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="107" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64">
<![CDATA[
if.end59:4 %ret_ln215 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln215"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
