Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Tue Dec  6 21:58:19 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/digital_7__I_0_i2_3_lut/A	->	NES_inst/digital_7__I_0_i2_3_lut/Z

++++ Loop2
NES_inst/i5061_3_lut/A	->	NES_inst/i5061_3_lut/Z

++++ Loop3
NES_inst/digital_7__I_0_i4_3_lut/A	->	NES_inst/digital_7__I_0_i4_3_lut/Z

++++ Loop4
NES_inst/digital_7__I_0_i5_3_lut/A	->	NES_inst/digital_7__I_0_i5_3_lut/Z

++++ Loop5
NES_inst/digital_7__I_0_i6_3_lut/A	->	NES_inst/digital_7__I_0_i6_3_lut/Z

++++ Loop6
NES_inst/i5060_3_lut/A	->	NES_inst/i5060_3_lut/Z

++++ Loop7
NES_inst/digital_7__I_0_i8_3_lut/A	->	NES_inst/digital_7__I_0_i8_3_lut/Z

++++ Loop8
NES_inst/digital_7__I_0_i1_3_lut/A	->	NES_inst/digital_7__I_0_i1_3_lut/Z


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 12.9199%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/button_i3/D                   |    3.677 ns 
board_inst/button_i0/D                   |    4.206 ns 
board_inst/button_i2/SR                  |    4.549 ns 
board_inst/button_i1/SR                  |    5.144 ns 
board_inst/button_i0/SR                  |    5.871 ns 
board_inst/button_i2/D                   |    7.589 ns 
board_inst/button_i1/D                   |    7.801 ns 
NES_inst/count_249_348__i20/D            |    9.649 ns 
NES_inst/count_249_348__i19/D            |    9.926 ns 
NES_inst/count_249_348__i18/D            |   10.203 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/apple_id_res1_i0_i1/D         |    1.715 ns 
board_inst/apple_id_res2_i0_i1/D         |    1.715 ns 
board_inst/apple_id_i1/D                 |    1.715 ns 
NES_inst/count_249_348__i3/D             |    1.882 ns 
NES_inst/count_249_348__i4/D             |    1.882 ns 
NES_inst/count_249_348__i5/D             |    1.882 ns 
NES_inst/count_249_348__i6/D             |    1.882 ns 
NES_inst/count_249_348__i7/D             |    1.882 ns 
NES_inst/count_249_348__i8/D             |    1.882 ns 
NES_inst/count_249_348__i9/D             |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/apple_id_i1/Q                |          No required time
board_inst/apple_id_res1_i0_i2/Q        |          No required time
board_inst/apple_id_res1_i0_i1/Q        |          No required time
board_inst/apple_id_res2_i0_i1/Q        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/x_pos_251__i6/D   |    No arrival or required
display_inst/vga_init/x_pos_251__i5/D   |    No arrival or required
{display_inst/vga_init/x_pos_251__i5/SR   display_inst/vga_init/x_pos_251__i6/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_251__i4/D   |    No arrival or required
display_inst/vga_init/x_pos_251__i3/D   |    No arrival or required
{display_inst/vga_init/x_pos_251__i3/SR   display_inst/vga_init/x_pos_251__i4/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_251__i2/D   |    No arrival or required
display_inst/vga_init/x_pos_251__i1/D   |    No arrival or required
{display_inst/vga_init/x_pos_251__i1/SR   display_inst/vga_init/x_pos_251__i2/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_251__i0/D   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        43
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
rgb[5]                                  |                    output
VSYNC                                   |                    output
HSYNC                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 5 Instance(s)          |           Type           
-------------------------------------------------------------------
NES_inst/output_i0_i6                   |                  No Clock
NES_inst/output_i0_i2                   |                  No Clock
NES_inst/output_i0_i4                   |                  No Clock
NES_inst/output_i0_i7                   |                  No Clock
NES_inst/output_i0_i0                   |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         5
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i15/Q  (SLICE_R10C18D)
Path End         : board_inst/button_i3/D  (SLICE_R11C20B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.677 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  18      


Data Path

NES_inst/count_249_348__i15/CK->NES_inst/count_249_348__i15/Q
                                          SLICE_R10C18D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C20A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n2753                                               NET DELAY        2.168                 12.240  3       
NES_inst/i2_3_lut_4_lut/C->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R11C19B      D0_TO_F0_DELAY   0.449                 12.689  8       
NES_inst/n8128                                               NET DELAY        2.168                 14.857  8       
NES_inst/i5060_3_lut/C->NES_inst/i5060_3_lut/Z
                                          SLICE_R12C19A      D0_TO_F0_DELAY   0.449                 15.306  2       
NES_inst/digital[6]_2                                        NET DELAY        2.485                 17.791  2       
NES_inst/i1_2_lut_adj_53/A->NES_inst/i1_2_lut_adj_53/Z
                                          SLICE_R12C18A      B1_TO_F1_DELAY   0.449                 18.240  2       
NES_inst/n29                                                 NET DELAY        3.741                 21.981  2       
i3_4_lut/C->i3_4_lut/Z                    SLICE_R11C20B      A1_TO_F1_DELAY   0.476                 22.457  1       
board_inst/n10106 ( DI1 )                                    NET DELAY        0.000                 22.457  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  18      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  18      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -22.456  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.677  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i15/Q  (SLICE_R10C18D)
Path End         : board_inst/button_i0/D  (SLICE_R11C18B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.206 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  18      


Data Path

NES_inst/count_249_348__i15/CK->NES_inst/count_249_348__i15/Q
                                          SLICE_R10C18D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C20A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n2753                                               NET DELAY        2.168                 12.240  3       
NES_inst/i2_3_lut_4_lut/C->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R11C19B      D0_TO_F0_DELAY   0.449                 12.689  8       
NES_inst/n8128                                               NET DELAY        2.168                 14.857  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R12C18C      D0_TO_F0_DELAY   0.449                 15.306  4       
NES_inst/digital[3]                                          NET DELAY        2.551                 17.857  4       
NES_inst/i1_2_lut/A->NES_inst/i1_2_lut/Z  SLICE_R12C18B      A1_TO_F1_DELAY   0.449                 18.306  2       
NES_inst/n8617                                               NET DELAY        3.146                 21.452  2       
NES_inst/i1_4_lut/D->NES_inst/i1_4_lut/Z  SLICE_R11C18B      A1_TO_F1_DELAY   0.476                 21.928  1       
NES_inst/button_3__N_49[0] ( DI1 )                           NET DELAY        0.000                 21.928  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  18      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  18      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.927  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.206  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i15/Q  (SLICE_R10C18D)
Path End         : board_inst/button_i2/SR  (SLICE_R11C17D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 79.8% (route), 20.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.549 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  18      


Data Path

NES_inst/count_249_348__i15/CK->NES_inst/count_249_348__i15/Q
                                          SLICE_R10C18D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C20A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n2753                                               NET DELAY        2.168                 12.240  3       
NES_inst/i2_3_lut_4_lut/C->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R11C19B      D0_TO_F0_DELAY   0.449                 12.689  8       
NES_inst/n8128                                               NET DELAY        2.168                 14.857  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R11C18D      D0_TO_F0_DELAY   0.449                 15.306  4       
NES_inst/digital[0]                                          NET DELAY        2.168                 17.474  4       
NES_inst/i8106_2_lut_3_lut/C->NES_inst/i8106_2_lut_3_lut/Z
                                          SLICE_R11C19C      D1_TO_F1_DELAY   0.449                 17.923  2       
NES_inst/n25 ( LSR )                                         NET DELAY        3.331                 21.254  2       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  18      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  18      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -21.253  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.549  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i15/Q  (SLICE_R10C18D)
Path End         : board_inst/button_i1/SR  (SLICE_R12C18C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.144 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  18      


Data Path

NES_inst/count_249_348__i15/CK->NES_inst/count_249_348__i15/Q
                                          SLICE_R10C18D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C20A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n2753                                               NET DELAY        2.168                 12.240  3       
NES_inst/i2_3_lut_4_lut/C->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R11C19B      D0_TO_F0_DELAY   0.449                 12.689  8       
NES_inst/n8128                                               NET DELAY        2.168                 14.857  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R11C18D      D0_TO_F0_DELAY   0.449                 15.306  4       
NES_inst/digital[0]                                          NET DELAY        2.168                 17.474  4       
board_inst/i8089_2_lut/B->board_inst/i8089_2_lut/Z
                                          SLICE_R11C18B      D0_TO_F0_DELAY   0.449                 17.923  1       
board_inst/n4 ( LSR )                                        NET DELAY        2.736                 20.659  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  18      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  18      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -20.658  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.144  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i15/Q  (SLICE_R10C18D)
Path End         : board_inst/button_i0/SR  (SLICE_R11C18B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 77.8% (route), 22.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.871 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  18      


Data Path

NES_inst/count_249_348__i15/CK->NES_inst/count_249_348__i15/Q
                                          SLICE_R10C18D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C20A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n2753                                               NET DELAY        2.168                 12.240  3       
NES_inst/i2_3_lut_4_lut/C->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R11C19B      D0_TO_F0_DELAY   0.449                 12.689  8       
NES_inst/n8128                                               NET DELAY        2.168                 14.857  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R11C18D      D0_TO_F0_DELAY   0.476                 15.333  4       
NES_inst/digital[0]                                          NET DELAY        0.304                 15.637  4       
NES_inst/i2155_1_lut/A->NES_inst/i2155_1_lut/Z
                                          SLICE_R11C18D      C1_TO_F1_DELAY   0.449                 16.086  1       
NES_inst/n2989 ( LSR )                                       NET DELAY        3.846                 19.932  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  18      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  18      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -19.931  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.871  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i15/Q  (SLICE_R10C18D)
Path End         : board_inst/button_i2/D  (SLICE_R11C17D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 75.4% (route), 24.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.589 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  18      


Data Path

NES_inst/count_249_348__i15/CK->NES_inst/count_249_348__i15/Q
                                          SLICE_R10C18D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C20A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n2753                                               NET DELAY        2.168                 12.240  3       
NES_inst/i2_3_lut_4_lut/C->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R11C19B      D0_TO_F0_DELAY   0.449                 12.689  8       
NES_inst/n8128                                               NET DELAY        2.168                 14.857  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R12C18C      D0_TO_F0_DELAY   0.449                 15.306  4       
NES_inst/digital[3]                                          NET DELAY        2.763                 18.069  4       
board_inst/i643_1_lut/A->board_inst/i643_1_lut/Z
                                          SLICE_R11C17D      D1_TO_F1_DELAY   0.476                 18.545  1       
board_inst/n65[2] ( DI1 )                                    NET DELAY        0.000                 18.545  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  18      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  18      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -18.544  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 7.589  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i15/Q  (SLICE_R10C18D)
Path End         : board_inst/button_i1/D  (SLICE_R12C18C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.801 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  18      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  18      


Data Path

NES_inst/count_249_348__i15/CK->NES_inst/count_249_348__i15/Q
                                          SLICE_R10C18D      CLK_TO_Q1_DELAY  1.388                  6.887  3       
NES_inst/NEScount[6]                                         NET DELAY        2.736                  9.623  3       
NES_inst/i3_4_lut/B->NES_inst/i3_4_lut/Z  SLICE_R10C20A      A0_TO_F0_DELAY   0.449                 10.072  3       
NES_inst/n2753                                               NET DELAY        2.168                 12.240  3       
NES_inst/i2_3_lut_4_lut/C->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R11C19B      D0_TO_F0_DELAY   0.449                 12.689  8       
NES_inst/n8128                                               NET DELAY        2.168                 14.857  8       
NES_inst/digital_7__I_0_i6_3_lut/C->NES_inst/digital_7__I_0_i6_3_lut/Z
                                          SLICE_R12C18A      D0_TO_F0_DELAY   0.449                 15.306  3       
NES_inst/digital[5]_2                                        NET DELAY        2.551                 17.857  3       
NES_inst/i2_4_lut/B->NES_inst/i2_4_lut/Z  SLICE_R12C18C      A1_TO_F1_DELAY   0.476                 18.333  1       
NES_inst/n8114 ( DI1 )                                       NET DELAY        0.000                 18.333  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  18      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  18      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -18.332  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 7.801  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i1/Q  (SLICE_R10C17A)
Path End         : NES_inst/count_249_348__i20/D  (SLICE_R10C19C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.649 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  18      
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  18      


Data Path

NES_inst/count_249_348__i1/CK->NES_inst/count_249_348__i1/Q
                                          SLICE_R10C17A      CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_249_348_add_4_1/C1->NES_inst/count_249_348_add_4_1/CO1
                                          SLICE_R10C17A      C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n7498                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_249_348_add_4_3/CI0->NES_inst/count_249_348_add_4_3/CO0
                                          SLICE_R10C17B      CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n10625                                              NET DELAY            0.000                  9.529  2       
NES_inst/count_249_348_add_4_3/CI1->NES_inst/count_249_348_add_4_3/CO1
                                          SLICE_R10C17B      CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n7500                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_249_348_add_4_5/CI0->NES_inst/count_249_348_add_4_5/CO0
                                          SLICE_R10C17C      CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n10631                                              NET DELAY            0.000                 10.083  2       
NES_inst/count_249_348_add_4_5/CI1->NES_inst/count_249_348_add_4_5/CO1
                                          SLICE_R10C17C      CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n7502                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_249_348_add_4_7/CI0->NES_inst/count_249_348_add_4_7/CO0
                                          SLICE_R10C17D      CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n10634                                              NET DELAY            0.000                 10.637  2       
NES_inst/count_249_348_add_4_7/CI1->NES_inst/count_249_348_add_4_7/CO1
                                          SLICE_R10C17D      CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n7504                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_249_348_add_4_9/CI0->NES_inst/count_249_348_add_4_9/CO0
                                          SLICE_R10C18A      CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n10637                                              NET DELAY            0.000                 11.746  2       
NES_inst/count_249_348_add_4_9/CI1->NES_inst/count_249_348_add_4_9/CO1
                                          SLICE_R10C18A      CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n7506                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_249_348_add_4_11/CI0->NES_inst/count_249_348_add_4_11/CO0
                                          SLICE_R10C18B      CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n10640                                              NET DELAY            0.000                 12.300  2       
NES_inst/count_249_348_add_4_11/CI1->NES_inst/count_249_348_add_4_11/CO1
                                          SLICE_R10C18B      CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n7508                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_249_348_add_4_13/CI0->NES_inst/count_249_348_add_4_13/CO0
                                          SLICE_R10C18C      CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n10643                                              NET DELAY            0.000                 12.854  2       
NES_inst/count_249_348_add_4_13/CI1->NES_inst/count_249_348_add_4_13/CO1
                                          SLICE_R10C18C      CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n7510                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_249_348_add_4_15/CI0->NES_inst/count_249_348_add_4_15/CO0
                                          SLICE_R10C18D      CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n10646                                              NET DELAY            0.000                 13.408  2       
NES_inst/count_249_348_add_4_15/CI1->NES_inst/count_249_348_add_4_15/CO1
                                          SLICE_R10C18D      CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
NES_inst/n7512                                               NET DELAY            0.555                 14.240  2       
NES_inst/count_249_348_add_4_17/CI0->NES_inst/count_249_348_add_4_17/CO0
                                          SLICE_R10C19A      CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
NES_inst/n10649                                              NET DELAY            0.000                 14.517  2       
NES_inst/count_249_348_add_4_17/CI1->NES_inst/count_249_348_add_4_17/CO1
                                          SLICE_R10C19A      CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
NES_inst/n7514                                               NET DELAY            0.000                 14.794  2       
NES_inst/count_249_348_add_4_19/CI0->NES_inst/count_249_348_add_4_19/CO0
                                          SLICE_R10C19B      CIN0_TO_COUT0_DELAY  0.277                 15.071  2       
NES_inst/n10652                                              NET DELAY            0.000                 15.071  2       
NES_inst/count_249_348_add_4_19/CI1->NES_inst/count_249_348_add_4_19/CO1
                                          SLICE_R10C19B      CIN1_TO_COUT1_DELAY  0.277                 15.348  2       
NES_inst/n7516                                               NET DELAY            0.661                 16.009  2       
NES_inst/count_249_348_add_4_21/D0->NES_inst/count_249_348_add_4_21/S0
                                          SLICE_R10C19C      D0_TO_F0_DELAY       0.476                 16.485  1       
NES_inst/n85[19] ( DI0 )                                     NET DELAY            0.000                 16.485  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  18      
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  18      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -16.484  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     9.649  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i1/Q  (SLICE_R10C17A)
Path End         : NES_inst/count_249_348__i19/D  (SLICE_R10C19B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.926 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  18      
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  18      


Data Path

NES_inst/count_249_348__i1/CK->NES_inst/count_249_348__i1/Q
                                          SLICE_R10C17A      CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_249_348_add_4_1/C1->NES_inst/count_249_348_add_4_1/CO1
                                          SLICE_R10C17A      C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n7498                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_249_348_add_4_3/CI0->NES_inst/count_249_348_add_4_3/CO0
                                          SLICE_R10C17B      CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n10625                                              NET DELAY            0.000                  9.529  2       
NES_inst/count_249_348_add_4_3/CI1->NES_inst/count_249_348_add_4_3/CO1
                                          SLICE_R10C17B      CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n7500                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_249_348_add_4_5/CI0->NES_inst/count_249_348_add_4_5/CO0
                                          SLICE_R10C17C      CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n10631                                              NET DELAY            0.000                 10.083  2       
NES_inst/count_249_348_add_4_5/CI1->NES_inst/count_249_348_add_4_5/CO1
                                          SLICE_R10C17C      CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n7502                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_249_348_add_4_7/CI0->NES_inst/count_249_348_add_4_7/CO0
                                          SLICE_R10C17D      CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n10634                                              NET DELAY            0.000                 10.637  2       
NES_inst/count_249_348_add_4_7/CI1->NES_inst/count_249_348_add_4_7/CO1
                                          SLICE_R10C17D      CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n7504                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_249_348_add_4_9/CI0->NES_inst/count_249_348_add_4_9/CO0
                                          SLICE_R10C18A      CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n10637                                              NET DELAY            0.000                 11.746  2       
NES_inst/count_249_348_add_4_9/CI1->NES_inst/count_249_348_add_4_9/CO1
                                          SLICE_R10C18A      CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n7506                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_249_348_add_4_11/CI0->NES_inst/count_249_348_add_4_11/CO0
                                          SLICE_R10C18B      CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n10640                                              NET DELAY            0.000                 12.300  2       
NES_inst/count_249_348_add_4_11/CI1->NES_inst/count_249_348_add_4_11/CO1
                                          SLICE_R10C18B      CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n7508                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_249_348_add_4_13/CI0->NES_inst/count_249_348_add_4_13/CO0
                                          SLICE_R10C18C      CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n10643                                              NET DELAY            0.000                 12.854  2       
NES_inst/count_249_348_add_4_13/CI1->NES_inst/count_249_348_add_4_13/CO1
                                          SLICE_R10C18C      CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n7510                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_249_348_add_4_15/CI0->NES_inst/count_249_348_add_4_15/CO0
                                          SLICE_R10C18D      CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n10646                                              NET DELAY            0.000                 13.408  2       
NES_inst/count_249_348_add_4_15/CI1->NES_inst/count_249_348_add_4_15/CO1
                                          SLICE_R10C18D      CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
NES_inst/n7512                                               NET DELAY            0.555                 14.240  2       
NES_inst/count_249_348_add_4_17/CI0->NES_inst/count_249_348_add_4_17/CO0
                                          SLICE_R10C19A      CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
NES_inst/n10649                                              NET DELAY            0.000                 14.517  2       
NES_inst/count_249_348_add_4_17/CI1->NES_inst/count_249_348_add_4_17/CO1
                                          SLICE_R10C19A      CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
NES_inst/n7514                                               NET DELAY            0.000                 14.794  2       
NES_inst/count_249_348_add_4_19/CI0->NES_inst/count_249_348_add_4_19/CO0
                                          SLICE_R10C19B      CIN0_TO_COUT0_DELAY  0.277                 15.071  2       
NES_inst/n10652                                              NET DELAY            0.661                 15.732  2       
NES_inst/count_249_348_add_4_19/D1->NES_inst/count_249_348_add_4_19/S1
                                          SLICE_R10C19B      D1_TO_F1_DELAY       0.476                 16.208  1       
NES_inst/n85[18] ( DI1 )                                     NET DELAY            0.000                 16.208  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  18      
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  18      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -16.207  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     9.926  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i1/Q  (SLICE_R10C17A)
Path End         : NES_inst/count_249_348__i18/D  (SLICE_R10C19B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 19
Delay Ratio      : 36.4% (route), 63.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.203 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  18      
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  18      


Data Path

NES_inst/count_249_348__i1/CK->NES_inst/count_249_348__i1/Q
                                          SLICE_R10C17A      CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_249_348_add_4_1/C1->NES_inst/count_249_348_add_4_1/CO1
                                          SLICE_R10C17A      C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n7498                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_249_348_add_4_3/CI0->NES_inst/count_249_348_add_4_3/CO0
                                          SLICE_R10C17B      CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n10625                                              NET DELAY            0.000                  9.529  2       
NES_inst/count_249_348_add_4_3/CI1->NES_inst/count_249_348_add_4_3/CO1
                                          SLICE_R10C17B      CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n7500                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_249_348_add_4_5/CI0->NES_inst/count_249_348_add_4_5/CO0
                                          SLICE_R10C17C      CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n10631                                              NET DELAY            0.000                 10.083  2       
NES_inst/count_249_348_add_4_5/CI1->NES_inst/count_249_348_add_4_5/CO1
                                          SLICE_R10C17C      CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n7502                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_249_348_add_4_7/CI0->NES_inst/count_249_348_add_4_7/CO0
                                          SLICE_R10C17D      CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n10634                                              NET DELAY            0.000                 10.637  2       
NES_inst/count_249_348_add_4_7/CI1->NES_inst/count_249_348_add_4_7/CO1
                                          SLICE_R10C17D      CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n7504                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_249_348_add_4_9/CI0->NES_inst/count_249_348_add_4_9/CO0
                                          SLICE_R10C18A      CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n10637                                              NET DELAY            0.000                 11.746  2       
NES_inst/count_249_348_add_4_9/CI1->NES_inst/count_249_348_add_4_9/CO1
                                          SLICE_R10C18A      CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n7506                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_249_348_add_4_11/CI0->NES_inst/count_249_348_add_4_11/CO0
                                          SLICE_R10C18B      CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n10640                                              NET DELAY            0.000                 12.300  2       
NES_inst/count_249_348_add_4_11/CI1->NES_inst/count_249_348_add_4_11/CO1
                                          SLICE_R10C18B      CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n7508                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_249_348_add_4_13/CI0->NES_inst/count_249_348_add_4_13/CO0
                                          SLICE_R10C18C      CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n10643                                              NET DELAY            0.000                 12.854  2       
NES_inst/count_249_348_add_4_13/CI1->NES_inst/count_249_348_add_4_13/CO1
                                          SLICE_R10C18C      CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n7510                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_249_348_add_4_15/CI0->NES_inst/count_249_348_add_4_15/CO0
                                          SLICE_R10C18D      CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n10646                                              NET DELAY            0.000                 13.408  2       
NES_inst/count_249_348_add_4_15/CI1->NES_inst/count_249_348_add_4_15/CO1
                                          SLICE_R10C18D      CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
NES_inst/n7512                                               NET DELAY            0.555                 14.240  2       
NES_inst/count_249_348_add_4_17/CI0->NES_inst/count_249_348_add_4_17/CO0
                                          SLICE_R10C19A      CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
NES_inst/n10649                                              NET DELAY            0.000                 14.517  2       
NES_inst/count_249_348_add_4_17/CI1->NES_inst/count_249_348_add_4_17/CO1
                                          SLICE_R10C19A      CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
NES_inst/n7514                                               NET DELAY            0.661                 15.455  2       
NES_inst/count_249_348_add_4_19/D0->NES_inst/count_249_348_add_4_19/S0
                                          SLICE_R10C19B      D0_TO_F0_DELAY       0.476                 15.931  1       
NES_inst/n85[17] ( DI0 )                                     NET DELAY            0.000                 15.931  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  18      
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  18      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -15.930  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                    10.203  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/button_i1/Q  (SLICE_R12C18C)
Path End         : board_inst/apple_id_res1_i0_i1/D  (SLICE_R12C17D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK                                                 NET DELAY        3.035                  3.035  19      


Data Path

board_inst/button_i1/CK->board_inst/button_i1/Q
                                          SLICE_R12C18C      CLK_TO_Q1_DELAY  0.766                  3.801  1       
board_inst/button[1]                                         NET DELAY        0.701                  4.502  1       
board_inst/i606_2_lut/B->board_inst/i606_2_lut/Z
                                          SLICE_R12C17D      D0_TO_F0_DELAY   0.248                  4.750  1       
board_inst/n6 ( DI0 )                                        NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/button_i0/Q  (SLICE_R11C18B)
Path End         : board_inst/apple_id_res2_i0_i1/D  (SLICE_R12C17D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK                                                 NET DELAY        3.035                  3.035  19      


Data Path

board_inst/button_i0/CK->board_inst/button_i0/Q
                                          SLICE_R11C18B      CLK_TO_Q1_DELAY  0.766                  3.801  2       
board_inst/button[0]                                         NET DELAY        0.701                  4.502  2       
board_inst/i596_1_lut/A->board_inst/i596_1_lut/Z
                                          SLICE_R12C17D      D1_TO_F1_DELAY   0.248                  4.750  1       
board_inst/n1071 ( DI1 )                                     NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : board_inst/button_i2/Q  (SLICE_R11C17D)
Path End         : board_inst/apple_id_i1/D  (SLICE_R11C16A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK                                                 NET DELAY        3.035                  3.035  19      


Data Path

board_inst/button_i2/CK->board_inst/button_i2/Q
                                          SLICE_R11C17D      CLK_TO_Q1_DELAY  0.766                  3.801  3       
board_inst/button[2]                                         NET DELAY        0.701                  4.502  3       
board_inst/i4203_2_lut/A->board_inst/i4203_2_lut/Z
                                          SLICE_R11C16A      D0_TO_F0_DELAY   0.248                  4.750  1       
board_inst/apple_id_8__N_36[6] ( DI0 )                       NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i3/Q  (SLICE_R10C17B)
Path End         : NES_inst/count_249_348__i3/D  (SLICE_R10C17B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      


Data Path

NES_inst/count_249_348__i3/CK->NES_inst/count_249_348__i3/Q
                                          SLICE_R10C17B      CLK_TO_Q1_DELAY  0.766                  3.801  1       
NES_inst/n18                                                 NET DELAY        0.868                  4.669  1       
NES_inst/count_249_348_add_4_3/C1->NES_inst/count_249_348_add_4_3/S1
                                          SLICE_R10C17B      C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[2] ( DI1 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i4/Q  (SLICE_R10C17C)
Path End         : NES_inst/count_249_348__i4/D  (SLICE_R10C17C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      


Data Path

NES_inst/count_249_348__i4/CK->NES_inst/count_249_348__i4/Q
                                          SLICE_R10C17C      CLK_TO_Q0_DELAY  0.766                  3.801  1       
NES_inst/n17                                                 NET DELAY        0.868                  4.669  1       
NES_inst/count_249_348_add_4_5/C0->NES_inst/count_249_348_add_4_5/S0
                                          SLICE_R10C17C      C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[3] ( DI0 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i5/Q  (SLICE_R10C17C)
Path End         : NES_inst/count_249_348__i5/D  (SLICE_R10C17C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      


Data Path

NES_inst/count_249_348__i5/CK->NES_inst/count_249_348__i5/Q
                                          SLICE_R10C17C      CLK_TO_Q1_DELAY  0.766                  3.801  1       
NES_inst/n16                                                 NET DELAY        0.868                  4.669  1       
NES_inst/count_249_348_add_4_5/C1->NES_inst/count_249_348_add_4_5/S1
                                          SLICE_R10C17C      C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[4] ( DI1 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i6/Q  (SLICE_R10C17D)
Path End         : NES_inst/count_249_348__i6/D  (SLICE_R10C17D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      


Data Path

NES_inst/count_249_348__i6/CK->NES_inst/count_249_348__i6/Q
                                          SLICE_R10C17D      CLK_TO_Q0_DELAY  0.766                  3.801  1       
NES_inst/n15                                                 NET DELAY        0.868                  4.669  1       
NES_inst/count_249_348_add_4_7/C0->NES_inst/count_249_348_add_4_7/S0
                                          SLICE_R10C17D      C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[5] ( DI0 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i7/Q  (SLICE_R10C17D)
Path End         : NES_inst/count_249_348__i7/D  (SLICE_R10C17D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      


Data Path

NES_inst/count_249_348__i7/CK->NES_inst/count_249_348__i7/Q
                                          SLICE_R10C17D      CLK_TO_Q1_DELAY  0.766                  3.801  1       
NES_inst/n14                                                 NET DELAY        0.868                  4.669  1       
NES_inst/count_249_348_add_4_7/C1->NES_inst/count_249_348_add_4_7/S1
                                          SLICE_R10C17D      C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[6] ( DI1 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i8/Q  (SLICE_R10C18A)
Path End         : NES_inst/count_249_348__i8/D  (SLICE_R10C18A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      


Data Path

NES_inst/count_249_348__i8/CK->NES_inst/count_249_348__i8/Q
                                          SLICE_R10C18A      CLK_TO_Q0_DELAY  0.766                  3.801  7       
NES_inst/NESclk                                              NET DELAY        0.868                  4.669  7       
NES_inst/count_249_348_add_4_9/C0->NES_inst/count_249_348_add_4_9/S0
                                          SLICE_R10C18A      C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[7] ( DI0 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_249_348__i9/Q  (SLICE_R10C18A)
Path End         : NES_inst/count_249_348__i9/D  (SLICE_R10C18A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      


Data Path

NES_inst/count_249_348__i9/CK->NES_inst/count_249_348__i9/Q
                                          SLICE_R10C18A      CLK_TO_Q1_DELAY  0.766                  3.801  2       
NES_inst/NEScount[0]                                         NET DELAY        0.868                  4.669  2       
NES_inst/count_249_348_add_4_9/C1->NES_inst/count_249_348_add_4_9/S1
                                          SLICE_R10C18A      C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[8] ( DI1 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  19      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

