;redcode
;assert 1
	SPL 0, <502
	CMP -201, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-30
	DJN -2, @-20
	ADD #6, -56
	CMP -127, 100
	SUB @127, 106
	CMP <121, 103
	JMN @12, #200
	JMN @12, #200
	ADD #6, -56
	ADD #6, -56
	DJN -1, @-20
	SUB -127, 100
	SUB -207, <-140
	SUB -12, @10
	SUB @0, @2
	MOV #106, 12
	MOV #106, 12
	SUB @121, 103
	ADD -1, <-30
	ADD -1, <-30
	CMP -207, <-140
	JMN 12, #10
	MOV #106, 12
	JMN @12, #200
	SUB @121, 103
	SUB -127, 100
	SUB -207, <-140
	SUB @121, 103
	MOV #146, 12
	JMZ <106, 12
	ADD #6, -56
	ADD #6, -56
	CMP -127, 100
	SUB #72, @200
	SLT 212, @10
	SUB @121, 103
	SUB #72, @200
	SUB #72, @401
	CMP -127, 100
	CMP -127, 100
	MOV -7, <-20
	SLT 212, @10
	SPL <300, 90
	CMP -201, <-120
	SPL 0, <502
	MOV -1, <-20
