 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Sat Oct 30 19:22:36 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[3]/CK (DFFR_X1)                            0.0000     0.0000 r
  weight_reg[3]/Q (DFFR_X1)                             0.6686     0.6686 f
  U542/ZN (INV_X1)                                      0.3180     0.9866 r
  U882/ZN (AOI22_X1)                                    0.2509     1.2376 f
  U886/S (FA_X1)                                        0.9070     2.1446 f
  U888/CO (FA_X1)                                       0.6303     2.7749 f
  U890/ZN (NOR2_X1)                                     0.2588     3.0337 r
  U893/ZN (INV_X1)                                      0.0643     3.0980 f
  U894/ZN (AOI22_X1)                                    0.4399     3.5379 r
  U478/ZN (OR2_X1)                                      0.2254     3.7633 r
  U895/ZN (NAND2_X1)                                    0.0684     3.8317 f
  U560/ZN (AND2_X1)                                     0.1665     3.9982 f
  dut_sram_write_data_reg[10]/D (DFF_X2)                0.0000     3.9982 f
  data arrival time                                                3.9982

  clock clk (rise edge)                                 4.3500     4.3500
  clock network delay (ideal)                           0.0000     4.3500
  clock uncertainty                                    -0.0500     4.3000
  dut_sram_write_data_reg[10]/CK (DFF_X2)               0.0000     4.3000 r
  library setup time                                   -0.3008     3.9992
  data required time                                               3.9992
  --------------------------------------------------------------------------
  data required time                                               3.9992
  data arrival time                                               -3.9982
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0010


1
