
*** Running vivado
    with args -log MNIST_Solver.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source MNIST_Solver.tcl -notrace


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MNIST_Solver.tcl -notrace
Command: link_design -top MNIST_Solver -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC.dcp' for cell 'C1/conv_channels_gen[0].kernel/M0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL.dcp' for cell 'C1/conv_channels_gen[0].kernel/M0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.dcp' for cell 'FC/fc_neuron_gen[0].mult'
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_1_BRAM/Conv_1_BRAM.dcp' for cell 'conv_2_obuf_gen[0].c2_obuf/ram'
INFO: [Netlist 29-17] Analyzing 1114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1743.973 ; gain = 0.000 ; free physical = 9249 ; free virtual = 23097
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1743.973 ; gain = 387.098 ; free physical = 9249 ; free virtual = 23097
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1775.988 ; gain = 32.016 ; free physical = 9244 ; free virtual = 23091

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10c57ae1b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2255.488 ; gain = 479.500 ; free physical = 8783 ; free virtual = 22633

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10c57ae1b

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2333.488 ; gain = 0.000 ; free physical = 8807 ; free virtual = 22656
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 183f6901e

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2333.488 ; gain = 0.000 ; free physical = 8807 ; free virtual = 22656
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b6bf3288

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2333.488 ; gain = 0.000 ; free physical = 8848 ; free virtual = 22699
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b6bf3288

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2333.488 ; gain = 0.000 ; free physical = 8848 ; free virtual = 22699
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1121fe085

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2333.488 ; gain = 0.000 ; free physical = 8875 ; free virtual = 22710
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1121fe085

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2333.488 ; gain = 0.000 ; free physical = 8873 ; free virtual = 22709
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2333.488 ; gain = 0.000 ; free physical = 8873 ; free virtual = 22709
Ending Logic Optimization Task | Checksum: 1121fe085

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2333.488 ; gain = 0.000 ; free physical = 8873 ; free virtual = 22709

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.731 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 1121fe085

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8756 ; free virtual = 22610
Ending Power Optimization Task | Checksum: 1121fe085

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2630.609 ; gain = 297.121 ; free physical = 8771 ; free virtual = 22625

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1121fe085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8771 ; free virtual = 22625

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8771 ; free virtual = 22625
Ending Netlist Obfuscation Task | Checksum: 1121fe085

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8771 ; free virtual = 22625
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2630.609 ; gain = 886.637 ; free physical = 8771 ; free virtual = 22625
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8771 ; free virtual = 22625
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8762 ; free virtual = 22619
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8775 ; free virtual = 22636
INFO: [runtcl-4] Executing : report_drc -file MNIST_Solver_drc_opted.rpt -pb MNIST_Solver_drc_opted.pb -rpx MNIST_Solver_drc_opted.rpx
Command: report_drc -file MNIST_Solver_drc_opted.rpt -pb MNIST_Solver_drc_opted.pb -rpx MNIST_Solver_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8773 ; free virtual = 22634
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9f97f577

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8773 ; free virtual = 22634
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8773 ; free virtual = 22635

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dc96ec63

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8745 ; free virtual = 22607

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2caa1895c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8732 ; free virtual = 22593

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2caa1895c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8732 ; free virtual = 22593
Phase 1 Placer Initialization | Checksum: 2caa1895c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8732 ; free virtual = 22593

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2215f4ec1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8728 ; free virtual = 22589

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 9 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell C1/conv_channels_gen[0].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. 39 registers were pushed out.
INFO: [Physopt 32-665] Processed cell C1/conv_channels_gen[5].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. 39 registers were pushed out.
INFO: [Physopt 32-665] Processed cell C2/conv_channels_gen[11].kernel/M3/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. 39 registers were pushed out.
INFO: [Physopt 32-666] Processed cell C2/conv_channels_gen[3].kernel/M3/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-666] Processed cell C2/conv_channels_gen[17].kernel/M3/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-666] Processed cell C2/conv_channels_gen[15].kernel/M3/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-665] Processed cell C1/conv_channels_gen[1].kernel/M2_2/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. 39 registers were pushed out.
INFO: [Physopt 32-665] Processed cell C2/conv_channels_gen[13].kernel/M3/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. 39 registers were pushed out.
INFO: [Physopt 32-666] Processed cell C2/conv_channels_gen[4].kernel/M3/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 5 nets or cells. Created 195 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8745 ; free virtual = 22596
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8746 ; free virtual = 22597

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |          195  |              0  |                     5  |           0  |           1  |  00:00:10  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          195  |              0  |                     5  |           0  |           5  |  00:00:11  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 192a3032d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8748 ; free virtual = 22599
Phase 2 Global Placement | Checksum: 2443da225

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8740 ; free virtual = 22591

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2443da225

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8740 ; free virtual = 22591

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 215510cd3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8714 ; free virtual = 22580

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15f7a60c0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8714 ; free virtual = 22580

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1533b7ee2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8714 ; free virtual = 22580

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23407a0c1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8711 ; free virtual = 22563

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 237b8433f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8711 ; free virtual = 22563

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 172e7f821

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8709 ; free virtual = 22561
Phase 3 Detail Placement | Checksum: 172e7f821

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8709 ; free virtual = 22561

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18f5aaf3e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net C2/conv_channels_gen[0].kernel/SCLR, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 18f5aaf3e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8624 ; free virtual = 22571
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.500. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e9658048

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8575 ; free virtual = 22536
Phase 4.1 Post Commit Optimization | Checksum: e9658048

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8575 ; free virtual = 22536

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e9658048

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8584 ; free virtual = 22545

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e9658048

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8584 ; free virtual = 22545

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8584 ; free virtual = 22545
Phase 4.4 Final Placement Cleanup | Checksum: 163031c92

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8584 ; free virtual = 22545
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 163031c92

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8584 ; free virtual = 22545
Ending Placer Task | Checksum: 15bf59cee

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8599 ; free virtual = 22561
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8599 ; free virtual = 22561
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8599 ; free virtual = 22561
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8598 ; free virtual = 22552
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8585 ; free virtual = 22550
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8578 ; free virtual = 22534
INFO: [runtcl-4] Executing : report_io -file MNIST_Solver_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8570 ; free virtual = 22527
INFO: [runtcl-4] Executing : report_utilization -file MNIST_Solver_utilization_placed.rpt -pb MNIST_Solver_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file MNIST_Solver_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8577 ; free virtual = 22534
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6bb960f1 ConstDB: 0 ShapeSum: f03c3bfd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 2aa2253f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8335 ; free virtual = 22295
Post Restoration Checksum: NetGraph: 2281f9b6 NumContArr: 8202b89 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2aa2253f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8304 ; free virtual = 22264

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2aa2253f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8288 ; free virtual = 22248

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2aa2253f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2630.609 ; gain = 0.000 ; free physical = 8288 ; free virtual = 22248
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d64a8314

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2670.355 ; gain = 39.746 ; free physical = 8241 ; free virtual = 22200
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.489  | TNS=0.000  | WHS=-0.324 | THS=-279.246|

Phase 2 Router Initialization | Checksum: 14aa02a22

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2670.355 ; gain = 39.746 ; free physical = 8248 ; free virtual = 22208

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21a3e11a4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8228 ; free virtual = 22187

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1185
 Number of Nodes with overlaps = 446
 Number of Nodes with overlaps = 292
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.039  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e4226e42

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8263 ; free virtual = 22224

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.113  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1762c0680

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8276 ; free virtual = 22237
Phase 4 Rip-up And Reroute | Checksum: 1762c0680

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8276 ; free virtual = 22237

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1762c0680

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8276 ; free virtual = 22237

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1762c0680

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8276 ; free virtual = 22237
Phase 5 Delay and Skew Optimization | Checksum: 1762c0680

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8276 ; free virtual = 22237

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10273b741

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8276 ; free virtual = 22237
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.113  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10273b741

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8276 ; free virtual = 22237
Phase 6 Post Hold Fix | Checksum: 10273b741

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8276 ; free virtual = 22237

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.33107 %
  Global Horizontal Routing Utilization  = 4.28261 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b213ef34

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8276 ; free virtual = 22237

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b213ef34

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8275 ; free virtual = 22235

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 60e22256

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8273 ; free virtual = 22234

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.113  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 60e22256

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8274 ; free virtual = 22235
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8302 ; free virtual = 22263

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 2724.957 ; gain = 94.348 ; free physical = 8302 ; free virtual = 22263
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.957 ; gain = 0.000 ; free physical = 8302 ; free virtual = 22263
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2724.957 ; gain = 0.000 ; free physical = 8278 ; free virtual = 22245
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2724.957 ; gain = 0.000 ; free physical = 8257 ; free virtual = 22242
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2724.957 ; gain = 0.000 ; free physical = 8288 ; free virtual = 22260
INFO: [runtcl-4] Executing : report_drc -file MNIST_Solver_drc_routed.rpt -pb MNIST_Solver_drc_routed.pb -rpx MNIST_Solver_drc_routed.rpx
Command: report_drc -file MNIST_Solver_drc_routed.rpt -pb MNIST_Solver_drc_routed.pb -rpx MNIST_Solver_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file MNIST_Solver_methodology_drc_routed.rpt -pb MNIST_Solver_methodology_drc_routed.pb -rpx MNIST_Solver_methodology_drc_routed.rpx
Command: report_methodology -file MNIST_Solver_methodology_drc_routed.rpt -pb MNIST_Solver_methodology_drc_routed.pb -rpx MNIST_Solver_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/MNIST_Solver_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file MNIST_Solver_power_routed.rpt -pb MNIST_Solver_power_summary_routed.pb -rpx MNIST_Solver_power_routed.rpx
Command: report_power -file MNIST_Solver_power_routed.rpt -pb MNIST_Solver_power_summary_routed.pb -rpx MNIST_Solver_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file MNIST_Solver_route_status.rpt -pb MNIST_Solver_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file MNIST_Solver_timing_summary_routed.rpt -pb MNIST_Solver_timing_summary_routed.pb -rpx MNIST_Solver_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file MNIST_Solver_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file MNIST_Solver_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file MNIST_Solver_bus_skew_routed.rpt -pb MNIST_Solver_bus_skew_routed.pb -rpx MNIST_Solver_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar 26 15:28:52 2021...
