//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Tue Aug 26 22:27:11 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_4;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(w_bus_write),
    .I1(ff_write_10),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h3AFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT2 n73_s1 (
    .F(n73_4),
    .I0(ff_busy),
    .I1(ff_bus_ready) 
);
defparam n73_s1.INIT=4'h4;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT4 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[4]),
    .I2(ff_slot_address[3]),
    .I3(n89_8) 
);
defparam n89_s2.INIT=16'h1000;
  LUT3 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[5]),
    .I1(ff_slot_address[6]),
    .I2(ff_slot_address[7]) 
);
defparam n89_s3.INIT=8'h10;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT4 n92_s4 (
    .F(n92_10),
    .I0(n73_4),
    .I1(w_bus_ioreq),
    .I2(n73_7),
    .I3(w_bus_valid) 
);
defparam n92_s4.INIT=16'h04F0;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  n1177_7,
  w_sprite_collision,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n127_3,
  ff_v_active_8,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1635_4,
  n1645_4,
  n1669_4,
  ff_vram_address_16_8,
  n1053_19,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input n1177_7;
input w_sprite_collision;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n127_3;
input ff_v_active_8;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1635_4;
output n1645_4;
output n1669_4;
output ff_vram_address_16_8;
output n1053_19;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n1504_4;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3_0;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n219_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n1625_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n1653_3;
wire n1661_3;
wire n1675_3;
wire n1683_3;
wire n1698_3;
wire n1706_3;
wire n1726_3;
wire n879_3;
wire n881_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1510_4;
wire n1530_3;
wire n959_36;
wire n960_35;
wire n961_38;
wire n962_38;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_write_6;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1050_8;
wire n1053_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1050_10;
wire n1053_10;
wire n1012_6;
wire n96_4;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n1625_4;
wire n391_4;
wire n391_5;
wire n392_4;
wire n393_4;
wire n1628_4;
wire n1642_4;
wire n1710_4;
wire n1734_4;
wire n879_4;
wire n919_4;
wire n920_4;
wire n1004_4;
wire n1004_5;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_37;
wire n959_38;
wire n960_36;
wire n960_37;
wire n961_39;
wire n961_40;
wire n962_39;
wire n962_40;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n965_43;
wire ff_vram_valid_7;
wire ff_vram_valid_8;
wire ff_vram_address_13_7;
wire n1050_11;
wire n1053_12;
wire n1053_13;
wire n1053_14;
wire n377_5;
wire n959_39;
wire n960_38;
wire n1050_12;
wire n1050_13;
wire n1053_15;
wire n1053_16;
wire n1050_14;
wire n1050_15;
wire n1050_16;
wire n1053_17;
wire n1050_17;
wire ff_vram_address_16_10;
wire n1784_5;
wire n202_6;
wire n201_6;
wire n1669_6;
wire n1739_5;
wire n1710_6;
wire n1642_6;
wire n1635_6;
wire n1745_5;
wire n1718_5;
wire n1659_5;
wire n1645_6;
wire n1734_6;
wire n1686_5;
wire n1628_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s29 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s29.INIT=8'hCA;
  LUT3 n966_s30 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s30.INIT=8'hCA;
  LUT4 n1504_s1 (
    .F(n1504_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port1) 
);
defparam n1504_s1.INIT=16'h4000;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_4),
    .I1(ff_bus_wdata[7]),
    .I2(n1504_4) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1504_4) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1504_4) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1504_4) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1504_4) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3_0),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1504_4) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1504_4) 
);
defparam n128_s0.INIT=8'hAC;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(w_register_data[5]),
    .I1(n200_4),
    .I2(ff_register_pointer[5]),
    .I3(n96_4) 
);
defparam n200_s0.INIT=16'h3CAA;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[4]),
    .I3(n96_4) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT4 n202_s0 (
    .F(n202_3),
    .I0(w_register_data[3]),
    .I1(n202_6),
    .I2(ff_register_pointer[3]),
    .I3(n96_4) 
);
defparam n202_s0.INIT=16'h3CAA;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_4) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_4) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_4) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n219_s0 (
    .F(n219_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port0) 
);
defparam n219_s0.INIT=16'h4000;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n377_4),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT4 n378_s0 (
    .F(n378_3),
    .I0(ff_bus_wdata[4]),
    .I1(n378_4),
    .I2(w_cpu_vram_address[12]),
    .I3(w_pulse2) 
);
defparam n378_s0.INIT=16'h3CAA;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(ff_bus_wdata[3]),
    .I1(n379_4),
    .I2(w_cpu_vram_address[11]),
    .I3(w_pulse2) 
);
defparam n379_s0.INIT=16'h3CAA;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[1]),
    .I1(n381_4),
    .I2(w_cpu_vram_address[9]),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[0]),
    .I1(n382_4),
    .I2(w_cpu_vram_address[8]),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_cpu_vram_address[6]),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT4 n385_s0 (
    .F(n385_3),
    .I0(w_register_data[5]),
    .I1(n385_4),
    .I2(w_cpu_vram_address[5]),
    .I3(w_pulse2) 
);
defparam n385_s0.INIT=16'h3CAA;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[3]),
    .I1(n387_4),
    .I2(w_cpu_vram_address[3]),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(n388_4),
    .I2(w_cpu_vram_address[2]),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n1625_s0 (
    .F(n1625_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1625_s0.INIT=16'h0100;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(n391_4),
    .I1(w_cpu_vram_address[16]),
    .I2(n391_5),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'h3CAA;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[1]),
    .I1(ff_vram_type),
    .I2(n392_4),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[0]),
    .I1(ff_vram_type),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n1653_s0 (
    .F(n1653_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1653_s0.INIT=16'h1000;
  LUT4 n1661_s0 (
    .F(n1661_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1661_s0.INIT=16'h4000;
  LUT4 n1675_s0 (
    .F(n1675_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1675_s0.INIT=16'h8000;
  LUT4 n1683_s0 (
    .F(n1683_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1642_4) 
);
defparam n1683_s0.INIT=16'h0100;
  LUT4 n1698_s0 (
    .F(n1698_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1642_4) 
);
defparam n1698_s0.INIT=16'h4000;
  LUT4 n1706_s0 (
    .F(n1706_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1642_4) 
);
defparam n1706_s0.INIT=16'h8000;
  LUT4 n1726_s0 (
    .F(n1726_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1710_4) 
);
defparam n1726_s0.INIT=16'h8000;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(w_register_write),
    .I1(n881_3),
    .I2(w_palette_valid),
    .I3(n879_4) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n881_s0 (
    .F(n881_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port2) 
);
defparam n881_s0.INIT=16'h4000;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(n919_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(n920_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1510_s1 (
    .F(n1510_4),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1504_4) 
);
defparam n1510_s1.INIT=8'h3A;
  LUT3 n1530_s0 (
    .F(n1530_3),
    .I0(n96_4),
    .I1(n1628_4),
    .I2(n1710_4) 
);
defparam n1530_s0.INIT=8'h40;
  LUT4 n959_s22 (
    .F(n959_36),
    .I0(n959_37),
    .I1(n959_38),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n959_s22.INIT=16'hFCC5;
  LUT4 n960_s21 (
    .F(n960_35),
    .I0(n960_36),
    .I1(n960_37),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n960_s21.INIT=16'hFCC5;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(ff_status_register_pointer[3]),
    .I1(n961_39),
    .I2(n961_40),
    .I3(ff_status_register_pointer[2]) 
);
defparam n961_s22.INIT=16'hBB0F;
  LUT4 n962_s22 (
    .F(n962_38),
    .I0(ff_status_register_pointer[3]),
    .I1(n962_39),
    .I2(n962_40),
    .I3(ff_status_register_pointer[2]) 
);
defparam n962_s22.INIT=16'hBB0F;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(ff_status_register_pointer[3]),
    .I1(n963_40),
    .I2(n963_41),
    .I3(ff_status_register_pointer[2]) 
);
defparam n963_s23.INIT=16'hBB0F;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(n964_35),
    .I1(n964_36),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s21.INIT=16'h3533;
  LUT3 n965_s23 (
    .F(n965_41),
    .I0(n965_42),
    .I1(n965_43),
    .I2(ff_status_register_pointer[3]) 
);
defparam n965_s23.INIT=8'h74;
  LUT3 n966_s32 (
    .F(n966_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s32.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n966_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=16'hEEF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_3) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1504_4),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1504_4) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT4 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(n1628_4),
    .I1(n1710_4),
    .I2(ff_not_increment),
    .I3(n96_4) 
);
defparam ff_register_pointer_5_s3.INIT=16'h0F88;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT3 ff_vram_write_s3 (
    .F(ff_vram_write_6),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_write_s3.INIT=8'h10;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n1642_4),
    .I1(n1669_4),
    .I2(ff_vram_address_16_10),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'hF088;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1050_s3 (
    .F(n1050_8),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[4]),
    .I2(n1050_11),
    .I3(n1050_10) 
);
defparam n1050_s3.INIT=16'h80FF;
  LUT4 n1053_s3 (
    .F(n1053_8),
    .I0(n1053_19),
    .I1(n1053_12),
    .I2(n1053_13),
    .I3(n1053_10) 
);
defparam n1053_s3.INIT=16'h40FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_3) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_3) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_3) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_3) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_3) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_3) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_3) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_3) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s31 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s31.INIT=4'h8;
  LUT3 n1050_s4 (
    .F(n1050_10),
    .I0(n1053_19),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_7) 
);
defparam n1050_s4.INIT=8'hE0;
  LUT3 n1053_s4 (
    .F(n1053_10),
    .I0(ff_line_interrupt_enable),
    .I1(n1053_14),
    .I2(n1053_19) 
);
defparam n1053_s4.INIT=8'h3A;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT4 n96_s1 (
    .F(n96_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port3) 
);
defparam n96_s1.INIT=16'h4000;
  LUT4 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n203_4) 
);
defparam n200_s1.INIT=16'h8000;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(n377_5),
    .I1(w_cpu_vram_address[7]),
    .I2(w_cpu_vram_address[8]),
    .I3(n383_4) 
);
defparam n377_s1.INIT=16'h8000;
  LUT3 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n380_4) 
);
defparam n378_s1.INIT=8'h80;
  LUT2 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n380_4) 
);
defparam n379_s1.INIT=4'h8;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n383_4) 
);
defparam n380_s1.INIT=16'h8000;
  LUT3 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n383_4) 
);
defparam n381_s1.INIT=8'h80;
  LUT2 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4) 
);
defparam n382_s1.INIT=4'h8;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT3 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n386_4) 
);
defparam n384_s1.INIT=8'h80;
  LUT2 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4) 
);
defparam n385_s1.INIT=4'h8;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT3 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]) 
);
defparam n387_s1.INIT=8'h80;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1625_s1 (
    .F(n1625_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1625_s1.INIT=16'h0100;
  LUT2 n391_s1 (
    .F(n391_4),
    .I0(w_register_data[2]),
    .I1(ff_vram_type) 
);
defparam n391_s1.INIT=4'h8;
  LUT4 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[15]),
    .I3(n377_4) 
);
defparam n391_s2.INIT=16'h8000;
  LUT4 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n377_4),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1628_s1 (
    .F(n1628_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1628_s1.INIT=8'h10;
  LUT3 n1635_s1 (
    .F(n1635_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1635_s1.INIT=8'h10;
  LUT4 n1642_s1 (
    .F(n1642_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1642_s1.INIT=16'h1000;
  LUT3 n1645_s1 (
    .F(n1645_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1645_s1.INIT=8'h40;
  LUT3 n1669_s1 (
    .F(n1669_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1669_s1.INIT=8'h40;
  LUT4 n1710_s1 (
    .F(n1710_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1710_s1.INIT=16'h1000;
  LUT4 n1734_s1 (
    .F(n1734_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1734_s1.INIT=16'h4000;
  LUT4 n879_s1 (
    .F(n879_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1710_4) 
);
defparam n879_s1.INIT=16'h0100;
  LUT3 n919_s1 (
    .F(n919_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n919_s1.INIT=8'h80;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1004_s2 (
    .F(n1004_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1004_s2.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(ff_frame_interrupt),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s23.INIT=16'h3FF5;
  LUT4 n959_s24 (
    .F(n959_38),
    .I0(w_sprite_collision_y[7]),
    .I1(ff_status_register_pointer[1]),
    .I2(n959_39),
    .I3(ff_status_register_pointer[3]) 
);
defparam n959_s24.INIT=16'hFC2F;
  LUT4 n960_s22 (
    .F(n960_36),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s22.INIT=16'h3FF5;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(w_sprite_collision_y[6]),
    .I1(ff_status_register_pointer[1]),
    .I2(n960_38),
    .I3(ff_status_register_pointer[3]) 
);
defparam n960_s23.INIT=16'hFC2F;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n961_s23.INIT=16'h3500;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(w_sprite_collision_x[5]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n961_s24.INIT=16'h133F;
  LUT4 n962_s23 (
    .F(n962_39),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n962_s23.INIT=16'h3500;
  LUT4 n962_s24 (
    .F(n962_40),
    .I0(w_sprite_collision_x[4]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s24.INIT=16'h133F;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n963_s24.INIT=16'h3500;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n963_s25.INIT=16'h0733;
  LUT3 n964_s22 (
    .F(n964_35),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=8'h35;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n964_s23.INIT=16'h053F;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s24.INIT=16'h305F;
  LUT4 n965_s25 (
    .F(n965_43),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n965_s25.INIT=16'h0C3B;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_busy),
    .I1(w_pulse1),
    .I2(ff_bus_valid),
    .I3(ff_port0) 
);
defparam ff_vram_valid_s4.INIT=16'h1000;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n127_3) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(n1669_4),
    .I1(n1642_4),
    .I2(n1504_4) 
);
defparam ff_vram_address_13_s4.INIT=8'h70;
  LUT3 n1050_s5 (
    .F(n1050_11),
    .I0(n1053_19),
    .I1(n1050_12),
    .I2(n1050_13) 
);
defparam n1050_s5.INIT=8'h40;
  LUT4 n1053_s6 (
    .F(n1053_12),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1053_s6.INIT=16'h9009;
  LUT4 n1053_s7 (
    .F(n1053_13),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(n1053_15),
    .I3(n1053_16) 
);
defparam n1053_s7.INIT=16'h9000;
  LUT4 n1053_s8 (
    .F(n1053_14),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1053_s8.INIT=16'h0100;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_cpu_vram_address[11]),
    .I3(w_cpu_vram_address[12]) 
);
defparam n377_s2.INIT=16'h8000;
  LUT3 n959_s25 (
    .F(n959_39),
    .I0(w_status_color[7]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n959_s25.INIT=8'h70;
  LUT3 n960_s24 (
    .F(n960_38),
    .I0(w_status_color[6]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n960_s24.INIT=8'h70;
  LUT2 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s5.INIT=4'h1;
  LUT4 n1050_s6 (
    .F(n1050_12),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(n1050_14),
    .I3(ff_v_active_8) 
);
defparam n1050_s6.INIT=16'h1000;
  LUT4 n1050_s7 (
    .F(n1050_13),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(n1050_15),
    .I3(n1050_16) 
);
defparam n1050_s7.INIT=16'h4000;
  LUT4 n1053_s9 (
    .F(n1053_15),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1053_s9.INIT=16'h9009;
  LUT4 n1053_s10 (
    .F(n1053_16),
    .I0(w_screen_pos_y[2]),
    .I1(reg_interrupt_line[2]),
    .I2(n1053_17),
    .I3(ff_v_active_8) 
);
defparam n1053_s10.INIT=16'h9000;
  LUT4 n1050_s8 (
    .F(n1050_14),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1050_s8.INIT=16'h0100;
  LUT4 n1050_s9 (
    .F(n1050_15),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n1050_s9.INIT=16'h0001;
  LUT4 n1050_s10 (
    .F(n1050_16),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(n1050_17),
    .I3(w_screen_pos_y[6]) 
);
defparam n1050_s10.INIT=16'h1000;
  LUT4 n1053_s11 (
    .F(n1053_17),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1053_s11.INIT=16'h9009;
  LUT4 n1050_s11 (
    .F(n1050_17),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[3]),
    .I3(ff_half_count[6]) 
);
defparam n1050_s11.INIT=16'h1000;
  LUT3 ff_vram_address_16_s6 (
    .F(ff_vram_address_16_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(ff_vram_type) 
);
defparam ff_vram_address_16_s6.INIT=8'hE0;
  LUT4 n1784_s1 (
    .F(n1784_5),
    .I0(ff_reset_n2_1),
    .I1(n881_3),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1784_s1.INIT=16'h0008;
  LUT3 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n202_s2.INIT=8'h80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n1669_s2 (
    .F(n1669_6),
    .I0(n1625_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1669_s2.INIT=16'h2000;
  LUT4 n1739_s1 (
    .F(n1739_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1734_4) 
);
defparam n1739_s1.INIT=16'h1000;
  LUT4 n1710_s2 (
    .F(n1710_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1710_4) 
);
defparam n1710_s2.INIT=16'h1000;
  LUT4 n1642_s2 (
    .F(n1642_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1642_4) 
);
defparam n1642_s2.INIT=16'h1000;
  LUT4 n1635_s2 (
    .F(n1635_6),
    .I0(n1625_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1635_s2.INIT=16'h0200;
  LUT4 n1745_s1 (
    .F(n1745_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1734_4) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT4 n1718_s1 (
    .F(n1718_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1710_4) 
);
defparam n1718_s1.INIT=16'h4000;
  LUT4 n1659_s1 (
    .F(n1659_5),
    .I0(n1642_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1659_s1.INIT=16'h2000;
  LUT4 n1645_s2 (
    .F(n1645_6),
    .I0(n1625_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1645_s2.INIT=16'h2000;
  LUT4 n1734_s2 (
    .F(n1734_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1734_4) 
);
defparam n1734_s2.INIT=16'h1000;
  LUT4 n1686_s1 (
    .F(n1686_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1642_4) 
);
defparam n1686_s1.INIT=16'h1000;
  LUT4 n1628_s2 (
    .F(n1628_6),
    .I0(n1625_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1628_s2.INIT=16'h0200;
  LUT4 n1053_s12 (
    .F(n1053_19),
    .I0(ff_port1),
    .I1(ff_busy),
    .I2(ff_bus_write),
    .I3(ff_bus_valid) 
);
defparam n1053_s12.INIT=16'h0200;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_7),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_3),
    .I1(w_register_write),
    .I2(n879_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3_0),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1530_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_3),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1659_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1659_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1661_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1675_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1683_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1683_3),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1683_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1698_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1706_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1726_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1734_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1734_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1504_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1050_10),
    .CLK(clk85m),
    .CE(n1050_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1053_10),
    .CLK(clk85m),
    .CE(n1053_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s4 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s28 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s27 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  w_even_we_4,
  reg_50hz_mode,
  n103_9,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  ff_v_active_8,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input w_even_we_4;
input reg_50hz_mode;
input n103_9;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output ff_v_active_8;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_blink_counter_3_8;
wire ff_interleaving_page_8;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n103_7;
wire n100_7;
wire n96_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire n452_6;
wire w_h_count_end_12;
wire n138_4;
wire n380_4;
wire n264_4;
wire n264_5;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_8;
wire n430_9;
wire n429_8;
wire n428_8;
wire n427_8;
wire n427_9;
wire n162_8;
wire n159_8;
wire n156_8;
wire n102_8;
wire n101_8;
wire n99_8;
wire n98_8;
wire n97_8;
wire n93_8;
wire n57_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_14;
wire n138_5;
wire n380_5;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire ff_interleaving_page_11;
wire n428_9;
wire n380_6;
wire n380_7;
wire ff_v_active_9;
wire ff_interleaving_page_12;
wire n380_8;
wire n380_9;
wire ff_v_active_11;
wire n95_10;
wire n97_10;
wire n54_10;
wire n160_10;
wire n162_10;
wire n59_9;
wire n95_12;
wire n98_10;
wire n99_10;
wire n101_10;
wire n102_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n393_9;
wire ff_blink_base_3_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count_end_12),
    .I3(w_h_count_end_13) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT4 n138_s0 (
    .F(n138_3),
    .I0(w_h_count[0]),
    .I1(w_v_count[0]),
    .I2(n138_4),
    .I3(w_h_count_end_12) 
);
defparam n138_s0.INIT=16'h4000;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_11),
    .I1(n380_4),
    .I2(n264_3),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_blink_counter_3_s3 (
    .F(ff_blink_counter_3_8),
    .I0(n380_4),
    .I1(ff_blink_counter_3_9),
    .I2(w_h_count_end),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s3.INIT=16'h80FF;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'h80FF;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT2 n390_s1 (
    .F(n390_6),
    .I0(n390_7),
    .I1(reg_interleaving_mode) 
);
defparam n390_s1.INIT=4'h4;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(n430_8),
    .I1(n430_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0700;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(n429_8),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'h4100;
  LUT2 n428_s2 (
    .F(n428_7),
    .I0(n428_8),
    .I1(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=4'h4;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h1C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(n160_10),
    .I2(w_v_count[4]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n103_s2 (
    .F(n103_7),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n78_3),
    .I3(ff_half_count[2]) 
);
defparam n103_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_10),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(n95_10),
    .I1(n93_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(w_h_count[3]),
    .I1(w_even_we_4),
    .I2(w_h_count_end),
    .I3(w_h_count[4]) 
);
defparam n58_s2.INIT=16'h0708;
  LUT3 n57_s2 (
    .F(n57_7),
    .I0(w_h_count_end),
    .I1(n57_8),
    .I2(w_h_count[5]) 
);
defparam n57_s2.INIT=8'h14;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 n452_s1 (
    .F(n452_6),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_10) 
);
defparam n452_s1.INIT=4'h7;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count_end_14),
    .I2(w_h_count[7]),
    .I3(w_h_count[9]) 
);
defparam w_h_count_end_s9.INIT=16'h4000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[8]),
    .I1(w_h_count[5]),
    .I2(w_even_we_4) 
);
defparam w_h_count_end_s10.INIT=8'h40;
  LUT3 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[1]),
    .I1(w_h_count[4]),
    .I2(n138_5) 
);
defparam n138_s1.INIT=8'h40;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n380_s1.INIT=16'h0100;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(n264_6),
    .I1(w_v_count[0]),
    .I2(w_screen_pos_y[0]),
    .I3(w_screen_pos_y[1]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=16'hBF00;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_interleaving_page_11),
    .I2(ff_blink_counter_3_9),
    .I3(n430_8) 
);
defparam ff_interleaving_page_s4.INIT=16'hB000;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h827F;
  LUT4 n430_s3 (
    .F(n430_8),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n430_s3.INIT=16'h0001;
  LUT3 n430_s4 (
    .F(n430_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s4.INIT=8'h35;
  LUT4 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n430_8) 
);
defparam n429_s3.INIT=16'h3500;
  LUT4 n428_s3 (
    .F(n428_8),
    .I0(n428_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n428_s3.INIT=16'h03FE;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'h53;
  LUT3 n427_s4 (
    .F(n427_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n427_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT3 n102_s3 (
    .F(n102_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]) 
);
defparam n102_s3.INIT=8'h80;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n101_8) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_8) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]) 
);
defparam n93_s3.INIT=4'h8;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_even_we_4) 
);
defparam n57_s3.INIT=8'h80;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_even_we_4) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s11.INIT=4'h4;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[8]) 
);
defparam n138_s2.INIT=16'h0001;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(w_v_count[1]),
    .I1(n380_6),
    .I2(n380_7),
    .I3(w_v_count[4]) 
);
defparam n380_s2.INIT=16'hBB0F;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=4'h8;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=16'h1004;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT3 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[5]),
    .I1(reg_blink_period[0]),
    .I2(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=8'h01;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[1]),
    .I2(ff_interleaving_page_12),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h0FEE;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(n427_8),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s6.INIT=16'h3050;
  LUT4 n428_s4 (
    .F(n428_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n428_s4.INIT=16'h0305;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n380_8),
    .I3(w_v_count[5]) 
);
defparam n380_s3.INIT=16'h1000;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(n380_9),
    .I1(reg_50hz_mode),
    .I2(w_v_count[3]),
    .I3(n103_9) 
);
defparam n380_s4.INIT=16'h1000;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h7E;
  LUT2 ff_interleaving_page_s7 (
    .F(ff_interleaving_page_12),
    .I0(reg_blink_period[6]),
    .I1(reg_blink_period[5]) 
);
defparam ff_interleaving_page_s7.INIT=4'h1;
  LUT4 n380_s5 (
    .F(n380_8),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[6]) 
);
defparam n380_s5.INIT=16'hF800;
  LUT4 n380_s6 (
    .F(n380_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s6.INIT=16'hEFF7;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(n264_5),
    .I1(ff_v_active_7),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s7.INIT=16'h0008;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_10) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n99_8),
    .I3(ff_half_count[6]) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n102_s4 (
    .F(n102_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n102_8),
    .I3(ff_half_count[3]) 
);
defparam n102_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s4 (
    .F(ff_blink_base_3_10),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s4.INIT=8'h8F;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_10),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_10),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_10),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_6),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_4colors_mode,
  n440_8,
  n1449_11,
  w_screen_v_active,
  reg_display_on,
  w_4colors_mode_5,
  w_sprite_mode2_4,
  n88_9,
  n6_8,
  reg_left_mask,
  ff_vram_address_16_8,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  n1531_12,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_state_1_7,
  n1345_5,
  n779_23,
  ff_screen_h_in_active_12,
  ff_next_vram4_7_12,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_4colors_mode;
input n440_8;
input n1449_11;
input w_screen_v_active;
input reg_display_on;
input w_4colors_mode_5;
input w_sprite_mode2_4;
input n88_9;
input n6_8;
input reg_left_mask;
input ff_vram_address_16_8;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input n1531_12;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_state_1_7;
output n1345_5;
output n779_23;
output ff_screen_h_in_active_12;
output ff_next_vram4_7_12;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n748_6;
wire n748_7;
wire n749_6;
wire n749_7;
wire n750_6;
wire n750_7;
wire n751_6;
wire n751_7;
wire n752_6;
wire n752_7;
wire n753_6;
wire n753_7;
wire n754_6;
wire n754_7;
wire n755_6;
wire n755_7;
wire n768_4;
wire n769_4;
wire n770_4;
wire n771_4;
wire n1345_4;
wire n1346_4;
wire n1347_4;
wire n1348_4;
wire n1350_4;
wire n1353_4;
wire n1354_4;
wire n1355_4;
wire n1356_4;
wire n1358_4;
wire n1361_4;
wire n1362_4;
wire n1363_4;
wire n1364_4;
wire n1365_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1374_4;
wire n1377_4;
wire n1378_4;
wire n1379_4;
wire n1380_4;
wire n1382_4;
wire n1385_4;
wire n1386_4;
wire n1387_4;
wire n1388_4;
wire n1390_4;
wire n1393_4;
wire n1394_4;
wire n1395_4;
wire n1396_4;
wire n1398_4;
wire n1627_3;
wire n776_22;
wire n777_22;
wire n778_22;
wire n779_22;
wire n804_25;
wire n805_25;
wire n806_25;
wire n807_25;
wire n808_27;
wire n809_24;
wire n810_24;
wire n811_24;
wire n967_16;
wire n968_16;
wire n969_16;
wire n970_16;
wire n971_17;
wire n972_17;
wire n973_17;
wire n974_17;
wire n975_13;
wire n976_13;
wire n977_13;
wire n978_13;
wire n979_14;
wire n980_14;
wire n981_14;
wire n982_14;
wire n983_14;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_15;
wire n988_15;
wire n989_15;
wire n990_15;
wire n999_13;
wire n1000_13;
wire n1001_13;
wire n1002_13;
wire n1003_13;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1337_33;
wire n1338_33;
wire n1339_33;
wire n1340_33;
wire n1341_25;
wire n1342_25;
wire n1343_25;
wire n1344_25;
wire ff_next_vram3_7_7;
wire ff_next_vram4_3_6;
wire ff_pattern7_7_5;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n1662_7;
wire n1661_7;
wire n1660_7;
wire n1659_7;
wire n706_6;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n511_6;
wire n137_7;
wire n136_7;
wire n256_9;
wire n995_16;
wire n998_17;
wire n996_16;
wire n997_16;
wire n998_16;
wire n1345_6;
wire n1345_7;
wire n1346_5;
wire n1347_5;
wire n1348_5;
wire n1349_6;
wire n1350_5;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_6;
wire n1366_6;
wire n1367_6;
wire n1368_6;
wire n1369_5;
wire n1370_5;
wire n1371_5;
wire n1372_5;
wire n1373_5;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire w_pattern0_3_4;
wire n1627_4;
wire n1627_5;
wire n772_31;
wire n772_32;
wire n773_31;
wire n774_31;
wire n775_31;
wire n776_23;
wire n776_24;
wire n776_25;
wire n777_23;
wire n777_24;
wire n778_23;
wire n778_24;
wire n779_24;
wire n779_25;
wire n967_17;
wire n968_17;
wire n969_17;
wire n970_17;
wire n971_18;
wire n972_18;
wire n973_18;
wire n974_18;
wire n975_14;
wire n975_15;
wire n975_16;
wire n976_14;
wire n976_15;
wire n976_16;
wire n977_14;
wire n977_15;
wire n977_16;
wire n978_14;
wire n978_15;
wire n978_16;
wire n979_16;
wire n980_16;
wire n981_16;
wire n982_16;
wire n983_15;
wire n984_15;
wire n985_15;
wire n986_15;
wire n987_16;
wire n988_16;
wire n989_16;
wire n990_16;
wire n991_17;
wire n991_18;
wire n992_16;
wire n992_17;
wire n993_16;
wire n993_17;
wire n994_16;
wire n994_17;
wire n1337_34;
wire n1338_34;
wire n1339_34;
wire n1340_34;
wire n1341_26;
wire n1341_27;
wire n1342_26;
wire n1343_26;
wire n1343_27;
wire n1344_26;
wire n1344_27;
wire ff_pos_x_5_9;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_8;
wire ff_next_vram4_3_7;
wire ff_screen_h_in_active_10;
wire ff_screen_h_in_active_11;
wire ff_next_vram1_7_9;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram4_7_10;
wire ff_next_vram5_7_10;
wire ff_next_vram5_3_10;
wire n179_8;
wire n178_8;
wire n706_7;
wire n706_8;
wire n705_8;
wire n705_9;
wire n704_7;
wire n704_8;
wire n704_9;
wire n703_8;
wire n703_9;
wire n702_7;
wire n702_8;
wire n702_9;
wire n701_7;
wire n701_8;
wire n700_7;
wire n700_8;
wire n700_9;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n693_9;
wire n692_7;
wire n692_8;
wire n692_9;
wire n691_7;
wire n691_8;
wire n690_8;
wire n511_7;
wire n511_8;
wire n511_9;
wire n138_9;
wire n256_10;
wire n256_11;
wire n1345_8;
wire n1345_9;
wire n1346_6;
wire n1347_6;
wire n1348_6;
wire n1349_7;
wire n1349_8;
wire n1350_6;
wire n1350_7;
wire n1351_6;
wire n1351_7;
wire n1352_6;
wire n1352_7;
wire n1353_6;
wire n1354_6;
wire n1355_6;
wire n1356_6;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1358_7;
wire n1359_6;
wire n1359_7;
wire n1360_6;
wire n1360_7;
wire n1365_7;
wire n1369_6;
wire n1370_6;
wire n1371_6;
wire n1372_6;
wire n1373_6;
wire n1373_7;
wire n1374_6;
wire n1374_7;
wire n1375_6;
wire n1375_7;
wire n1376_6;
wire n1376_7;
wire n1377_6;
wire n1378_6;
wire n1379_6;
wire n1380_6;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1382_7;
wire n1383_6;
wire n1383_7;
wire n1384_6;
wire n1384_7;
wire n1385_6;
wire n1386_6;
wire n1387_6;
wire n1388_6;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1390_7;
wire n1391_6;
wire n1391_7;
wire n1392_6;
wire n1392_7;
wire n1393_6;
wire n1394_6;
wire n1395_6;
wire n1396_6;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1398_7;
wire n1399_6;
wire n1399_7;
wire n1400_6;
wire n1400_7;
wire w_pattern0_3_5;
wire n772_33;
wire n772_34;
wire n773_32;
wire n774_32;
wire n775_32;
wire n779_26;
wire n804_27;
wire n804_28;
wire n975_17;
wire n979_17;
wire n980_17;
wire n981_17;
wire n982_17;
wire n1337_36;
wire n1338_35;
wire n1339_35;
wire n1340_35;
wire n1341_28;
wire n1341_29;
wire n1342_27;
wire n1343_28;
wire n1344_28;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_next_vram3_7_10;
wire ff_next_vram3_7_11;
wire ff_next_vram3_7_12;
wire ff_screen_h_in_active_13;
wire ff_screen_h_in_active_14;
wire ff_next_vram5_3_11;
wire n706_11;
wire n706_13;
wire n705_10;
wire n705_11;
wire n704_10;
wire n704_12;
wire n704_13;
wire n703_10;
wire n703_11;
wire n702_10;
wire n702_11;
wire n702_12;
wire n702_13;
wire n702_14;
wire n702_15;
wire n701_9;
wire n701_10;
wire n700_10;
wire n700_11;
wire n700_12;
wire n700_13;
wire n700_14;
wire n699_10;
wire n699_11;
wire n698_10;
wire n698_12;
wire n698_13;
wire n697_10;
wire n697_11;
wire n697_12;
wire n697_13;
wire n696_10;
wire n696_11;
wire n696_12;
wire n695_10;
wire n695_12;
wire n695_13;
wire n695_14;
wire n695_15;
wire n695_16;
wire n694_10;
wire n694_11;
wire n694_12;
wire n694_13;
wire n694_14;
wire n693_10;
wire n693_11;
wire n693_12;
wire n693_13;
wire n692_11;
wire n692_12;
wire n692_13;
wire n691_9;
wire n691_10;
wire n691_11;
wire n690_9;
wire n690_10;
wire n690_11;
wire n511_10;
wire n511_11;
wire n138_10;
wire n256_12;
wire n1345_10;
wire n1346_7;
wire n1347_7;
wire n1348_7;
wire n1349_9;
wire n1353_7;
wire n1354_7;
wire n1355_7;
wire n1356_7;
wire n1357_8;
wire n1357_9;
wire n1358_8;
wire n1359_8;
wire n1360_8;
wire n1361_7;
wire n1362_7;
wire n1363_7;
wire n1364_7;
wire n1369_7;
wire n1370_7;
wire n1371_7;
wire n1372_7;
wire n1373_8;
wire n1373_9;
wire n1374_8;
wire n1374_9;
wire n1375_8;
wire n1376_8;
wire n1377_7;
wire n1378_7;
wire n1379_7;
wire n1380_7;
wire n1381_8;
wire n1385_7;
wire n1386_7;
wire n1387_7;
wire n1388_7;
wire n1389_8;
wire n1389_9;
wire n1390_8;
wire n1391_8;
wire n1392_8;
wire n1393_7;
wire n1394_7;
wire n1395_7;
wire n1396_7;
wire n1397_8;
wire n804_29;
wire n804_30;
wire n1342_29;
wire n706_14;
wire n706_15;
wire n705_12;
wire n704_14;
wire n704_15;
wire n703_12;
wire n703_13;
wire n702_16;
wire n702_17;
wire n701_11;
wire n700_15;
wire n699_12;
wire n698_14;
wire n697_14;
wire n697_15;
wire n696_13;
wire n696_14;
wire n695_17;
wire n695_18;
wire n695_19;
wire n694_15;
wire n694_17;
wire n693_14;
wire n693_15;
wire n693_16;
wire n691_12;
wire n691_13;
wire n691_14;
wire n690_12;
wire n690_13;
wire n695_20;
wire n772_36;
wire n773_34;
wire n774_34;
wire n775_34;
wire n1361_9;
wire n1362_9;
wire n1363_9;
wire n1364_9;
wire n692_16;
wire n698_16;
wire n138_12;
wire n705_14;
wire n1342_31;
wire n1365_10;
wire ff_next_vram3_7_14;
wire n690_15;
wire n994_19;
wire n993_19;
wire n992_19;
wire n991_20;
wire n804_32;
wire n704_17;
wire n982_19;
wire n981_19;
wire n980_19;
wire n979_19;
wire n706_17;
wire n696_17;
wire n703_15;
wire n691_17;
wire n694_19;
wire n696_19;
wire n692_18;
wire n695_22;
wire n706_19;
wire n706_21;
wire ff_next_vram0_7_9;
wire n1366_9;
wire n1349_11;
wire n1337_38;
wire n1400_9;
wire n1399_9;
wire n1397_10;
wire n1392_10;
wire n1391_10;
wire n1389_11;
wire n1384_9;
wire n1383_9;
wire n1381_10;
wire n1376_10;
wire n1375_10;
wire n1373_11;
wire n1360_10;
wire n1359_10;
wire n1357_11;
wire n1352_9;
wire n1351_9;
wire n1349_13;
wire n1368_8;
wire n1367_8;
wire n1366_11;
wire n1365_12;
wire n182_10;
wire ff_pos_x_5_14;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n748_9;
wire n749_9;
wire n750_9;
wire n751_9;
wire n752_9;
wire n753_9;
wire n754_9;
wire n755_9;
wire n995_14;
wire n996_14;
wire n997_14;
wire n998_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n748_s6 (
    .F(n748_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s6.INIT=8'hCA;
  LUT3 n748_s7 (
    .F(n748_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s7.INIT=8'hCA;
  LUT3 n749_s6 (
    .F(n749_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s6.INIT=8'hCA;
  LUT3 n749_s7 (
    .F(n749_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s7.INIT=8'hCA;
  LUT3 n750_s6 (
    .F(n750_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s6.INIT=8'hCA;
  LUT3 n750_s7 (
    .F(n750_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s7.INIT=8'hCA;
  LUT3 n751_s6 (
    .F(n751_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s6.INIT=8'hCA;
  LUT3 n751_s7 (
    .F(n751_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s7.INIT=8'hCA;
  LUT3 n752_s6 (
    .F(n752_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s6.INIT=8'hCA;
  LUT3 n752_s7 (
    .F(n752_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s7.INIT=8'hCA;
  LUT3 n753_s6 (
    .F(n753_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s6.INIT=8'hCA;
  LUT3 n753_s7 (
    .F(n753_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s7.INIT=8'hCA;
  LUT3 n754_s6 (
    .F(n754_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s6.INIT=8'hCA;
  LUT3 n754_s7 (
    .F(n754_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s7.INIT=8'hCA;
  LUT3 n755_s6 (
    .F(n755_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s6.INIT=8'hCA;
  LUT3 n755_s7 (
    .F(n755_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s7.INIT=8'hCA;
  LUT4 w_vram_interleave_s (
    .F(w_vram_interleave),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT3 n995_s15 (
    .F(n768_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n995_s15.INIT=8'hCA;
  LUT3 n996_s14 (
    .F(n769_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'hCA;
  LUT3 n997_s14 (
    .F(n770_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s14.INIT=8'hCA;
  LUT3 n998_s14 (
    .F(n771_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s14.INIT=8'hCA;
  LUT4 n1345_s1 (
    .F(n1345_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1345_6),
    .I3(n1345_7) 
);
defparam n1345_s1.INIT=16'hF088;
  LUT4 n1346_s1 (
    .F(n1346_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1346_5),
    .I3(n1345_7) 
);
defparam n1346_s1.INIT=16'hF088;
  LUT4 n1347_s1 (
    .F(n1347_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1347_5),
    .I3(n1345_7) 
);
defparam n1347_s1.INIT=16'hF088;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1348_5),
    .I3(n1345_7) 
);
defparam n1348_s1.INIT=16'hF088;
  LUT4 n1350_s1 (
    .F(n1350_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1350_5),
    .I3(n1345_7) 
);
defparam n1350_s1.INIT=16'hF044;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1345_5),
    .I2(n1353_5),
    .I3(n1345_7) 
);
defparam n1353_s1.INIT=16'h0F88;
  LUT4 n1354_s1 (
    .F(n1354_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1345_5),
    .I2(n1354_5),
    .I3(n1345_7) 
);
defparam n1354_s1.INIT=16'hF088;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1345_5),
    .I2(n1355_5),
    .I3(n1345_7) 
);
defparam n1355_s1.INIT=16'hF088;
  LUT4 n1356_s1 (
    .F(n1356_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1345_5),
    .I2(n1356_5),
    .I3(n1345_7) 
);
defparam n1356_s1.INIT=16'h0F88;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1358_5),
    .I3(n1345_7) 
);
defparam n1358_s1.INIT=16'hF044;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1361_5),
    .I3(n1345_7) 
);
defparam n1361_s1.INIT=16'hF088;
  LUT4 n1362_s1 (
    .F(n1362_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1362_5),
    .I3(n1345_7) 
);
defparam n1362_s1.INIT=16'hF088;
  LUT4 n1363_s1 (
    .F(n1363_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1363_5),
    .I3(n1345_7) 
);
defparam n1363_s1.INIT=16'hF088;
  LUT4 n1364_s1 (
    .F(n1364_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1364_5),
    .I3(n1345_7) 
);
defparam n1364_s1.INIT=16'hF088;
  LUT4 n1365_s1 (
    .F(n1365_4),
    .I0(n1365_12),
    .I1(n1365_6),
    .I2(n1349_11),
    .I3(n1345_7) 
);
defparam n1365_s1.INIT=16'hEEF0;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1366_11),
    .I1(n1366_6),
    .I2(n1366_9),
    .I3(n1345_7) 
);
defparam n1366_s1.INIT=16'hEEF0;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1367_8),
    .I1(n1367_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1345_7) 
);
defparam n1367_s1.INIT=16'hEEF0;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1368_8),
    .I1(n1368_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1345_7) 
);
defparam n1368_s1.INIT=16'hEEF0;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1369_5),
    .I3(n1345_7) 
);
defparam n1369_s1.INIT=16'hF088;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1370_5),
    .I3(n1345_7) 
);
defparam n1370_s1.INIT=16'hF088;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1371_5),
    .I3(n1345_7) 
);
defparam n1371_s1.INIT=16'hF088;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1345_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1372_5),
    .I3(n1345_7) 
);
defparam n1372_s1.INIT=16'hF088;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1374_5),
    .I3(n1345_7) 
);
defparam n1374_s1.INIT=16'hF044;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1345_5),
    .I2(n1377_5),
    .I3(n1345_7) 
);
defparam n1377_s1.INIT=16'h0F88;
  LUT4 n1378_s1 (
    .F(n1378_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1345_5),
    .I2(n1378_5),
    .I3(n1345_7) 
);
defparam n1378_s1.INIT=16'hF088;
  LUT4 n1379_s1 (
    .F(n1379_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1345_5),
    .I2(n1379_5),
    .I3(n1345_7) 
);
defparam n1379_s1.INIT=16'h0F88;
  LUT4 n1380_s1 (
    .F(n1380_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1345_5),
    .I2(n1380_5),
    .I3(n1345_7) 
);
defparam n1380_s1.INIT=16'hF088;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1382_5),
    .I3(n1345_7) 
);
defparam n1382_s1.INIT=16'hF044;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1345_5),
    .I2(n1385_5),
    .I3(n1345_7) 
);
defparam n1385_s1.INIT=16'h0F88;
  LUT4 n1386_s1 (
    .F(n1386_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1345_5),
    .I2(n1386_5),
    .I3(n1345_7) 
);
defparam n1386_s1.INIT=16'hF088;
  LUT4 n1387_s1 (
    .F(n1387_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1345_5),
    .I2(n1387_5),
    .I3(n1345_7) 
);
defparam n1387_s1.INIT=16'hF088;
  LUT4 n1388_s1 (
    .F(n1388_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1345_5),
    .I2(n1388_5),
    .I3(n1345_7) 
);
defparam n1388_s1.INIT=16'h0F88;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1390_5),
    .I3(n1345_7) 
);
defparam n1390_s1.INIT=16'hF044;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1345_5),
    .I2(n1393_5),
    .I3(n1345_7) 
);
defparam n1393_s1.INIT=16'hF088;
  LUT4 n1394_s1 (
    .F(n1394_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1345_5),
    .I2(n1394_5),
    .I3(n1345_7) 
);
defparam n1394_s1.INIT=16'h0F88;
  LUT4 n1395_s1 (
    .F(n1395_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1345_5),
    .I2(n1395_5),
    .I3(n1345_7) 
);
defparam n1395_s1.INIT=16'hF088;
  LUT4 n1396_s1 (
    .F(n1396_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1345_5),
    .I2(n1396_5),
    .I3(n1345_7) 
);
defparam n1396_s1.INIT=16'h0F88;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1398_5),
    .I3(n1345_7) 
);
defparam n1398_s1.INIT=16'hF044;
  LUT4 n1627_s0 (
    .F(n1627_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1627_4),
    .I2(n1627_5),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n1627_s0.INIT=16'h9000;
  LUT4 n776_s18 (
    .F(n776_22),
    .I0(n776_23),
    .I1(n752_9),
    .I2(n776_24),
    .I3(n776_25) 
);
defparam n776_s18.INIT=16'h0D00;
  LUT4 n777_s18 (
    .F(n777_22),
    .I0(n776_23),
    .I1(n753_9),
    .I2(n777_23),
    .I3(n777_24) 
);
defparam n777_s18.INIT=16'h0D00;
  LUT4 n778_s18 (
    .F(n778_22),
    .I0(w_vram_interleave),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(n778_23),
    .I3(n778_24) 
);
defparam n778_s18.INIT=16'h0D00;
  LUT4 n779_s18 (
    .F(n779_22),
    .I0(n779_23),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n779_24),
    .I3(n779_25) 
);
defparam n779_s18.INIT=16'h0D00;
  LUT4 n804_s19 (
    .F(n804_25),
    .I0(ff_next_vram3[7]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_interleave) 
);
defparam n804_s19.INIT=16'hF888;
  LUT4 n805_s19 (
    .F(n805_25),
    .I0(ff_next_vram3[6]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_interleave) 
);
defparam n805_s19.INIT=16'hF888;
  LUT4 n806_s19 (
    .F(n806_25),
    .I0(ff_next_vram3[5]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_interleave) 
);
defparam n806_s19.INIT=16'hF888;
  LUT4 n807_s19 (
    .F(n807_25),
    .I0(ff_next_vram3[4]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_interleave) 
);
defparam n807_s19.INIT=16'hF888;
  LUT3 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_interleave) 
);
defparam n808_s23.INIT=8'hAC;
  LUT3 n809_s20 (
    .F(n809_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_interleave) 
);
defparam n809_s20.INIT=8'hAC;
  LUT3 n810_s20 (
    .F(n810_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_interleave) 
);
defparam n810_s20.INIT=8'hAC;
  LUT3 n811_s20 (
    .F(n811_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_interleave) 
);
defparam n811_s20.INIT=8'hAC;
  LUT3 n967_s12 (
    .F(n967_16),
    .I0(n748_9),
    .I1(n967_17),
    .I2(ff_phase[2]) 
);
defparam n967_s12.INIT=8'hA3;
  LUT3 n968_s12 (
    .F(n968_16),
    .I0(n749_9),
    .I1(n968_17),
    .I2(ff_phase[2]) 
);
defparam n968_s12.INIT=8'hA3;
  LUT3 n969_s12 (
    .F(n969_16),
    .I0(n750_9),
    .I1(n969_17),
    .I2(ff_phase[2]) 
);
defparam n969_s12.INIT=8'hA3;
  LUT3 n970_s12 (
    .F(n970_16),
    .I0(n751_9),
    .I1(n970_17),
    .I2(ff_phase[2]) 
);
defparam n970_s12.INIT=8'hA3;
  LUT3 n971_s13 (
    .F(n971_17),
    .I0(n752_9),
    .I1(n971_18),
    .I2(ff_phase[2]) 
);
defparam n971_s13.INIT=8'hAC;
  LUT3 n972_s13 (
    .F(n972_17),
    .I0(n753_9),
    .I1(n972_18),
    .I2(ff_phase[2]) 
);
defparam n972_s13.INIT=8'hAC;
  LUT3 n973_s13 (
    .F(n973_17),
    .I0(n754_9),
    .I1(n973_18),
    .I2(ff_phase[2]) 
);
defparam n973_s13.INIT=8'hAC;
  LUT3 n974_s13 (
    .F(n974_17),
    .I0(n755_9),
    .I1(n974_18),
    .I2(ff_phase[2]) 
);
defparam n974_s13.INIT=8'hAC;
  LUT4 n975_s9 (
    .F(n975_13),
    .I0(n975_14),
    .I1(n975_15),
    .I2(n975_16),
    .I3(ff_phase[1]) 
);
defparam n975_s9.INIT=16'hBB0F;
  LUT4 n976_s9 (
    .F(n976_13),
    .I0(n976_14),
    .I1(n976_15),
    .I2(n976_16),
    .I3(ff_phase[1]) 
);
defparam n976_s9.INIT=16'hBB0F;
  LUT4 n977_s9 (
    .F(n977_13),
    .I0(n977_14),
    .I1(n977_15),
    .I2(n977_16),
    .I3(ff_phase[1]) 
);
defparam n977_s9.INIT=16'hBB0F;
  LUT4 n978_s9 (
    .F(n978_13),
    .I0(n978_14),
    .I1(n978_15),
    .I2(n978_16),
    .I3(ff_phase[1]) 
);
defparam n978_s9.INIT=16'hBB0F;
  LUT3 n979_s10 (
    .F(n979_14),
    .I0(n979_19),
    .I1(n979_16),
    .I2(ff_phase[1]) 
);
defparam n979_s10.INIT=8'h5C;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(n980_19),
    .I1(n980_16),
    .I2(ff_phase[1]) 
);
defparam n980_s10.INIT=8'h5C;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(n981_19),
    .I1(n981_16),
    .I2(ff_phase[1]) 
);
defparam n981_s10.INIT=8'h5C;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(n982_19),
    .I1(n982_16),
    .I2(ff_phase[1]) 
);
defparam n982_s10.INIT=8'h5C;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(n748_9),
    .I1(n983_15),
    .I2(ff_phase[1]) 
);
defparam n983_s10.INIT=8'hA3;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n749_9),
    .I1(n984_15),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'hA3;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n750_9),
    .I1(n985_15),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'hA3;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n751_9),
    .I1(n986_15),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'hA3;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(n752_9),
    .I1(n987_16),
    .I2(ff_phase[1]) 
);
defparam n987_s11.INIT=8'hA3;
  LUT3 n988_s11 (
    .F(n988_15),
    .I0(n753_9),
    .I1(n988_16),
    .I2(ff_phase[1]) 
);
defparam n988_s11.INIT=8'hA3;
  LUT3 n989_s11 (
    .F(n989_15),
    .I0(n754_9),
    .I1(n989_16),
    .I2(ff_phase[1]) 
);
defparam n989_s11.INIT=8'hA3;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(n755_9),
    .I1(n990_16),
    .I2(ff_phase[1]) 
);
defparam n990_s11.INIT=8'hA3;
  LUT4 n999_s9 (
    .F(n999_13),
    .I0(ff_next_vram6[7]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n999_s9.INIT=16'hF088;
  LUT4 n1000_s9 (
    .F(n1000_13),
    .I0(ff_next_vram6[6]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1000_s9.INIT=16'hF088;
  LUT4 n1001_s9 (
    .F(n1001_13),
    .I0(ff_next_vram6[5]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1001_s9.INIT=16'hF088;
  LUT4 n1002_s9 (
    .F(n1002_13),
    .I0(ff_next_vram6[4]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1002_s9.INIT=16'hF088;
  LUT3 n1003_s9 (
    .F(n1003_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1003_s9.INIT=8'hCA;
  LUT3 n1004_s9 (
    .F(n1004_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1004_s9.INIT=8'hCA;
  LUT3 n1005_s9 (
    .F(n1005_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1005_s9.INIT=8'hCA;
  LUT3 n1006_s9 (
    .F(n1006_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1006_s9.INIT=8'hCA;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram7[7]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT4 n1008_s9 (
    .F(n1008_13),
    .I0(ff_next_vram7[6]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1008_s9.INIT=16'hF088;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(ff_next_vram7[5]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1009_s9.INIT=16'hF088;
  LUT4 n1010_s9 (
    .F(n1010_13),
    .I0(ff_next_vram7[4]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1010_s9.INIT=16'hF088;
  LUT4 n1337_s23 (
    .F(n1337_33),
    .I0(n1345_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1337_34),
    .I3(n1337_38) 
);
defparam n1337_s23.INIT=16'h0F88;
  LUT4 n1338_s23 (
    .F(n1338_33),
    .I0(n1345_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1338_34),
    .I3(n1337_38) 
);
defparam n1338_s23.INIT=16'h0F88;
  LUT4 n1339_s23 (
    .F(n1339_33),
    .I0(n1345_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1339_34),
    .I3(n1337_38) 
);
defparam n1339_s23.INIT=16'h0F88;
  LUT4 n1340_s23 (
    .F(n1340_33),
    .I0(n1345_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1340_34),
    .I3(n1337_38) 
);
defparam n1340_s23.INIT=16'h0F88;
  LUT4 n1341_s21 (
    .F(n1341_25),
    .I0(n1341_26),
    .I1(n1341_27),
    .I2(n1349_11),
    .I3(n1337_38) 
);
defparam n1341_s21.INIT=16'hEEF0;
  LUT4 n1342_s21 (
    .F(n1342_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1342_26),
    .I3(n1337_38) 
);
defparam n1342_s21.INIT=16'h0F44;
  LUT4 n1343_s21 (
    .F(n1343_25),
    .I0(n1343_26),
    .I1(n1343_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1337_38) 
);
defparam n1343_s21.INIT=16'hEEF0;
  LUT4 n1344_s21 (
    .F(n1344_25),
    .I0(n1344_26),
    .I1(n1344_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1337_38) 
);
defparam n1344_s21.INIT=16'hEEF0;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram3_7_14),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s3.INIT=8'h40;
  LUT4 ff_next_vram4_3_s2 (
    .F(ff_next_vram4_3_6),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram4_3_7),
    .I3(n440_8) 
);
defparam ff_next_vram4_3_s2.INIT=16'h1000;
  LUT4 ff_pattern0_7_s2 (
    .F(ff_pattern7_7_5),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_pattern0_7_s2.INIT=16'h4000;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(n772_31),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=4'h8;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_screen_h_in_active_11),
    .I2(ff_screen_h_in_active_12),
    .I3(n256_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'hACFF;
  LUT2 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(n804_32),
    .I1(ff_next_vram6_7_8) 
);
defparam ff_next_vram7_3_s2.INIT=4'h4;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram1_7_9),
    .I3(ff_next_vram3_7_14) 
);
defparam ff_next_vram1_7_s3.INIT=16'h1000;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(ff_next_vram2_7_9),
    .I1(ff_phase[2]),
    .I2(n440_8) 
);
defparam ff_next_vram2_7_s3.INIT=8'h10;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram6_7_9),
    .I3(n440_8) 
);
defparam ff_next_vram6_7_s3.INIT=16'h0100;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(n804_32),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_7_8) 
);
defparam ff_next_vram1_3_s4.INIT=8'hD0;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(n804_32),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_8) 
);
defparam ff_next_vram2_3_s4.INIT=8'hD0;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_phase[0]),
    .I1(ff_next_vram4_7_12),
    .I2(ff_next_vram6_7_9),
    .I3(ff_next_vram4_7_10) 
);
defparam ff_next_vram4_7_s4.INIT=16'h4F00;
  LUT3 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(ff_phase[1]),
    .I1(ff_next_vram5_7_10),
    .I2(n440_8) 
);
defparam ff_next_vram5_7_s4.INIT=8'h10;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(ff_phase[1]),
    .I1(ff_next_vram5_3_10),
    .I2(ff_next_vram5_7_10),
    .I3(n440_8) 
);
defparam ff_next_vram5_3_s4.INIT=16'h0100;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s2.INIT=8'h14;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(ff_screen_h_in_active_10),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT3 n179_s2 (
    .F(n179_7),
    .I0(ff_screen_h_in_active_10),
    .I1(n179_8),
    .I2(ff_pos_x[3]) 
);
defparam n179_s2.INIT=8'h14;
  LUT3 n178_s2 (
    .F(n178_7),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x[4]),
    .I2(n178_8) 
);
defparam n178_s2.INIT=8'h14;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_8),
    .I2(ff_screen_h_in_active_10),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n1662_s2 (
    .F(n1662_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1627_4) 
);
defparam n1662_s2.INIT=16'hCA00;
  LUT4 n1661_s2 (
    .F(n1661_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1627_4) 
);
defparam n1661_s2.INIT=16'hCA00;
  LUT4 n1660_s2 (
    .F(n1660_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1627_4) 
);
defparam n1660_s2.INIT=16'hCA00;
  LUT4 n1659_s2 (
    .F(n1659_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1627_4) 
);
defparam n1659_s2.INIT=16'hCA00;
  LUT3 n706_s1 (
    .F(n706_6),
    .I0(n706_7),
    .I1(n706_8),
    .I2(n1449_11) 
);
defparam n706_s1.INIT=8'h70;
  LUT4 n705_s1 (
    .F(n705_6),
    .I0(n705_14),
    .I1(n705_8),
    .I2(n705_9),
    .I3(n1449_11) 
);
defparam n705_s1.INIT=16'hEF00;
  LUT4 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n704_9),
    .I3(n1449_11) 
);
defparam n704_s1.INIT=16'hBF00;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_15),
    .I1(n703_8),
    .I2(n703_9),
    .I3(n1449_11) 
);
defparam n703_s1.INIT=16'hEF00;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_8),
    .I2(n702_9),
    .I3(n1449_11) 
);
defparam n702_s1.INIT=16'hEF00;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(ff_next_vram0_7_7),
    .I2(n701_8),
    .I3(n1449_11) 
);
defparam n701_s1.INIT=16'h4F00;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n700_9),
    .I3(n1449_11) 
);
defparam n700_s1.INIT=16'hEF00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n1449_11) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n1449_11) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n1449_11) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_17),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n1449_11) 
);
defparam n696_s1.INIT=16'hBF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n1449_11) 
);
defparam n695_s1.INIT=16'hEF00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n1449_11) 
);
defparam n694_s1.INIT=16'hBF00;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n693_9),
    .I3(n1449_11) 
);
defparam n693_s1.INIT=16'hBF00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n692_8),
    .I2(n692_9),
    .I3(n1449_11) 
);
defparam n692_s1.INIT=16'hBF00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(ff_next_vram0_7_7),
    .I2(n691_8),
    .I3(n1449_11) 
);
defparam n691_s1.INIT=16'h4F00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_15),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n690_8),
    .I3(n1449_11) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(ff_phase[0]),
    .I1(n511_7),
    .I2(n511_8),
    .I3(n511_9) 
);
defparam n511_s1.INIT=16'h7000;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(n138_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam n137_s2.INIT=8'h28;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9),
    .I3(ff_phase[2]) 
);
defparam n136_s2.INIT=16'h7080;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(w_screen_pos_x_Z[12]),
    .I2(ff_screen_h_in_active_12),
    .I3(n256_11) 
);
defparam n256_s4.INIT=16'hDBFF;
  LUT3 n995_s14 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n995_s14.INIT=8'hCA;
  LUT2 n995_s13 (
    .F(n998_17),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_14) 
);
defparam n995_s13.INIT=4'h1;
  LUT3 n996_s13 (
    .F(n996_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n996_s13.INIT=8'hCA;
  LUT3 n997_s13 (
    .F(n997_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n997_s13.INIT=8'hCA;
  LUT3 n998_s13 (
    .F(n998_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n998_s13.INIT=8'hCA;
  LUT2 n1345_s2 (
    .F(n1345_5),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave) 
);
defparam n1345_s2.INIT=4'h8;
  LUT3 n1345_s3 (
    .F(n1345_6),
    .I0(ff_pattern1[7]),
    .I1(n1345_8),
    .I2(n1345_9) 
);
defparam n1345_s3.INIT=8'h3A;
  LUT2 n1345_s4 (
    .F(n1345_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1345_s4.INIT=4'h8;
  LUT3 n1346_s2 (
    .F(n1346_5),
    .I0(ff_pattern1[6]),
    .I1(n1346_6),
    .I2(n1345_9) 
);
defparam n1346_s2.INIT=8'h3A;
  LUT3 n1347_s2 (
    .F(n1347_5),
    .I0(ff_pattern1[5]),
    .I1(n1347_6),
    .I2(n1345_9) 
);
defparam n1347_s2.INIT=8'h3A;
  LUT3 n1348_s2 (
    .F(n1348_5),
    .I0(ff_pattern1[4]),
    .I1(n1348_6),
    .I2(n1345_9) 
);
defparam n1348_s2.INIT=8'h3A;
  LUT4 n1349_s3 (
    .F(n1349_6),
    .I0(n1349_7),
    .I1(n1349_8),
    .I2(ff_pattern1[3]),
    .I3(n1345_9) 
);
defparam n1349_s3.INIT=16'hEEF0;
  LUT4 n1350_s2 (
    .F(n1350_5),
    .I0(n1350_6),
    .I1(n1350_7),
    .I2(ff_pattern1[2]),
    .I3(n1345_9) 
);
defparam n1350_s2.INIT=16'hEEF0;
  LUT4 n1351_s2 (
    .F(n1351_5),
    .I0(n1351_6),
    .I1(n1351_7),
    .I2(ff_pattern1[1]),
    .I3(n1345_9) 
);
defparam n1351_s2.INIT=16'hEEF0;
  LUT4 n1352_s2 (
    .F(n1352_5),
    .I0(n1352_6),
    .I1(n1352_7),
    .I2(ff_pattern1[0]),
    .I3(n1345_9) 
);
defparam n1352_s2.INIT=16'hEEF0;
  LUT3 n1353_s2 (
    .F(n1353_5),
    .I0(n1353_6),
    .I1(ff_pattern2[7]),
    .I2(n1345_9) 
);
defparam n1353_s2.INIT=8'hA3;
  LUT3 n1354_s2 (
    .F(n1354_5),
    .I0(n1354_6),
    .I1(ff_pattern2[6]),
    .I2(n1345_9) 
);
defparam n1354_s2.INIT=8'h5C;
  LUT3 n1355_s2 (
    .F(n1355_5),
    .I0(n1355_6),
    .I1(ff_pattern2[5]),
    .I2(n1345_9) 
);
defparam n1355_s2.INIT=8'h5C;
  LUT3 n1356_s2 (
    .F(n1356_5),
    .I0(n1356_6),
    .I1(ff_pattern2[4]),
    .I2(n1345_9) 
);
defparam n1356_s2.INIT=8'hA3;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(ff_pattern2[3]),
    .I3(n1345_9) 
);
defparam n1357_s2.INIT=16'hEEF0;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(n1358_7),
    .I2(ff_pattern2[2]),
    .I3(n1345_9) 
);
defparam n1358_s2.INIT=16'hEEF0;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(n1359_7),
    .I2(ff_pattern2[1]),
    .I3(n1345_9) 
);
defparam n1359_s2.INIT=16'hEEF0;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(n1360_7),
    .I2(ff_pattern2[0]),
    .I3(n1345_9) 
);
defparam n1360_s2.INIT=16'hEEF0;
  LUT4 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_9),
    .I1(n975_14),
    .I2(ff_pattern3[7]),
    .I3(n1345_9) 
);
defparam n1361_s2.INIT=16'hEEF0;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_9),
    .I1(n976_14),
    .I2(ff_pattern3[6]),
    .I3(n1345_9) 
);
defparam n1362_s2.INIT=16'hEEF0;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_9),
    .I1(n977_14),
    .I2(ff_pattern3[5]),
    .I3(n1345_9) 
);
defparam n1363_s2.INIT=16'hEEF0;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_9),
    .I1(n978_14),
    .I2(ff_pattern3[4]),
    .I3(n1345_9) 
);
defparam n1364_s2.INIT=16'hEEF0;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1365_7),
    .I3(n1345_9) 
);
defparam n1365_s3.INIT=16'hAC00;
  LUT4 n1366_s3 (
    .F(n1366_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1365_7),
    .I3(n1345_9) 
);
defparam n1366_s3.INIT=16'hAC00;
  LUT4 n1367_s3 (
    .F(n1367_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1365_7),
    .I3(n1345_9) 
);
defparam n1367_s3.INIT=16'hAC00;
  LUT4 n1368_s3 (
    .F(n1368_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1365_7),
    .I3(n1345_9) 
);
defparam n1368_s3.INIT=16'hAC00;
  LUT3 n1369_s2 (
    .F(n1369_5),
    .I0(ff_pattern4[7]),
    .I1(n1369_6),
    .I2(n1345_9) 
);
defparam n1369_s2.INIT=8'h3A;
  LUT3 n1370_s2 (
    .F(n1370_5),
    .I0(ff_pattern4[6]),
    .I1(n1370_6),
    .I2(n1345_9) 
);
defparam n1370_s2.INIT=8'h3A;
  LUT3 n1371_s2 (
    .F(n1371_5),
    .I0(ff_pattern4[5]),
    .I1(n1371_6),
    .I2(n1345_9) 
);
defparam n1371_s2.INIT=8'h3A;
  LUT3 n1372_s2 (
    .F(n1372_5),
    .I0(ff_pattern4[4]),
    .I1(n1372_6),
    .I2(n1345_9) 
);
defparam n1372_s2.INIT=8'h3A;
  LUT4 n1373_s2 (
    .F(n1373_5),
    .I0(n1373_6),
    .I1(n1373_7),
    .I2(ff_pattern4[3]),
    .I3(n1345_9) 
);
defparam n1373_s2.INIT=16'hEEF0;
  LUT4 n1374_s2 (
    .F(n1374_5),
    .I0(n1374_6),
    .I1(n1374_7),
    .I2(ff_pattern4[2]),
    .I3(n1345_9) 
);
defparam n1374_s2.INIT=16'hEEF0;
  LUT4 n1375_s2 (
    .F(n1375_5),
    .I0(n1375_6),
    .I1(n1375_7),
    .I2(ff_pattern4[1]),
    .I3(n1345_9) 
);
defparam n1375_s2.INIT=16'hEEF0;
  LUT4 n1376_s2 (
    .F(n1376_5),
    .I0(n1376_6),
    .I1(n1376_7),
    .I2(ff_pattern4[0]),
    .I3(n1345_9) 
);
defparam n1376_s2.INIT=16'hEEF0;
  LUT3 n1377_s2 (
    .F(n1377_5),
    .I0(n1377_6),
    .I1(ff_pattern5[7]),
    .I2(n1345_9) 
);
defparam n1377_s2.INIT=8'hA3;
  LUT3 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(ff_pattern5[6]),
    .I2(n1345_9) 
);
defparam n1378_s2.INIT=8'h5C;
  LUT3 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(ff_pattern5[5]),
    .I2(n1345_9) 
);
defparam n1379_s2.INIT=8'hA3;
  LUT3 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(ff_pattern5[4]),
    .I2(n1345_9) 
);
defparam n1380_s2.INIT=8'h5C;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_pattern5[3]),
    .I3(n1345_9) 
);
defparam n1381_s2.INIT=16'hEEF0;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(n1382_7),
    .I2(ff_pattern5[2]),
    .I3(n1345_9) 
);
defparam n1382_s2.INIT=16'hEEF0;
  LUT4 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(n1383_7),
    .I2(ff_pattern5[1]),
    .I3(n1345_9) 
);
defparam n1383_s2.INIT=16'hEEF0;
  LUT4 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(n1384_7),
    .I2(ff_pattern5[0]),
    .I3(n1345_9) 
);
defparam n1384_s2.INIT=16'hEEF0;
  LUT3 n1385_s2 (
    .F(n1385_5),
    .I0(n1385_6),
    .I1(ff_pattern6[7]),
    .I2(n1345_9) 
);
defparam n1385_s2.INIT=8'hA3;
  LUT3 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(ff_pattern6[6]),
    .I2(n1345_9) 
);
defparam n1386_s2.INIT=8'h5C;
  LUT3 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(ff_pattern6[5]),
    .I2(n1345_9) 
);
defparam n1387_s2.INIT=8'h5C;
  LUT3 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(ff_pattern6[4]),
    .I2(n1345_9) 
);
defparam n1388_s2.INIT=8'hA3;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern6[3]),
    .I3(n1345_9) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(n1390_7),
    .I2(ff_pattern6[2]),
    .I3(n1345_9) 
);
defparam n1390_s2.INIT=16'hEEF0;
  LUT4 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(n1391_7),
    .I2(ff_pattern6[1]),
    .I3(n1345_9) 
);
defparam n1391_s2.INIT=16'hEEF0;
  LUT4 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(n1392_7),
    .I2(ff_pattern6[0]),
    .I3(n1345_9) 
);
defparam n1392_s2.INIT=16'hEEF0;
  LUT3 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(ff_pattern7[7]),
    .I2(n1345_9) 
);
defparam n1393_s2.INIT=8'h5C;
  LUT3 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(ff_pattern7[6]),
    .I2(n1345_9) 
);
defparam n1394_s2.INIT=8'hA3;
  LUT3 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(ff_pattern7[5]),
    .I2(n1345_9) 
);
defparam n1395_s2.INIT=8'h5C;
  LUT3 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(ff_pattern7[4]),
    .I2(n1345_9) 
);
defparam n1396_s2.INIT=8'hA3;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_pattern7[3]),
    .I3(n1345_9) 
);
defparam n1397_s2.INIT=16'hEEF0;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(n1398_7),
    .I2(ff_pattern7[2]),
    .I3(n1345_9) 
);
defparam n1398_s2.INIT=16'hEEF0;
  LUT4 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(n1399_7),
    .I2(ff_pattern7[1]),
    .I3(n1345_9) 
);
defparam n1399_s2.INIT=16'hEEF0;
  LUT4 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(n1400_7),
    .I2(ff_pattern7[0]),
    .I3(n1345_9) 
);
defparam n1400_s2.INIT=16'hEEF0;
  LUT2 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=4'h4;
  LUT2 n1627_s1 (
    .F(n1627_4),
    .I0(ff_next_vram4_7_12),
    .I1(w_4colors_mode_5) 
);
defparam n1627_s1.INIT=4'h1;
  LUT2 n1627_s2 (
    .F(n1627_5),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]) 
);
defparam n1627_s2.INIT=4'h8;
  LUT4 n772_s23 (
    .F(n772_31),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n772_s23.INIT=16'hCA00;
  LUT4 n772_s24 (
    .F(n772_32),
    .I0(n772_33),
    .I1(n748_9),
    .I2(ff_next_vram3_7_14),
    .I3(n772_34) 
);
defparam n772_s24.INIT=16'h3A33;
  LUT4 n773_s23 (
    .F(n773_31),
    .I0(n773_32),
    .I1(n749_9),
    .I2(ff_next_vram3_7_14),
    .I3(n772_34) 
);
defparam n773_s23.INIT=16'h3A33;
  LUT4 n774_s23 (
    .F(n774_31),
    .I0(n774_32),
    .I1(n750_9),
    .I2(ff_next_vram3_7_14),
    .I3(n772_34) 
);
defparam n774_s23.INIT=16'h3A33;
  LUT4 n775_s23 (
    .F(n775_31),
    .I0(n775_32),
    .I1(n751_9),
    .I2(ff_next_vram3_7_14),
    .I3(n772_34) 
);
defparam n775_s23.INIT=16'h3A33;
  LUT2 n776_s19 (
    .F(n776_23),
    .I0(ff_next_vram4_7_12),
    .I1(n772_31) 
);
defparam n776_s19.INIT=4'h1;
  LUT4 n776_s20 (
    .F(n776_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_7_12) 
);
defparam n776_s20.INIT=16'h3500;
  LUT4 n776_s21 (
    .F(n776_25),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_vram_interleave),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(n779_23) 
);
defparam n776_s21.INIT=16'hB0BB;
  LUT4 n777_s19 (
    .F(n777_23),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_7_12) 
);
defparam n777_s19.INIT=16'h3500;
  LUT4 n777_s20 (
    .F(n777_24),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_vram_interleave),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(n779_23) 
);
defparam n777_s20.INIT=16'hB0BB;
  LUT4 n778_s19 (
    .F(n778_23),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_7_12) 
);
defparam n778_s19.INIT=16'h5300;
  LUT4 n778_s20 (
    .F(n778_24),
    .I0(n754_9),
    .I1(n776_23),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(n779_23) 
);
defparam n778_s20.INIT=16'hB0BB;
  LUT4 n779_s19 (
    .F(n779_23),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam n779_s19.INIT=16'h1800;
  LUT4 n779_s20 (
    .F(n779_24),
    .I0(w_screen_mode_vram_address[1]),
    .I1(ff_next_vram4_7_12),
    .I2(w_vram_interleave),
    .I3(w_screen_mode_vram_rdata[0]) 
);
defparam n779_s20.INIT=16'h00F4;
  LUT4 n779_s21 (
    .F(n779_25),
    .I0(n755_9),
    .I1(n772_31),
    .I2(n779_26),
    .I3(ff_next_vram4_7_12) 
);
defparam n779_s21.INIT=16'h0FEE;
  LUT4 n967_s13 (
    .F(n967_17),
    .I0(ff_next_vram5[7]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n967_s13.INIT=16'h0F77;
  LUT4 n968_s13 (
    .F(n968_17),
    .I0(ff_next_vram5[6]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n968_s13.INIT=16'h0F77;
  LUT4 n969_s13 (
    .F(n969_17),
    .I0(ff_next_vram5[5]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n969_s13.INIT=16'h0F77;
  LUT4 n970_s13 (
    .F(n970_17),
    .I0(ff_next_vram5[4]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n970_s13.INIT=16'h0F77;
  LUT3 n971_s14 (
    .F(n971_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n971_s14.INIT=8'hCA;
  LUT3 n972_s14 (
    .F(n972_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n972_s14.INIT=8'hCA;
  LUT3 n973_s14 (
    .F(n973_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n973_s14.INIT=8'hCA;
  LUT3 n974_s14 (
    .F(n974_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n974_s14.INIT=8'hCA;
  LUT2 n975_s10 (
    .F(n975_14),
    .I0(ff_next_vram2[7]),
    .I1(n772_31) 
);
defparam n975_s10.INIT=4'h8;
  LUT4 n975_s11 (
    .F(n975_15),
    .I0(n975_17),
    .I1(n748_9),
    .I2(reg_backdrop_color[7]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n975_s11.INIT=16'h0BBB;
  LUT4 n975_s12 (
    .F(n975_16),
    .I0(ff_next_vram2[7]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_interleave) 
);
defparam n975_s12.INIT=16'h0777;
  LUT2 n976_s10 (
    .F(n976_14),
    .I0(ff_next_vram2[6]),
    .I1(n772_31) 
);
defparam n976_s10.INIT=4'h8;
  LUT4 n976_s11 (
    .F(n976_15),
    .I0(n975_17),
    .I1(n749_9),
    .I2(reg_backdrop_color[6]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n976_s11.INIT=16'h0BBB;
  LUT4 n976_s12 (
    .F(n976_16),
    .I0(ff_next_vram2[6]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_interleave) 
);
defparam n976_s12.INIT=16'h0777;
  LUT2 n977_s10 (
    .F(n977_14),
    .I0(ff_next_vram2[5]),
    .I1(n772_31) 
);
defparam n977_s10.INIT=4'h8;
  LUT4 n977_s11 (
    .F(n977_15),
    .I0(n975_17),
    .I1(n750_9),
    .I2(reg_backdrop_color[5]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n977_s11.INIT=16'h0BBB;
  LUT4 n977_s12 (
    .F(n977_16),
    .I0(ff_next_vram2[5]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_interleave) 
);
defparam n977_s12.INIT=16'h0777;
  LUT2 n978_s10 (
    .F(n978_14),
    .I0(ff_next_vram2[4]),
    .I1(n772_31) 
);
defparam n978_s10.INIT=4'h8;
  LUT4 n978_s11 (
    .F(n978_15),
    .I0(n975_17),
    .I1(n751_9),
    .I2(reg_backdrop_color[4]),
    .I3(ff_screen_h_in_active_12) 
);
defparam n978_s11.INIT=16'h0BBB;
  LUT4 n978_s12 (
    .F(n978_16),
    .I0(ff_next_vram2[4]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_interleave) 
);
defparam n978_s12.INIT=16'h0777;
  LUT3 n979_s12 (
    .F(n979_16),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_interleave) 
);
defparam n979_s12.INIT=8'hCA;
  LUT3 n980_s12 (
    .F(n980_16),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_interleave) 
);
defparam n980_s12.INIT=8'hCA;
  LUT3 n981_s12 (
    .F(n981_16),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_interleave) 
);
defparam n981_s12.INIT=8'hCA;
  LUT3 n982_s12 (
    .F(n982_16),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_interleave) 
);
defparam n982_s12.INIT=8'hCA;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram1[7]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_interleave) 
);
defparam n983_s11.INIT=16'h0777;
  LUT4 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram1[6]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_interleave) 
);
defparam n984_s11.INIT=16'h0777;
  LUT4 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram1[5]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_interleave) 
);
defparam n985_s11.INIT=16'h0777;
  LUT4 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram1[4]),
    .I1(n804_32),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_interleave) 
);
defparam n986_s11.INIT=16'h0777;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_vram_interleave) 
);
defparam n987_s12.INIT=8'h53;
  LUT3 n988_s12 (
    .F(n988_16),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_vram_interleave) 
);
defparam n988_s12.INIT=8'h53;
  LUT3 n989_s12 (
    .F(n989_16),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_vram_interleave) 
);
defparam n989_s12.INIT=8'h53;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(w_vram_interleave) 
);
defparam n990_s12.INIT=8'h53;
  LUT3 n991_s13 (
    .F(n991_17),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n991_s13.INIT=8'h35;
  LUT4 n991_s14 (
    .F(n991_18),
    .I0(ff_next_vram4[7]),
    .I1(ff_next_vram5_3_10),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(ff_phase[0]) 
);
defparam n991_s14.INIT=16'h0F77;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n992_s12.INIT=8'h35;
  LUT4 n992_s13 (
    .F(n992_17),
    .I0(ff_next_vram4[6]),
    .I1(ff_next_vram5_3_10),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(ff_phase[0]) 
);
defparam n992_s13.INIT=16'h0F77;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n993_s12.INIT=8'h35;
  LUT4 n993_s13 (
    .F(n993_17),
    .I0(ff_next_vram4[5]),
    .I1(ff_next_vram5_3_10),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(ff_phase[0]) 
);
defparam n993_s13.INIT=16'h0F77;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n994_s12.INIT=8'h35;
  LUT4 n994_s13 (
    .F(n994_17),
    .I0(ff_next_vram4[4]),
    .I1(ff_next_vram5_3_10),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(ff_phase[0]) 
);
defparam n994_s13.INIT=16'h0F77;
  LUT4 n1337_s24 (
    .F(n1337_34),
    .I0(ff_next_vram7[7]),
    .I1(n772_31),
    .I2(n1337_36),
    .I3(ff_next_vram4_7_12) 
);
defparam n1337_s24.INIT=16'h7077;
  LUT4 n1338_s24 (
    .F(n1338_34),
    .I0(ff_next_vram7[6]),
    .I1(n772_31),
    .I2(n1338_35),
    .I3(ff_next_vram4_7_12) 
);
defparam n1338_s24.INIT=16'h7077;
  LUT4 n1339_s24 (
    .F(n1339_34),
    .I0(ff_next_vram7[5]),
    .I1(n772_31),
    .I2(n1339_35),
    .I3(ff_next_vram4_7_12) 
);
defparam n1339_s24.INIT=16'h7077;
  LUT4 n1340_s24 (
    .F(n1340_34),
    .I0(ff_next_vram7[4]),
    .I1(n772_31),
    .I2(n1340_35),
    .I3(ff_next_vram4_7_12) 
);
defparam n1340_s24.INIT=16'h7077;
  LUT4 n1341_s22 (
    .F(n1341_26),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram3_7_14),
    .I3(n1341_28) 
);
defparam n1341_s22.INIT=16'h0A0C;
  LUT4 n1341_s23 (
    .F(n1341_27),
    .I0(ff_next_vram7[3]),
    .I1(n1341_29),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1341_s23.INIT=16'hA300;
  LUT3 n1342_s22 (
    .F(n1342_26),
    .I0(n1342_27),
    .I1(n1342_31),
    .I2(ff_next_vram3_7_14) 
);
defparam n1342_s22.INIT=8'hAC;
  LUT4 n1343_s22 (
    .F(n1343_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram3_7_14),
    .I3(n1341_28) 
);
defparam n1343_s22.INIT=16'h0A0C;
  LUT4 n1343_s23 (
    .F(n1343_27),
    .I0(ff_next_vram7[1]),
    .I1(n1343_28),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1343_s23.INIT=16'hA300;
  LUT4 n1344_s22 (
    .F(n1344_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram3_7_14),
    .I3(n1341_28) 
);
defparam n1344_s22.INIT=16'h0A0C;
  LUT4 n1344_s23 (
    .F(n1344_27),
    .I0(ff_next_vram7[0]),
    .I1(n1344_28),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1344_s23.INIT=16'hA300;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(n1345_9) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(ff_next_vram4_7_12),
    .I1(n779_23),
    .I2(w_vram_interleave),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram4_3_s3.INIT=16'hF0EE;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_screen_h_in_active_13),
    .I3(ff_screen_h_in_active_14) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram3_7_11) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h0700;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_next_vram3_7_8),
    .I1(n772_31),
    .I2(ff_phase[1]),
    .I3(n440_8) 
);
defparam ff_next_vram1_7_s4.INIT=16'h3500;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram3_7_14),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram2_7_s4.INIT=16'h0FFB;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram3_7_14),
    .I2(w_vram_interleave),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram6_7_s4.INIT=16'h0FFB;
  LUT3 ff_next_vram4_7_s6 (
    .F(ff_next_vram4_7_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n440_8) 
);
defparam ff_next_vram4_7_s6.INIT=8'h10;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(ff_next_vram4_7_12),
    .I2(ff_next_vram6_7_9),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram5_7_s5.INIT=16'hBBF0;
  LUT4 ff_next_vram5_3_s5 (
    .F(ff_next_vram5_3_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(ff_next_vram5_3_11) 
);
defparam ff_next_vram5_3_s5.INIT=16'hE3FC;
  LUT3 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n179_s3.INIT=8'h80;
  LUT4 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n178_s3.INIT=16'h8000;
  LUT4 n706_s2 (
    .F(n706_7),
    .I0(n706_19),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_next_vram0[3]),
    .I3(n706_17) 
);
defparam n706_s2.INIT=16'h0777;
  LUT4 n706_s3 (
    .F(n706_8),
    .I0(n706_11),
    .I1(n706_21),
    .I2(n706_13),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n706_s3.INIT=16'hB0BB;
  LUT3 n705_s3 (
    .F(n705_8),
    .I0(n705_10),
    .I1(n705_11),
    .I2(n706_21) 
);
defparam n705_s3.INIT=8'hD0;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(ff_next_vram0[4]),
    .I1(n706_17),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n706_19) 
);
defparam n705_s4.INIT=16'h0777;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(n704_10),
    .I1(n704_17),
    .I2(n704_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n704_s2.INIT=16'hEF00;
  LUT4 n704_s3 (
    .F(n704_8),
    .I0(w_pos_x[2]),
    .I1(n704_13),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n706_19) 
);
defparam n704_s3.INIT=16'h0777;
  LUT4 n704_s4 (
    .F(n704_9),
    .I0(n706_13),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_next_vram0[5]),
    .I3(n706_17) 
);
defparam n704_s4.INIT=16'h0BBB;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n703_10),
    .I1(w_pos_x[6]),
    .I2(n975_17),
    .I3(ff_next_vram0_7_7) 
);
defparam n703_s3.INIT=16'h5C00;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(n703_11),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram0[6]),
    .I3(n706_17) 
);
defparam n703_s4.INIT=16'h0BBB;
  LUT4 n702_s2 (
    .F(n702_7),
    .I0(n702_10),
    .I1(n702_11),
    .I2(ff_next_vram0[7]),
    .I3(n702_12) 
);
defparam n702_s2.INIT=16'h4000;
  LUT4 n702_s3 (
    .F(n702_8),
    .I0(n702_13),
    .I1(n702_14),
    .I2(n702_15),
    .I3(ff_next_vram0_7_7) 
);
defparam n702_s3.INIT=16'hEF00;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(n703_11),
    .I1(ff_next_vram0[1]),
    .I2(w_pos_x[4]),
    .I3(n704_13) 
);
defparam n702_s4.INIT=16'h0BBB;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(ff_next_vram3_7_14),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(n772_34),
    .I3(n701_9) 
);
defparam n701_s2.INIT=16'h00BF;
  LUT3 n701_s3 (
    .F(n701_8),
    .I0(n703_11),
    .I1(ff_next_vram0[2]),
    .I2(n701_10) 
);
defparam n701_s3.INIT=8'hB0;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n700_10),
    .I1(n702_11),
    .I2(n700_11),
    .I3(ff_next_vram0[3]) 
);
defparam n700_s2.INIT=16'hF400;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n700_12),
    .I1(n700_13),
    .I2(n700_14),
    .I3(ff_next_vram0_7_7) 
);
defparam n700_s3.INIT=16'hEF00;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(w_pos_x[6]),
    .I1(n704_13),
    .I2(reg_color_table_base[6]),
    .I3(n706_17) 
);
defparam n700_s4.INIT=16'h0777;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n975_17),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n699_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n699_s2.INIT=16'h4F00;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(n699_11),
    .I1(n702_11),
    .I2(n700_11),
    .I3(ff_next_vram0[4]) 
);
defparam n699_s3.INIT=16'hF400;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(w_pos_x[7]),
    .I1(n704_13),
    .I2(reg_color_table_base[7]),
    .I3(n706_17) 
);
defparam n699_s4.INIT=16'h0777;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n698_10),
    .I1(n698_16),
    .I2(n698_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n698_s2.INIT=16'hEF00;
  LUT3 n698_s3 (
    .F(n698_8),
    .I0(n706_17),
    .I1(n698_13),
    .I2(reg_color_table_base[8]) 
);
defparam n698_s3.INIT=8'hE0;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(n704_13),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n690_15),
    .I3(ff_next_vram0[5]) 
);
defparam n698_s4.INIT=16'h7077;
  LUT3 n697_s2 (
    .F(n697_7),
    .I0(n697_10),
    .I1(n700_11),
    .I2(ff_next_vram0[6]) 
);
defparam n697_s2.INIT=8'hE0;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(n697_11),
    .I1(n697_12),
    .I2(n697_13),
    .I3(ff_next_vram0_7_7) 
);
defparam n697_s3.INIT=16'hFE00;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n704_13),
    .I2(reg_color_table_base[9]),
    .I3(n706_17) 
);
defparam n697_s4.INIT=16'h0777;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(reg_color_table_base[10]),
    .I1(n706_17),
    .I2(ff_next_vram0[7]),
    .I3(n700_11) 
);
defparam n696_s3.INIT=16'h0777;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(n696_10),
    .I1(n696_11),
    .I2(ff_next_vram0_7_7),
    .I3(n696_12) 
);
defparam n696_s4.INIT=16'h004F;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n702_10),
    .I1(n702_12),
    .I2(n695_10),
    .I3(n695_22) 
);
defparam n695_s2.INIT=16'hF400;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(n695_12),
    .I1(n695_13),
    .I2(n695_14),
    .I3(ff_next_vram0_7_7) 
);
defparam n695_s3.INIT=16'hFE00;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(n704_13),
    .I1(n695_15),
    .I2(n695_16),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n695_s4.INIT=16'h0777;
  LUT3 n694_s2 (
    .F(n694_7),
    .I0(n694_10),
    .I1(n694_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n694_s2.INIT=8'hE0;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n704_13),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n694_12) 
);
defparam n694_s3.INIT=16'h007F;
  LUT3 n694_s4 (
    .F(n694_9),
    .I0(n694_13),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(n694_14) 
);
defparam n694_s4.INIT=8'h0B;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(w_pattern_name_t2[13]),
    .I1(ff_next_vram4_7_12),
    .I2(n693_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n693_s2.INIT=16'hF800;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n704_13),
    .I3(n693_11) 
);
defparam n693_s3.INIT=16'h007F;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(n693_12),
    .I1(n693_13),
    .I2(n690_15),
    .I3(reg_pattern_generator_table_base[13]) 
);
defparam n693_s4.INIT=16'hB0BB;
  LUT3 n692_s2 (
    .F(n692_7),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n704_13) 
);
defparam n692_s2.INIT=8'h80;
  LUT4 n692_s3 (
    .F(n692_8),
    .I0(ff_next_vram5_3_10),
    .I1(n692_18),
    .I2(n690_15),
    .I3(reg_pattern_generator_table_base[14]) 
);
defparam n692_s3.INIT=16'h7077;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(n692_11),
    .I1(n692_12),
    .I2(ff_next_vram0_7_7),
    .I3(n692_13) 
);
defparam n692_s4.INIT=16'h001F;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(ff_next_vram4_7_12),
    .I1(w_pattern_name_t2[15]),
    .I2(n691_9),
    .I3(n691_10) 
);
defparam n691_s2.INIT=16'h0007;
  LUT3 n691_s3 (
    .F(n691_8),
    .I0(n690_15),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n691_11) 
);
defparam n691_s3.INIT=8'hB0;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(reg_pattern_name_table_base[16]),
    .I1(n690_9),
    .I2(n690_10),
    .I3(n690_11) 
);
defparam n690_s3.INIT=16'h0007;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(ff_phase[1]),
    .I1(reg_screen_mode[0]),
    .I2(w_vram_interleave),
    .I3(ff_next_vram4_7_12) 
);
defparam n511_s2.INIT=16'h000D;
  LUT3 n511_s3 (
    .F(n511_8),
    .I0(ff_phase[1]),
    .I1(n511_10),
    .I2(n772_31) 
);
defparam n511_s3.INIT=8'h53;
  LUT4 n511_s4 (
    .F(n511_9),
    .I0(n511_11),
    .I1(reg_display_on),
    .I2(n1345_7),
    .I3(n1449_11) 
);
defparam n511_s4.INIT=16'h4000;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_9),
    .I1(n138_10),
    .I2(ff_screen_h_in_active_12) 
);
defparam n138_s4.INIT=8'hA3;
  LUT4 n256_s5 (
    .F(n256_10),
    .I0(n88_9),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[12]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n256_s5.INIT=16'hFC50;
  LUT4 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(n256_12),
    .I3(ff_state_1_7) 
);
defparam n256_s6.INIT=16'h1000;
  LUT4 n1345_s5 (
    .F(n1345_8),
    .I0(n1345_10),
    .I1(ff_next_vram4_7_12),
    .I2(ff_next_vram0[7]),
    .I3(n772_31) 
);
defparam n1345_s5.INIT=16'h0BBB;
  LUT3 n1345_s6 (
    .F(n1345_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1345_s6.INIT=8'h40;
  LUT4 n1346_s3 (
    .F(n1346_6),
    .I0(ff_next_vram4_7_12),
    .I1(n1346_7),
    .I2(ff_next_vram0[6]),
    .I3(n772_31) 
);
defparam n1346_s3.INIT=16'h0DDD;
  LUT4 n1347_s3 (
    .F(n1347_6),
    .I0(ff_next_vram4_7_12),
    .I1(n1347_7),
    .I2(ff_next_vram0[5]),
    .I3(n772_31) 
);
defparam n1347_s3.INIT=16'h0DDD;
  LUT4 n1348_s3 (
    .F(n1348_6),
    .I0(ff_next_vram4_7_12),
    .I1(n1348_7),
    .I2(ff_next_vram0[4]),
    .I3(n772_31) 
);
defparam n1348_s3.INIT=16'h0DDD;
  LUT4 n1349_s4 (
    .F(n1349_7),
    .I0(n1345_10),
    .I1(ff_next_vram0[3]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1349_s4.INIT=16'hC500;
  LUT4 n1349_s5 (
    .F(n1349_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram3_7_14),
    .I3(n1349_9) 
);
defparam n1349_s5.INIT=16'h0C0A;
  LUT4 n1350_s3 (
    .F(n1350_6),
    .I0(n1346_7),
    .I1(ff_next_vram0[2]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1350_s3.INIT=16'hC500;
  LUT4 n1350_s4 (
    .F(n1350_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram3_7_14),
    .I3(n1349_9) 
);
defparam n1350_s4.INIT=16'h0C0A;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(n1347_7),
    .I1(ff_next_vram0[1]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1351_s3.INIT=16'hC500;
  LUT4 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram3_7_14),
    .I3(n1349_9) 
);
defparam n1351_s4.INIT=16'h0C0A;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(n1348_7),
    .I1(ff_next_vram0[0]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1352_s3.INIT=16'hC500;
  LUT4 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram3_7_14),
    .I3(n1349_9) 
);
defparam n1352_s4.INIT=16'h0C0A;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(ff_next_vram1[7]),
    .I1(n772_31),
    .I2(n1353_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1353_s3.INIT=16'h7077;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(ff_next_vram1[6]),
    .I1(n772_31),
    .I2(n1354_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1354_s3.INIT=16'h0777;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(ff_next_vram1[5]),
    .I1(n772_31),
    .I2(n1355_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1355_s3.INIT=16'h0777;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(ff_next_vram1[4]),
    .I1(n772_31),
    .I2(n1356_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1356_s3.INIT=16'h0777;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram3_7_14),
    .I3(n1357_8) 
);
defparam n1357_s3.INIT=16'h0C0A;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(ff_next_vram1[3]),
    .I1(n1357_9),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1357_s4.INIT=16'hA300;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram3_7_14),
    .I3(n1357_8) 
);
defparam n1358_s3.INIT=16'h0C0A;
  LUT4 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram1[2]),
    .I1(n1358_8),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1358_s4.INIT=16'hA300;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram3_7_14),
    .I3(n1357_8) 
);
defparam n1359_s3.INIT=16'h0C0A;
  LUT4 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram1[1]),
    .I1(n1359_8),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1359_s4.INIT=16'hA300;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram3_7_14),
    .I3(n1357_8) 
);
defparam n1360_s3.INIT=16'h0C0A;
  LUT4 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram1[0]),
    .I1(n1360_8),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1360_s4.INIT=16'hA300;
  LUT4 n1365_s4 (
    .F(n1365_7),
    .I0(n772_31),
    .I1(ff_next_vram1[5]),
    .I2(ff_next_vram3_7_14),
    .I3(n1365_10) 
);
defparam n1365_s4.INIT=16'h004F;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(ff_next_vram4_7_12),
    .I1(n1369_7),
    .I2(ff_next_vram3[7]),
    .I3(n772_31) 
);
defparam n1369_s3.INIT=16'h0DDD;
  LUT4 n1370_s3 (
    .F(n1370_6),
    .I0(ff_next_vram4_7_12),
    .I1(n1370_7),
    .I2(ff_next_vram3[6]),
    .I3(n772_31) 
);
defparam n1370_s3.INIT=16'h0DDD;
  LUT4 n1371_s3 (
    .F(n1371_6),
    .I0(ff_next_vram4_7_12),
    .I1(n1371_7),
    .I2(ff_next_vram3[5]),
    .I3(n772_31) 
);
defparam n1371_s3.INIT=16'h0DDD;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(ff_next_vram4_7_12),
    .I1(n1372_7),
    .I2(ff_next_vram3[4]),
    .I3(n772_31) 
);
defparam n1372_s3.INIT=16'h0DDD;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram3_7_14),
    .I3(n1373_8) 
);
defparam n1373_s3.INIT=16'h0C0A;
  LUT4 n1373_s4 (
    .F(n1373_7),
    .I0(ff_next_vram3[3]),
    .I1(n1373_9),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1373_s4.INIT=16'hA300;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram3_7_14),
    .I3(n1374_8) 
);
defparam n1374_s3.INIT=16'h0C0A;
  LUT4 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram3[2]),
    .I1(n1374_9),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1374_s4.INIT=16'hA300;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram3_7_14),
    .I3(n1374_8) 
);
defparam n1375_s3.INIT=16'h0C0A;
  LUT4 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram3[1]),
    .I1(n1375_8),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1375_s4.INIT=16'hA300;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram3_7_14),
    .I3(n1373_8) 
);
defparam n1376_s3.INIT=16'h0C0A;
  LUT4 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram3[0]),
    .I1(n1376_8),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1376_s4.INIT=16'hA300;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(ff_next_vram4[7]),
    .I1(n772_31),
    .I2(n1377_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1377_s3.INIT=16'h7077;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram4[6]),
    .I1(n772_31),
    .I2(n1378_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1378_s3.INIT=16'h0777;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram4[5]),
    .I1(n772_31),
    .I2(n1379_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1379_s3.INIT=16'h7077;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram4[4]),
    .I1(n772_31),
    .I2(n1380_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1380_s3.INIT=16'h0777;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram3_7_14),
    .I3(n1381_8) 
);
defparam n1381_s3.INIT=16'h0A0C;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(n1361_7),
    .I1(ff_next_vram4[3]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1381_s4.INIT=16'hC500;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram3_7_14),
    .I3(n1381_8) 
);
defparam n1382_s3.INIT=16'h0A0C;
  LUT4 n1382_s4 (
    .F(n1382_7),
    .I0(n1362_7),
    .I1(ff_next_vram4[2]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1382_s4.INIT=16'hC500;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram3_7_14),
    .I3(n1381_8) 
);
defparam n1383_s3.INIT=16'h0A0C;
  LUT4 n1383_s4 (
    .F(n1383_7),
    .I0(n1363_7),
    .I1(ff_next_vram4[1]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1383_s4.INIT=16'hC500;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram3_7_14),
    .I3(n1381_8) 
);
defparam n1384_s3.INIT=16'h0A0C;
  LUT4 n1384_s4 (
    .F(n1384_7),
    .I0(n1364_7),
    .I1(ff_next_vram4[0]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1384_s4.INIT=16'hC500;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram5[7]),
    .I1(n772_31),
    .I2(n1385_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1385_s3.INIT=16'h7077;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(ff_next_vram5[6]),
    .I1(n772_31),
    .I2(n1386_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1386_s3.INIT=16'h0777;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram5[5]),
    .I1(n772_31),
    .I2(n1387_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1387_s3.INIT=16'h0777;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(ff_next_vram5[4]),
    .I1(n772_31),
    .I2(n1388_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1388_s3.INIT=16'h0777;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram3_7_14),
    .I3(n1389_8) 
);
defparam n1389_s3.INIT=16'h0A0C;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram5[3]),
    .I1(n1389_9),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1389_s4.INIT=16'hA300;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram3_7_14),
    .I3(n1389_8) 
);
defparam n1390_s3.INIT=16'h0A0C;
  LUT4 n1390_s4 (
    .F(n1390_7),
    .I0(ff_next_vram5[2]),
    .I1(n1390_8),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1390_s4.INIT=16'hA300;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram3_7_14),
    .I3(n1389_8) 
);
defparam n1391_s3.INIT=16'h0A0C;
  LUT4 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram5[1]),
    .I1(n1391_8),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1391_s4.INIT=16'hA300;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram3_7_14),
    .I3(n1389_8) 
);
defparam n1392_s3.INIT=16'h0A0C;
  LUT4 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram5[0]),
    .I1(n1392_8),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1392_s4.INIT=16'hA300;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram6[7]),
    .I1(n772_31),
    .I2(n1393_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1393_s3.INIT=16'h7077;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram6[6]),
    .I1(n772_31),
    .I2(n1394_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1394_s3.INIT=16'h0777;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(ff_next_vram6[5]),
    .I1(n772_31),
    .I2(n1395_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1395_s3.INIT=16'h7077;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram6[4]),
    .I1(n772_31),
    .I2(n1396_7),
    .I3(ff_next_vram4_7_12) 
);
defparam n1396_s3.INIT=16'h0777;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(n1369_7),
    .I1(ff_next_vram6[3]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1397_s3.INIT=16'hC500;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram3_7_14),
    .I3(n1397_8) 
);
defparam n1397_s4.INIT=16'h0A0C;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(n1370_7),
    .I1(ff_next_vram6[2]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1398_s3.INIT=16'hC500;
  LUT4 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram3_7_14),
    .I3(n1397_8) 
);
defparam n1398_s4.INIT=16'h0A0C;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(n1371_7),
    .I1(ff_next_vram6[1]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1399_s3.INIT=16'hC500;
  LUT4 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram3_7_14),
    .I3(n1397_8) 
);
defparam n1399_s4.INIT=16'h0A0C;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(n1372_7),
    .I1(ff_next_vram6[0]),
    .I2(n772_31),
    .I3(ff_next_vram3_7_14) 
);
defparam n1400_s3.INIT=16'hC500;
  LUT4 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram3_7_14),
    .I3(n1397_8) 
);
defparam n1400_s4.INIT=16'h0A0C;
  LUT4 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n6_8),
    .I3(reg_left_mask) 
);
defparam w_pattern0_3_s2.INIT=16'h0100;
  LUT3 n772_s25 (
    .F(n772_33),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n772_s25.INIT=8'h53;
  LUT4 n772_s26 (
    .F(n772_34),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam n772_s26.INIT=16'hC0CD;
  LUT3 n773_s24 (
    .F(n773_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n773_s24.INIT=8'h35;
  LUT3 n774_s24 (
    .F(n774_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n774_s24.INIT=8'h35;
  LUT3 n775_s24 (
    .F(n775_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n775_s24.INIT=8'h35;
  LUT2 n779_s22 (
    .F(n779_26),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_address[1]) 
);
defparam n779_s22.INIT=4'h4;
  LUT3 n804_s21 (
    .F(n804_27),
    .I0(n804_29),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]) 
);
defparam n804_s21.INIT=8'h01;
  LUT2 n804_s22 (
    .F(n804_28),
    .I0(n804_30),
    .I1(reg_screen_mode[1]) 
);
defparam n804_s22.INIT=4'h1;
  LUT2 n975_s13 (
    .F(n975_17),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram5_3_10) 
);
defparam n975_s13.INIT=4'h1;
  LUT4 n979_s13 (
    .F(n979_17),
    .I0(reg_backdrop_color[3]),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_next_vram2[3]),
    .I3(n772_31) 
);
defparam n979_s13.INIT=16'h0777;
  LUT4 n980_s13 (
    .F(n980_17),
    .I0(reg_backdrop_color[2]),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_next_vram2[2]),
    .I3(n772_31) 
);
defparam n980_s13.INIT=16'h0777;
  LUT4 n981_s13 (
    .F(n981_17),
    .I0(reg_backdrop_color[1]),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_next_vram2[1]),
    .I3(n772_31) 
);
defparam n981_s13.INIT=16'h0777;
  LUT4 n982_s13 (
    .F(n982_17),
    .I0(reg_backdrop_color[0]),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_next_vram2[0]),
    .I3(n772_31) 
);
defparam n982_s13.INIT=16'h0777;
  LUT3 n1337_s26 (
    .F(n1337_36),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1337_s26.INIT=8'h53;
  LUT3 n1338_s25 (
    .F(n1338_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1338_s25.INIT=8'h53;
  LUT3 n1339_s25 (
    .F(n1339_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1339_s25.INIT=8'h53;
  LUT3 n1340_s25 (
    .F(n1340_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1340_s25.INIT=8'h53;
  LUT2 n1341_s24 (
    .F(n1341_28),
    .I0(ff_next_vram5[0]),
    .I1(n772_34) 
);
defparam n1341_s24.INIT=4'h8;
  LUT3 n1341_s25 (
    .F(n1341_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1341_s25.INIT=8'h53;
  LUT3 n1342_s23 (
    .F(n1342_27),
    .I0(ff_next_vram7[2]),
    .I1(n1342_29),
    .I2(n772_31) 
);
defparam n1342_s23.INIT=8'h5C;
  LUT3 n1343_s24 (
    .F(n1343_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1343_s24.INIT=8'h53;
  LUT3 n1344_s24 (
    .F(n1344_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1344_s24.INIT=8'h53;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=8'h01;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT3 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]) 
);
defparam ff_next_vram3_7_s6.INIT=8'h10;
  LUT2 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_11),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s7.INIT=4'h4;
  LUT4 ff_next_vram3_7_s8 (
    .F(ff_next_vram3_7_12),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram3_7_s8.INIT=16'h0100;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s9 (
    .F(ff_screen_h_in_active_14),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s9.INIT=8'h80;
  LUT4 ff_next_vram5_3_s6 (
    .F(ff_next_vram5_3_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram5_3_s6.INIT=16'h0733;
  LUT4 n706_s6 (
    .F(n706_11),
    .I0(ff_next_vram4_7_12),
    .I1(w_pos_x[3]),
    .I2(n706_14),
    .I3(n804_28) 
);
defparam n706_s6.INIT=16'h0FBB;
  LUT3 n706_s8 (
    .F(n706_13),
    .I0(n706_15),
    .I1(n702_11),
    .I2(n700_11) 
);
defparam n706_s8.INIT=8'h07;
  LUT4 n705_s5 (
    .F(n705_10),
    .I0(ff_next_vram4_7_12),
    .I1(w_pos_x[4]),
    .I2(n705_12),
    .I3(n804_28) 
);
defparam n705_s5.INIT=16'h0FBB;
  LUT3 n705_s6 (
    .F(n705_11),
    .I0(ff_next_vram3_7_14),
    .I1(ff_pos_x[0]),
    .I2(n772_34) 
);
defparam n705_s6.INIT=8'h40;
  LUT4 n704_s5 (
    .F(n704_10),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[5]),
    .I2(ff_next_vram3_7_14),
    .I3(n772_34) 
);
defparam n704_s5.INIT=16'h0A0C;
  LUT4 n704_s7 (
    .F(n704_12),
    .I0(w_pos_x[3]),
    .I1(n704_15),
    .I2(w_pos_x[5]),
    .I3(ff_next_vram5_3_10) 
);
defparam n704_s7.INIT=16'h0777;
  LUT3 n704_s8 (
    .F(n704_13),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_vram_interleave) 
);
defparam n704_s8.INIT=8'h10;
  LUT3 n703_s5 (
    .F(n703_10),
    .I0(n779_23),
    .I1(w_pos_x[4]),
    .I2(n703_12) 
);
defparam n703_s5.INIT=8'h70;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(n703_13),
    .I3(n700_11) 
);
defparam n703_s6.INIT=16'h00EF;
  LUT2 n702_s5 (
    .F(n702_10),
    .I0(reg_screen_mode[1]),
    .I1(n702_16) 
);
defparam n702_s5.INIT=4'h4;
  LUT3 n702_s6 (
    .F(n702_11),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n702_s6.INIT=8'h40;
  LUT4 n702_s7 (
    .F(n702_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n702_17) 
);
defparam n702_s7.INIT=16'hF00D;
  LUT2 n702_s8 (
    .F(n702_13),
    .I0(w_pos_x[5]),
    .I1(n779_23) 
);
defparam n702_s8.INIT=4'h8;
  LUT3 n702_s9 (
    .F(n702_14),
    .I0(ff_next_vram5_3_10),
    .I1(reg_screen_mode[1]),
    .I2(w_pos_x[7]) 
);
defparam n702_s9.INIT=8'hE0;
  LUT4 n702_s10 (
    .F(n702_15),
    .I0(ff_next_vram4_7_12),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(ff_next_vram3_7_8) 
);
defparam n702_s10.INIT=16'h0777;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(w_pos_x[6]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n702_10),
    .I3(n804_27) 
);
defparam n701_s4.INIT=16'h0A0C;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(w_pos_x[5]),
    .I1(n693_13),
    .I2(n701_11),
    .I3(n704_13) 
);
defparam n701_s5.INIT=16'h50F3;
  LUT3 n700_s5 (
    .F(n700_10),
    .I0(n706_15),
    .I1(reg_color_table_base[6]),
    .I2(ff_next_vram3_7_12) 
);
defparam n700_s5.INIT=8'h07;
  LUT3 n700_s6 (
    .F(n700_11),
    .I0(reg_screen_mode[0]),
    .I1(n700_15),
    .I2(ff_next_vram5_3_10) 
);
defparam n700_s6.INIT=8'hC8;
  LUT2 n700_s7 (
    .F(n700_12),
    .I0(w_pos_x[7]),
    .I1(n779_23) 
);
defparam n700_s7.INIT=4'h8;
  LUT3 n700_s8 (
    .F(n700_13),
    .I0(ff_next_vram5_3_10),
    .I1(reg_screen_mode[1]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n700_s8.INIT=8'hE0;
  LUT4 n700_s9 (
    .F(n700_14),
    .I0(ff_next_vram4_7_12),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram3_7_8) 
);
defparam n700_s9.INIT=16'h0777;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n779_23),
    .I2(n699_12),
    .I3(ff_next_vram3_7_11) 
);
defparam n699_s5.INIT=16'h7077;
  LUT3 n699_s6 (
    .F(n699_11),
    .I0(n706_15),
    .I1(reg_color_table_base[7]),
    .I2(ff_next_vram3_7_12) 
);
defparam n699_s6.INIT=8'h07;
  LUT4 n698_s5 (
    .F(n698_10),
    .I0(w_pattern_name_t2[8]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(ff_next_vram3_7_14),
    .I3(n772_34) 
);
defparam n698_s5.INIT=16'h0A0C;
  LUT4 n698_s7 (
    .F(n698_12),
    .I0(n698_14),
    .I1(n804_28),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(ff_next_vram5_3_10) 
);
defparam n698_s7.INIT=16'h0BBB;
  LUT3 n698_s8 (
    .F(n698_13),
    .I0(ff_next_vram0[5]),
    .I1(n702_11),
    .I2(n706_15) 
);
defparam n698_s8.INIT=8'h80;
  LUT4 n697_s5 (
    .F(n697_10),
    .I0(n697_14),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(n702_11) 
);
defparam n697_s5.INIT=16'h0100;
  LUT3 n697_s6 (
    .F(n697_11),
    .I0(ff_next_vram3_7_14),
    .I1(w_pattern_name_t2[9]),
    .I2(n772_34) 
);
defparam n697_s6.INIT=8'h40;
  LUT4 n697_s7 (
    .F(n697_12),
    .I0(reg_screen_mode[0]),
    .I1(w_pattern_name_t1[9]),
    .I2(n697_15),
    .I3(n804_28) 
);
defparam n697_s7.INIT=16'hF800;
  LUT4 n697_s8 (
    .F(n697_13),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n702_10),
    .I3(n804_27) 
);
defparam n697_s8.INIT=16'h0A0C;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(n804_27),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n702_10),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n696_s5.INIT=16'h0D00;
  LUT4 n696_s6 (
    .F(n696_11),
    .I0(n696_13),
    .I1(n804_28),
    .I2(ff_next_vram3_7_14),
    .I3(n696_14) 
);
defparam n696_s6.INIT=16'hB0BB;
  LUT4 n696_s7 (
    .F(n696_12),
    .I0(reg_color_table_base[10]),
    .I1(n706_15),
    .I2(ff_next_vram3_7_12),
    .I3(n696_19) 
);
defparam n696_s7.INIT=16'hF800;
  LUT4 n695_s5 (
    .F(n695_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(n695_17) 
);
defparam n695_s5.INIT=16'h6000;
  LUT3 n695_s7 (
    .F(n695_12),
    .I0(ff_next_vram3_7_14),
    .I1(w_pattern_name_t2[11]),
    .I2(n772_34) 
);
defparam n695_s7.INIT=8'h40;
  LUT4 n695_s8 (
    .F(n695_13),
    .I0(n772_34),
    .I1(w_pattern_name_t1[11]),
    .I2(n695_18),
    .I3(n804_28) 
);
defparam n695_s8.INIT=16'h0E00;
  LUT4 n695_s9 (
    .F(n695_14),
    .I0(n804_27),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n702_10),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n695_s9.INIT=16'h0D00;
  LUT2 n695_s10 (
    .F(n695_15),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]) 
);
defparam n695_s10.INIT=4'h8;
  LUT4 n695_s11 (
    .F(n695_16),
    .I0(n695_10),
    .I1(n695_19),
    .I2(n706_19),
    .I3(n700_15) 
);
defparam n695_s11.INIT=16'hBBF0;
  LUT3 n694_s5 (
    .F(n694_10),
    .I0(ff_next_vram3_7_14),
    .I1(w_pattern_name_t2[12]),
    .I2(n772_34) 
);
defparam n694_s5.INIT=8'h40;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(n804_27),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n702_10),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n694_s6.INIT=16'h0D00;
  LUT4 n694_s7 (
    .F(n694_12),
    .I0(n702_10),
    .I1(n702_12),
    .I2(n694_15),
    .I3(n694_19) 
);
defparam n694_s7.INIT=16'hF400;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(n694_15),
    .I1(n695_19),
    .I2(n700_15),
    .I3(n706_19) 
);
defparam n694_s8.INIT=16'h004F;
  LUT4 n694_s9 (
    .F(n694_14),
    .I0(n804_27),
    .I1(w_pattern_name_t1[12]),
    .I2(n694_17),
    .I3(n693_13) 
);
defparam n694_s9.INIT=16'h0D00;
  LUT4 n693_s5 (
    .F(n693_10),
    .I0(n804_27),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n702_10),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n693_s5.INIT=16'h0D00;
  LUT3 n693_s6 (
    .F(n693_11),
    .I0(reg_color_table_base[13]),
    .I1(ff_next_vram5_3_10),
    .I2(n702_11) 
);
defparam n693_s6.INIT=8'h80;
  LUT4 n693_s7 (
    .F(n693_12),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n693_14),
    .I3(n693_15) 
);
defparam n693_s7.INIT=16'h007F;
  LUT3 n693_s8 (
    .F(n693_13),
    .I0(n693_16),
    .I1(reg_screen_mode[1]),
    .I2(ff_next_vram0_7_7) 
);
defparam n693_s8.INIT=8'h20;
  LUT3 n692_s6 (
    .F(n692_11),
    .I0(ff_next_vram3_7_14),
    .I1(w_pattern_name_t2[14]),
    .I2(n772_34) 
);
defparam n692_s6.INIT=8'h40;
  LUT4 n692_s7 (
    .F(n692_12),
    .I0(n804_27),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n702_10),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n692_s7.INIT=16'h0D00;
  LUT4 n692_s8 (
    .F(n692_13),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(n692_16),
    .I3(n693_13) 
);
defparam n692_s8.INIT=16'hD000;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(n691_12),
    .I3(n804_28) 
);
defparam n691_s4.INIT=16'h0D00;
  LUT4 n691_s5 (
    .F(n691_10),
    .I0(n804_27),
    .I1(n691_13),
    .I2(n702_10),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n691_s5.INIT=16'h0D00;
  LUT4 n691_s6 (
    .F(n691_11),
    .I0(n691_14),
    .I1(n704_13),
    .I2(ff_next_vram5_3_10),
    .I3(n691_17) 
);
defparam n691_s6.INIT=16'h0777;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(ff_next_vram4_7_12),
    .I1(n804_28),
    .I2(w_4colors_mode),
    .I3(ff_next_vram0_7_7) 
);
defparam n690_s4.INIT=16'hF100;
  LUT3 n690_s5 (
    .F(n690_10),
    .I0(reg_color_table_base[16]),
    .I1(ff_next_vram5_3_10),
    .I2(n702_11) 
);
defparam n690_s5.INIT=8'h80;
  LUT3 n690_s6 (
    .F(n690_11),
    .I0(n690_12),
    .I1(n704_13),
    .I2(n690_13) 
);
defparam n690_s6.INIT=8'h40;
  LUT3 n511_s5 (
    .F(n511_10),
    .I0(ff_next_vram3_7_8),
    .I1(n695_17),
    .I2(ff_next_vram3_7_14) 
);
defparam n511_s5.INIT=8'h10;
  LUT4 n511_s6 (
    .F(n511_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_next_vram4_7_12),
    .I3(ff_phase[2]) 
);
defparam n511_s6.INIT=16'hEF00;
  LUT3 n138_s5 (
    .F(n138_10),
    .I0(ff_pos_x_5_10),
    .I1(ff_screen_h_in_active_13),
    .I2(ff_screen_h_in_active_14) 
);
defparam n138_s5.INIT=8'h80;
  LUT2 n256_s7 (
    .F(n256_12),
    .I0(w_screen_pos_x_Z[13]),
    .I1(w_screen_pos_x_Z[6]) 
);
defparam n256_s7.INIT=4'h4;
  LUT3 n1345_s7 (
    .F(n1345_10),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1345_s7.INIT=8'h53;
  LUT3 n1346_s4 (
    .F(n1346_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1346_s4.INIT=8'h35;
  LUT3 n1347_s4 (
    .F(n1347_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1347_s4.INIT=8'h35;
  LUT3 n1348_s4 (
    .F(n1348_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1348_s4.INIT=8'h35;
  LUT2 n1349_s6 (
    .F(n1349_9),
    .I0(ff_next_vram1[6]),
    .I1(reg_screen_mode[3]) 
);
defparam n1349_s6.INIT=4'h4;
  LUT3 n1353_s4 (
    .F(n1353_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]) 
);
defparam n1353_s4.INIT=8'h53;
  LUT3 n1354_s4 (
    .F(n1354_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]) 
);
defparam n1354_s4.INIT=8'hAC;
  LUT3 n1355_s4 (
    .F(n1355_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[5]) 
);
defparam n1355_s4.INIT=8'hCA;
  LUT3 n1356_s4 (
    .F(n1356_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1356_s4.INIT=8'hAC;
  LUT2 n1357_s5 (
    .F(n1357_8),
    .I0(ff_next_vram1[4]),
    .I1(reg_screen_mode[3]) 
);
defparam n1357_s5.INIT=4'h4;
  LUT3 n1357_s6 (
    .F(n1357_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1357_s6.INIT=8'h53;
  LUT3 n1358_s5 (
    .F(n1358_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1358_s5.INIT=8'h53;
  LUT3 n1359_s5 (
    .F(n1359_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1359_s5.INIT=8'h53;
  LUT3 n1360_s5 (
    .F(n1360_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1360_s5.INIT=8'h53;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1361_s4.INIT=8'h53;
  LUT3 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1362_s4.INIT=8'h53;
  LUT3 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1363_s4.INIT=8'h53;
  LUT3 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1364_s4.INIT=8'h53;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1369_s4.INIT=8'h53;
  LUT3 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1370_s4.INIT=8'h53;
  LUT3 n1371_s4 (
    .F(n1371_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1371_s4.INIT=8'h53;
  LUT3 n1372_s4 (
    .F(n1372_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1372_s4.INIT=8'h53;
  LUT2 n1373_s5 (
    .F(n1373_8),
    .I0(ff_next_vram1[0]),
    .I1(reg_screen_mode[3]) 
);
defparam n1373_s5.INIT=4'h4;
  LUT3 n1373_s6 (
    .F(n1373_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1373_s6.INIT=8'h53;
  LUT2 n1374_s5 (
    .F(n1374_8),
    .I0(ff_next_vram1[0]),
    .I1(n772_34) 
);
defparam n1374_s5.INIT=4'h4;
  LUT3 n1374_s6 (
    .F(n1374_9),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1374_s6.INIT=8'h53;
  LUT3 n1375_s5 (
    .F(n1375_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1375_s5.INIT=8'h53;
  LUT3 n1376_s5 (
    .F(n1376_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1376_s5.INIT=8'h53;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1377_s4.INIT=8'h53;
  LUT3 n1378_s4 (
    .F(n1378_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]) 
);
defparam n1378_s4.INIT=8'hAC;
  LUT3 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]) 
);
defparam n1379_s4.INIT=8'h53;
  LUT3 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]) 
);
defparam n1380_s4.INIT=8'hAC;
  LUT2 n1381_s5 (
    .F(n1381_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[6]) 
);
defparam n1381_s5.INIT=4'h8;
  LUT3 n1385_s4 (
    .F(n1385_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1385_s4.INIT=8'h53;
  LUT3 n1386_s4 (
    .F(n1386_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1386_s4.INIT=8'hAC;
  LUT3 n1387_s4 (
    .F(n1387_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram5[5]) 
);
defparam n1387_s4.INIT=8'hCA;
  LUT3 n1388_s4 (
    .F(n1388_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1388_s4.INIT=8'hAC;
  LUT2 n1389_s5 (
    .F(n1389_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[4]) 
);
defparam n1389_s5.INIT=4'h8;
  LUT3 n1389_s6 (
    .F(n1389_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1389_s6.INIT=8'h53;
  LUT3 n1390_s5 (
    .F(n1390_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1390_s5.INIT=8'h53;
  LUT3 n1391_s5 (
    .F(n1391_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1391_s5.INIT=8'h53;
  LUT3 n1392_s5 (
    .F(n1392_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1392_s5.INIT=8'h53;
  LUT3 n1393_s4 (
    .F(n1393_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1393_s4.INIT=8'h53;
  LUT3 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1394_s4.INIT=8'hAC;
  LUT3 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1395_s4.INIT=8'h53;
  LUT3 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1396_s4.INIT=8'hAC;
  LUT2 n1397_s5 (
    .F(n1397_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[2]) 
);
defparam n1397_s5.INIT=4'h8;
  LUT3 n804_s23 (
    .F(n804_29),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]) 
);
defparam n804_s23.INIT=8'hD3;
  LUT4 n804_s24 (
    .F(n804_30),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n804_s24.INIT=16'hF4CF;
  LUT3 n1342_s25 (
    .F(n1342_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1342_s25.INIT=8'h53;
  LUT2 n706_s9 (
    .F(n706_14),
    .I0(n772_34),
    .I1(ff_pos_x[0]) 
);
defparam n706_s9.INIT=4'h4;
  LUT3 n706_s10 (
    .F(n706_15),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n695_17) 
);
defparam n706_s10.INIT=8'h60;
  LUT2 n705_s7 (
    .F(n705_12),
    .I0(n772_34),
    .I1(ff_pos_x[1]) 
);
defparam n705_s7.INIT=4'h4;
  LUT4 n704_s9 (
    .F(n704_14),
    .I0(w_pos_x[3]),
    .I1(n772_34),
    .I2(reg_screen_mode[0]),
    .I3(ff_pos_x[2]) 
);
defparam n704_s9.INIT=16'h0777;
  LUT3 n704_s10 (
    .F(n704_15),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n695_17) 
);
defparam n704_s10.INIT=8'h80;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(ff_next_vram3_7_10),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram3_7_8) 
);
defparam n703_s7.INIT=16'h0777;
  LUT4 n703_s8 (
    .F(n703_13),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n702_11) 
);
defparam n703_s8.INIT=16'h1E00;
  LUT4 n702_s11 (
    .F(n702_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n702_s11.INIT=16'h0B70;
  LUT4 n702_s12 (
    .F(n702_17),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[0]) 
);
defparam n702_s12.INIT=16'hABB8;
  LUT4 n701_s6 (
    .F(n701_11),
    .I0(reg_screen_mode[0]),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pos_x[6]),
    .I3(n693_14) 
);
defparam n701_s6.INIT=16'h0777;
  LUT3 n700_s10 (
    .F(n700_15),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n700_s10.INIT=8'h10;
  LUT4 n699_s7 (
    .F(n699_12),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_vram_address_16_8),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram3_7_10) 
);
defparam n699_s7.INIT=16'h0777;
  LUT4 n698_s9 (
    .F(n698_14),
    .I0(reg_screen_mode[2]),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_pattern_name_t1[8]),
    .I3(reg_screen_mode[0]) 
);
defparam n698_s9.INIT=16'h0FBB;
  LUT4 n697_s9 (
    .F(n697_14),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_color_table_base[9]),
    .I3(reg_screen_mode[3]) 
);
defparam n697_s9.INIT=16'hEF15;
  LUT3 n697_s10 (
    .F(n697_15),
    .I0(reg_screen_mode[3]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n772_34) 
);
defparam n697_s10.INIT=8'h40;
  LUT4 n696_s8 (
    .F(n696_13),
    .I0(n693_14),
    .I1(n695_15),
    .I2(reg_screen_mode[0]),
    .I3(w_pattern_name_t1[10]) 
);
defparam n696_s8.INIT=16'h0777;
  LUT2 n696_s9 (
    .F(n696_14),
    .I0(w_pattern_name_t2[10]),
    .I1(n772_34) 
);
defparam n696_s9.INIT=4'h8;
  LUT3 n695_s12 (
    .F(n695_17),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]) 
);
defparam n695_s12.INIT=8'h01;
  LUT4 n695_s13 (
    .F(n695_18),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n693_14),
    .I3(reg_screen_mode[0]) 
);
defparam n695_s13.INIT=16'h007F;
  LUT2 n695_s14 (
    .F(n695_19),
    .I0(reg_screen_mode[0]),
    .I1(n695_20) 
);
defparam n695_s14.INIT=4'h1;
  LUT4 n694_s10 (
    .F(n694_15),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n695_17) 
);
defparam n694_s10.INIT=16'h6000;
  LUT4 n694_s12 (
    .F(n694_17),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(reg_pattern_name_table_base[12]),
    .I2(n693_14),
    .I3(reg_screen_mode[0]) 
);
defparam n694_s12.INIT=16'h007F;
  LUT2 n693_s9 (
    .F(n693_14),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[2]) 
);
defparam n693_s9.INIT=4'h1;
  LUT2 n693_s10 (
    .F(n693_15),
    .I0(reg_screen_mode[0]),
    .I1(w_pattern_name_t1[13]) 
);
defparam n693_s10.INIT=4'h8;
  LUT3 n693_s11 (
    .F(n693_16),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]) 
);
defparam n693_s11.INIT=8'h14;
  LUT4 n691_s7 (
    .F(n691_12),
    .I0(n690_12),
    .I1(n690_13),
    .I2(w_pattern_name_t1[15]),
    .I3(reg_screen_mode[0]) 
);
defparam n691_s7.INIT=16'h0FBB;
  LUT3 n691_s8 (
    .F(n691_13),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n690_12) 
);
defparam n691_s8.INIT=8'h0B;
  LUT2 n691_s9 (
    .F(n691_14),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n691_s9.INIT=4'h8;
  LUT3 n690_s7 (
    .F(n690_12),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n690_s7.INIT=8'h70;
  LUT3 n690_s8 (
    .F(n690_13),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(reg_pattern_name_table_base[15]) 
);
defparam n690_s8.INIT=8'hB0;
  LUT4 n695_s15 (
    .F(n695_20),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n695_s15.INIT=16'hFC41;
  LUT4 n772_s27 (
    .F(n772_36),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_vram_interleave),
    .I2(n772_31),
    .I3(n772_32) 
);
defparam n772_s27.INIT=16'h888F;
  LUT4 n773_s25 (
    .F(n773_34),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_vram_interleave),
    .I2(n772_31),
    .I3(n773_31) 
);
defparam n773_s25.INIT=16'h888F;
  LUT4 n774_s25 (
    .F(n774_34),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_vram_interleave),
    .I2(n772_31),
    .I3(n774_31) 
);
defparam n774_s25.INIT=16'h888F;
  LUT4 n775_s25 (
    .F(n775_34),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_vram_interleave),
    .I2(n772_31),
    .I3(n775_31) 
);
defparam n775_s25.INIT=16'h888F;
  LUT4 n1361_s5 (
    .F(n1361_9),
    .I0(ff_next_vram4_7_12),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram2[3]),
    .I3(ff_next_vram1[3]) 
);
defparam n1361_s5.INIT=16'h88A0;
  LUT4 n1362_s5 (
    .F(n1362_9),
    .I0(ff_next_vram4_7_12),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram2[2]),
    .I3(ff_next_vram1[3]) 
);
defparam n1362_s5.INIT=16'h88A0;
  LUT4 n1363_s5 (
    .F(n1363_9),
    .I0(ff_next_vram4_7_12),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram1[3]) 
);
defparam n1363_s5.INIT=16'h88A0;
  LUT4 n1364_s5 (
    .F(n1364_9),
    .I0(ff_next_vram4_7_12),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram2[0]),
    .I3(ff_next_vram1[3]) 
);
defparam n1364_s5.INIT=16'h88A0;
  LUT4 n692_s10 (
    .F(n692_16),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(w_pattern_name_t1[14]),
    .I3(reg_screen_mode[0]) 
);
defparam n692_s10.INIT=16'hF088;
  LUT4 n698_s10 (
    .F(n698_16),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n695_17) 
);
defparam n698_s10.INIT=16'h8000;
  LUT4 n138_s6 (
    .F(n138_12),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(n138_10),
    .I3(ff_screen_h_in_active_12) 
);
defparam n138_s6.INIT=16'h4405;
  LUT4 n705_s8 (
    .F(n705_14),
    .I0(n706_15),
    .I1(n702_11),
    .I2(n700_11),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n705_s8.INIT=16'hF800;
  LUT4 n1342_s26 (
    .F(n1342_31),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[0]),
    .I3(n772_34) 
);
defparam n1342_s26.INIT=16'h5333;
  LUT4 ff_next_vram4_7_s7 (
    .F(ff_next_vram4_7_12),
    .I0(ff_next_vram3_7_11),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram4_7_s7.INIT=16'h0200;
  LUT4 n1365_s6 (
    .F(n1365_10),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram3_7_10) 
);
defparam n1365_s6.INIT=16'h1000;
  LUT4 ff_next_vram3_7_s9 (
    .F(ff_next_vram3_7_14),
    .I0(ff_next_vram3_7_10),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(ff_next_vram3_7_12) 
);
defparam ff_next_vram3_7_s9.INIT=16'h00DF;
  LUT4 n690_s9 (
    .F(n690_15),
    .I0(reg_screen_mode[0]),
    .I1(n700_15),
    .I2(ff_next_vram5_3_10),
    .I3(n706_19) 
);
defparam n690_s9.INIT=16'h0037;
  LUT4 n994_s14 (
    .F(n994_19),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_14),
    .I2(n994_16),
    .I3(n994_17) 
);
defparam n994_s14.INIT=16'h01FF;
  LUT4 n993_s14 (
    .F(n993_19),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_14),
    .I2(n993_16),
    .I3(n993_17) 
);
defparam n993_s14.INIT=16'h01FF;
  LUT4 n992_s14 (
    .F(n992_19),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_14),
    .I2(n992_16),
    .I3(n992_17) 
);
defparam n992_s14.INIT=16'h01FF;
  LUT4 n991_s15 (
    .F(n991_20),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_14),
    .I2(n991_17),
    .I3(n991_18) 
);
defparam n991_s15.INIT=16'h01FF;
  LUT4 w_pattern0_0_s1 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_0_s1.INIT=16'hCACC;
  LUT4 w_pattern0_1_s1 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_1_s1.INIT=16'hCACC;
  LUT4 w_pattern0_2_s1 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_2_s1.INIT=16'hACAA;
  LUT4 w_pattern0_3_s3 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_5),
    .I3(reg_display_on) 
);
defparam w_pattern0_3_s3.INIT=16'hACAA;
  LUT4 n804_s25 (
    .F(n804_32),
    .I0(n804_29),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(n804_28) 
);
defparam n804_s25.INIT=16'h00FE;
  LUT4 n704_s11 (
    .F(n704_17),
    .I0(reg_screen_mode[3]),
    .I1(n704_14),
    .I2(n804_30),
    .I3(reg_screen_mode[1]) 
);
defparam n704_s11.INIT=16'h0001;
  LUT4 n982_s14 (
    .F(n982_19),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram5_3_10),
    .I2(n755_9),
    .I3(n982_17) 
);
defparam n982_s14.INIT=16'h1F00;
  LUT4 n981_s14 (
    .F(n981_19),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram5_3_10),
    .I2(n754_9),
    .I3(n981_17) 
);
defparam n981_s14.INIT=16'h1F00;
  LUT4 n980_s14 (
    .F(n980_19),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram5_3_10),
    .I2(n753_9),
    .I3(n980_17) 
);
defparam n980_s14.INIT=16'h1F00;
  LUT4 n979_s14 (
    .F(n979_19),
    .I0(reg_screen_mode[1]),
    .I1(ff_next_vram5_3_10),
    .I2(n752_9),
    .I3(n979_17) 
);
defparam n979_s14.INIT=16'h1F00;
  LUT4 n706_s11 (
    .F(n706_17),
    .I0(reg_screen_mode[1]),
    .I1(n702_16),
    .I2(n702_11),
    .I3(n702_12) 
);
defparam n706_s11.INIT=16'hB000;
  LUT4 n696_s11 (
    .F(n696_17),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam n696_s11.INIT=16'h0200;
  LUT4 n703_s9 (
    .F(n703_15),
    .I0(w_pos_x[3]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam n703_s9.INIT=16'h0200;
  LUT4 n691_s11 (
    .F(n691_17),
    .I0(reg_color_table_base[15]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n691_s11.INIT=16'h2000;
  LUT4 n694_s13 (
    .F(n694_19),
    .I0(reg_color_table_base[12]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n694_s13.INIT=16'h2000;
  LUT4 n696_s12 (
    .F(n696_19),
    .I0(ff_next_vram0[7]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n696_s12.INIT=16'h2000;
  LUT4 n692_s11 (
    .F(n692_18),
    .I0(reg_color_table_base[14]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n692_s11.INIT=16'h2000;
  LUT4 n695_s16 (
    .F(n695_22),
    .I0(reg_color_table_base[11]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n695_s16.INIT=16'h2000;
  LUT4 n706_s12 (
    .F(n706_19),
    .I0(ff_next_vram3_7_12),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n706_s12.INIT=16'h2000;
  LUT4 n706_s13 (
    .F(n706_21),
    .I0(n1531_12),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n706_s13.INIT=16'h0001;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_8),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT3 n1366_s5 (
    .F(n1366_9),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[2]) 
);
defparam n1366_s5.INIT=8'hB0;
  LUT3 n1349_s7 (
    .F(n1349_11),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[3]) 
);
defparam n1349_s7.INIT=8'hB0;
  LUT3 n1337_s27 (
    .F(n1337_38),
    .I0(n1345_9),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1337_s27.INIT=8'h80;
  LUT4 n1400_s5 (
    .F(n1400_9),
    .I0(n1400_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1400_s5.INIT=16'hACCC;
  LUT4 n1399_s5 (
    .F(n1399_9),
    .I0(n1399_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1399_s5.INIT=16'hACCC;
  LUT4 n1397_s6 (
    .F(n1397_10),
    .I0(n1349_11),
    .I1(n1397_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1397_s6.INIT=16'hCAAA;
  LUT4 n1392_s6 (
    .F(n1392_10),
    .I0(n1392_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1392_s6.INIT=16'hACCC;
  LUT4 n1391_s6 (
    .F(n1391_10),
    .I0(n1391_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1391_s6.INIT=16'hACCC;
  LUT4 n1389_s7 (
    .F(n1389_11),
    .I0(n1349_11),
    .I1(n1389_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1389_s7.INIT=16'hCAAA;
  LUT4 n1384_s5 (
    .F(n1384_9),
    .I0(n1384_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1384_s5.INIT=16'hACCC;
  LUT4 n1383_s5 (
    .F(n1383_9),
    .I0(n1383_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1383_s5.INIT=16'hACCC;
  LUT4 n1381_s6 (
    .F(n1381_10),
    .I0(n1349_11),
    .I1(n1381_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1381_s6.INIT=16'hCAAA;
  LUT4 n1376_s6 (
    .F(n1376_10),
    .I0(n1376_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1376_s6.INIT=16'hACCC;
  LUT4 n1375_s6 (
    .F(n1375_10),
    .I0(n1375_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1375_s6.INIT=16'hACCC;
  LUT4 n1373_s7 (
    .F(n1373_11),
    .I0(n1349_11),
    .I1(n1373_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1373_s7.INIT=16'hCAAA;
  LUT4 n1360_s6 (
    .F(n1360_10),
    .I0(n1360_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1360_s6.INIT=16'hACCC;
  LUT4 n1359_s6 (
    .F(n1359_10),
    .I0(n1359_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1359_s6.INIT=16'hACCC;
  LUT4 n1357_s7 (
    .F(n1357_11),
    .I0(n1349_11),
    .I1(n1357_5),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1357_s7.INIT=16'hCAAA;
  LUT4 n1352_s5 (
    .F(n1352_9),
    .I0(n1352_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1352_s5.INIT=16'hACCC;
  LUT4 n1351_s5 (
    .F(n1351_9),
    .I0(n1351_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1351_s5.INIT=16'hACCC;
  LUT4 n1349_s8 (
    .F(n1349_13),
    .I0(n1349_11),
    .I1(n1349_6),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1349_s8.INIT=16'hCAAA;
  LUT4 n1368_s4 (
    .F(n1368_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1368_s4.INIT=16'hBF00;
  LUT4 n1367_s4 (
    .F(n1367_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1367_s4.INIT=16'hBF00;
  LUT4 n1366_s6 (
    .F(n1366_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1366_s6.INIT=16'hBF00;
  LUT4 n1365_s7 (
    .F(n1365_12),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[3]) 
);
defparam n1365_s7.INIT=16'hBF00;
  LUT4 n182_s4 (
    .F(n182_10),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s4.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_12),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n511_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n706_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n772_36),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n773_34),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n774_34),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n775_34),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n776_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n777_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n778_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n779_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n983_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n987_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n988_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n989_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n990_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n975_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n976_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n977_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n978_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n979_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n980_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n981_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n982_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n804_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n805_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n806_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n807_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n808_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n809_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n810_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n811_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n991_20),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n992_19),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n993_19),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n994_19),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n995_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n996_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n997_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n998_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n967_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n968_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n969_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n970_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n971_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n972_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n973_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n974_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n999_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1000_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1001_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1002_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1003_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1345_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1346_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1347_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1348_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1349_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1351_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1352_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1355_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1356_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1357_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1359_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1360_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1362_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1363_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1364_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1365_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1373_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1375_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1376_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1379_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1380_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1381_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1383_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1384_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1387_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1388_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1389_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1391_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1392_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1394_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1395_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1396_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1397_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1399_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1400_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1337_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1338_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1339_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1340_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1341_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1342_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1343_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1344_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1659_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1660_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1661_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1662_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n748_s5 (
    .O(n748_9),
    .I0(n748_6),
    .I1(n748_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n749_s5 (
    .O(n749_9),
    .I0(n749_6),
    .I1(n749_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n750_s5 (
    .O(n750_9),
    .I0(n750_6),
    .I1(n750_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n751_s5 (
    .O(n751_9),
    .I0(n751_6),
    .I1(n751_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n752_s5 (
    .O(n752_9),
    .I0(n752_6),
    .I1(n752_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n753_s5 (
    .O(n753_9),
    .I0(n753_6),
    .I1(n753_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n754_s5 (
    .O(n754_9),
    .I0(n754_6),
    .I1(n754_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n755_s5 (
    .O(n755_9),
    .I0(n755_6),
    .I1(n755_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n995_s11 (
    .O(n995_14),
    .I0(n995_16),
    .I1(n768_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n996_s11 (
    .O(n996_14),
    .I0(n996_16),
    .I1(n769_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n997_s11 (
    .O(n997_14),
    .I0(n997_16),
    .I1(n770_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n998_s11 (
    .O(n998_14),
    .I0(n998_16),
    .I1(n771_4),
    .S0(n998_17) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n878_17,
  ff_screen_h_in_active_12,
  n1449_11,
  w_screen_v_active,
  ff_screen_h_active,
  n240_4,
  ff_display_color_7_9,
  w_sprite_mode2,
  reg_212lines_mode,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_7,
  n88_9,
  n440_8,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n878_17;
input ff_screen_h_in_active_12;
input n1449_11;
input w_screen_v_active;
input ff_screen_h_active;
input n240_4;
input ff_display_color_7_9;
input w_sprite_mode2;
input reg_212lines_mode;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_7;
output n88_9;
output n440_8;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n320_7;
wire n319_7;
wire n117_7;
wire n116_7;
wire n79_7;
wire n317_7;
wire n440_5;
wire n438_5;
wire ff_select_finish_9;
wire ff_select_finish_10;
wire ff_selected_en_7;
wire ff_selected_en_8;
wire n319_8;
wire n88_7;
wire n88_8;
wire n78_8;
wire n77_8;
wire ff_select_finish_11;
wire ff_select_finish_12;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire ff_selected_count_3_9;
wire n77_10;
wire n78_10;
wire n80_9;
wire n81_9;
wire n88_11;
wire n327_11;
wire n322_9;
wire n438_7;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT4 n440_s1 (
    .F(n440_4),
    .I0(w_screen_pos_x[0]),
    .I1(n440_5),
    .I2(n440_8),
    .I3(ff_vram_valid_9) 
);
defparam n440_s1.INIT=16'h4000;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(ff_selected_count_3_9),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_select_finish_9),
    .I1(ff_select_finish_10),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(ff_selected_en_8),
    .I2(ff_select_finish_9),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0FF;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n319_s2 (
    .F(n319_7),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n317_7) 
);
defparam n319_s2.INIT=8'h60;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_7),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(ff_screen_h_in_active_12) 
);
defparam n317_s2.INIT=8'h01;
  LUT2 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x[1]),
    .I1(w_screen_pos_x[2]) 
);
defparam n440_s2.INIT=4'h8;
  LUT4 n438_s2 (
    .F(n438_5),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(n1449_11) 
);
defparam n438_s2.INIT=16'h4000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_select_finish_s4.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_select_finish_11),
    .I2(n240_4),
    .I3(ff_select_finish_12) 
);
defparam ff_select_finish_s5.INIT=16'h4000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(ff_selected_en_9),
    .I3(n88_8) 
);
defparam ff_selected_en_s4.INIT=16'h1000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_screen_pos_x_Z_3),
    .I1(ff_display_color_7_9),
    .I2(w_screen_pos_x_Z_2),
    .I3(ff_select_finish_10) 
);
defparam ff_selected_en_s5.INIT=16'h00BF;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n77_s3 (
    .F(n77_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n77_s3.INIT=16'h8000;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[1]),
    .I1(ff_y[2]),
    .I2(ff_y[5]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s6.INIT=16'h0100;
  LUT4 ff_select_finish_s7 (
    .F(ff_select_finish_12),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s7.INIT=16'h9000;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[7]),
    .I1(n222_9),
    .I2(n240_4),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s6.INIT=16'h4000;
  LUT4 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s4.INIT=16'h0001;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s7.INIT=16'hF331;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_9),
    .I0(w_selected_en),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(ff_select_finish_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h0200;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n440_s4.INIT=16'h0008;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(n77_8),
    .I3(ff_current_plane_num[4]) 
);
defparam n77_s4.INIT=16'h0BB0;
  LUT4 n78_s4 (
    .F(n78_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(n78_8),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s4.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_9) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n88_s5 (
    .F(n88_11),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(n88_8),
    .I3(n438_5) 
);
defparam n88_s5.INIT=16'hF400;
  LUT4 n327_s5 (
    .F(n327_11),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_selected_en_8) 
);
defparam n327_s5.INIT=16'h0100;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_17),
    .I3(ff_screen_h_in_active_12) 
);
defparam n322_s3.INIT=16'h0001;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n438_5) 
);
defparam n438_s3.INIT=16'h8000;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_10),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_10),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_11),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_7,
  ff_vram_valid_9,
  n878_17,
  reg_sprite_16x16,
  n878_19,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  n88_9,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  n1449_11,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_7;
input ff_vram_valid_9;
input n878_17;
input reg_sprite_16x16;
input n878_19;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input n88_9;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output n1449_11;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_current_plane_2_13;
wire ff_current_plane_2_14;
wire ff_current_plane_2_15;
wire ff_current_plane_2_16;
wire n1473_9;
wire n1280_10;
wire n1427_10;
wire n1424_11;
wire ff_vram_address_16_8;
wire n1245_7;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_current_plane_2_12),
    .I3(ff_vram_valid_7) 
);
defparam ff_current_plane_2_s5.INIT=16'hAFCF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_active),
    .I1(ff_state_1_7),
    .I2(ff_active_9),
    .I3(ff_active_10) 
);
defparam ff_active_s3.INIT=16'hFF80;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_init_27 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_1 ),
    .I0(\ff_selected_ram[0]_ER_init_28 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n1449_11) 
);
defparam n1449_s2.INIT=8'h80;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane_2_12),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n1426_s3.INIT=8'h28;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane[2]) 
);
defparam n1425_s3.INIT=16'h7080;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(w_screen_pos_x_Z_7),
    .I1(n1245_7),
    .I2(w_screen_pos_x_Z_12),
    .I3(n878_19) 
);
defparam n1245_s1.INIT=16'h4000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_13),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT3 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(n878_17),
    .I1(n1245_4),
    .I2(ff_current_plane_2_14) 
);
defparam ff_current_plane_2_s7.INIT=8'h51;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(n878_17),
    .I2(n538_6),
    .I3(ff_current_plane_2_13) 
);
defparam ff_active_s4.INIT=16'h1000;
  LUT2 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_current_plane_2_14),
    .I1(n1245_4) 
);
defparam ff_active_s5.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h807F;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(ff_sprite_mode2),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'hAFC0;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n1449_11) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(ff_current_plane_2_15),
    .I1(ff_current_plane_2_16),
    .I2(n1424_9),
    .I3(w_selected_count[3]) 
);
defparam ff_current_plane_2_s8.INIT=16'h0440;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_current_plane_2_s9.INIT=16'h0001;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s10.INIT=16'hEB7D;
  LUT4 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_16),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s11.INIT=16'h7887;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_current_plane_2_14),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT4 n1449_s5 (
    .F(n1449_11),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n1449_s5.INIT=16'h0001;
  LUT4 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(n878_17),
    .I2(n1245_4),
    .I3(ff_current_plane_2_14) 
);
defparam n1427_s4.INIT=16'h1101;
  LUT4 n1424_s5 (
    .F(n1424_11),
    .I0(n878_17),
    .I1(n1245_4),
    .I2(ff_current_plane_2_14),
    .I3(n1424_9) 
);
defparam n1424_s5.INIT=16'h0051;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(n878_17),
    .I1(n1245_4),
    .I2(ff_current_plane_2_14),
    .I3(ff_vram_valid_7) 
);
defparam ff_vram_address_16_s4.INIT=16'hAEFF;
  LUT4 n1245_s3 (
    .F(n1245_7),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n88_9) 
);
defparam n1245_s3.INIT=16'h4000;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_2 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_26 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n6_8,
  n1053_19,
  reg_sprite_16x16,
  ff_active_d1,
  n240_4,
  reg_color0_opaque,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_status_register_pointer,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n1177_7,
  n878_19,
  n538_6,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n6_8;
input n1053_19;
input reg_sprite_16x16;
input ff_active_d1;
input n240_4;
input reg_color0_opaque;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [3:0] ff_status_register_pointer;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n1177_7;
output n878_19;
output n538_6;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1157_7;
wire n1156_7;
wire n1155_7;
wire n1154_7;
wire n1153_7;
wire n1152_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1147_7;
wire n1146_7;
wire n1145_8;
wire n1144_7;
wire n1143_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n1139_7;
wire n1045_7;
wire n1044_7;
wire n1043_7;
wire n1042_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n878_18;
wire n1009_4;
wire n1009_5;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1141_8;
wire n889_8;
wire n1177_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_11;
wire ff_sprite_collision_11;
wire n538_8;
wire n1009_13;
wire n892_10;
wire ff_current_plane_3_10;
wire n1041_10;
wire ff_pre_pixel_color_en_14;
wire n1238_10;
wire n1239_10;
wire n1240_10;
wire n1241_10;
wire n1242_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT4 n878_s14 (
    .F(n878_17),
    .I0(n878_18),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[12]),
    .I3(n878_19) 
);
defparam n878_s14.INIT=16'h8000;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_13),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'h0040;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT2 n1157_s2 (
    .F(n1157_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s2.INIT=4'h4;
  LUT2 n1156_s2 (
    .F(n1156_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s2.INIT=4'h4;
  LUT2 n1155_s2 (
    .F(n1155_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s2.INIT=4'h4;
  LUT2 n1154_s2 (
    .F(n1154_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_sprite_collision_7) 
);
defparam n1154_s2.INIT=4'h1;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT3 n1151_s2 (
    .F(n1151_7),
    .I0(ff_sprite_collision_7),
    .I1(n1151_8),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=8'h14;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1149_s2.INIT=8'h40;
  LUT2 n1147_s2 (
    .F(n1147_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[4]) 
);
defparam n1147_s2.INIT=4'h4;
  LUT2 n1146_s2 (
    .F(n1146_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[5]) 
);
defparam n1146_s2.INIT=4'h4;
  LUT2 n1145_s3 (
    .F(n1145_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(ff_sprite_collision_7) 
);
defparam n1145_s3.INIT=4'h1;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1144_s2.INIT=8'h41;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1143_s2.INIT=16'h010E;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(ff_sprite_collision_7),
    .I2(w_screen_pos_x_Z[9]),
    .I3(n1143_7) 
);
defparam n1142_s2.INIT=16'h3012;
  LUT3 n1141_s2 (
    .F(n1141_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[10]),
    .I2(n1141_8) 
);
defparam n1141_s2.INIT=8'h14;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_8),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT4 n1139_s2 (
    .F(n1139_7),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_sprite_collision_7),
    .I3(n6_8) 
);
defparam n1139_s2.INIT=16'h0E00;
  LUT2 n1045_s2 (
    .F(n1045_7),
    .I0(n878_17),
    .I1(ff_color[0]) 
);
defparam n1045_s2.INIT=4'h4;
  LUT2 n1044_s2 (
    .F(n1044_7),
    .I0(n878_17),
    .I1(ff_color[1]) 
);
defparam n1044_s2.INIT=4'h4;
  LUT2 n1043_s2 (
    .F(n1043_7),
    .I0(n878_17),
    .I1(ff_color[2]) 
);
defparam n1043_s2.INIT=4'h4;
  LUT2 n1042_s2 (
    .F(n1042_7),
    .I0(n878_17),
    .I1(ff_color[3]) 
);
defparam n1042_s2.INIT=4'h4;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT4 n1177_s2 (
    .F(n1177_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1177_8),
    .I3(n1053_19) 
);
defparam n1177_s2.INIT=16'hEFFF;
  LUT2 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[13]),
    .I1(n6_8) 
);
defparam n878_s15.INIT=4'h8;
  LUT4 n878_s16 (
    .F(n878_19),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(ff_state_1_7) 
);
defparam n878_s16.INIT=16'h8000;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(n1009_8),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s1.INIT=16'hFDBF;
  LUT4 n1009_s2 (
    .F(n1009_5),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s2.INIT=16'hF331;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_pattern_0_443),
    .I1(w_pattern_0_445),
    .I2(n1009_9),
    .I3(n1009_10) 
);
defparam n1009_s4.INIT=16'h305F;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT4 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_sprite_collision_9),
    .I3(n1053_19) 
);
defparam ff_sprite_collision_s4.INIT=16'h4000;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(w_sprite_collision),
    .I1(n240_4),
    .I2(ff_sprite_collision_10),
    .I3(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s5.INIT=16'h0100;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT4 n1141_s3 (
    .F(n1141_8),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s3.INIT=16'hE000;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT2 n1177_s3 (
    .F(n1177_8),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1177_s3.INIT=4'h1;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[7]),
    .I3(w_offset_x[6]) 
);
defparam n1009_s5.INIT=16'h7F01;
  LUT3 n1009_s6 (
    .F(n1009_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s6.INIT=8'h35;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_9),
    .I3(n1009_11) 
);
defparam n1009_s7.INIT=16'h0CFA;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT2 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]) 
);
defparam ff_sprite_collision_s6.INIT=4'h4;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[0]),
    .I1(ff_pre_pixel_color[1]),
    .I2(ff_pre_pixel_color[2]),
    .I3(ff_sprite_collision_11) 
);
defparam ff_sprite_collision_s7.INIT=16'h0100;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s8.INIT=8'h35;
  LUT2 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[3]),
    .I1(reg_color0_opaque) 
);
defparam ff_sprite_collision_s8.INIT=4'h1;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(n923_2),
    .I1(ff_active),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1009_s9.INIT=16'h8000;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  LUT4 n1041_s4 (
    .F(n1041_10),
    .I0(n240_4),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n878_17) 
);
defparam n1041_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n878_17),
    .I1(n240_4),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1238_s4 (
    .F(n1238_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n878_17),
    .I3(n240_4) 
);
defparam n1238_s4.INIT=16'h0C0A;
  LUT4 n1239_s4 (
    .F(n1239_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n878_17),
    .I3(n240_4) 
);
defparam n1239_s4.INIT=16'h0C0A;
  LUT4 n1240_s4 (
    .F(n1240_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n878_17),
    .I3(n240_4) 
);
defparam n1240_s4.INIT=16'h0C0A;
  LUT4 n1241_s4 (
    .F(n1241_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n878_17),
    .I3(n240_4) 
);
defparam n1241_s4.INIT=16'h0C0A;
  LUT4 n1242_s4 (
    .F(n1242_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n878_17),
    .I3(n240_4) 
);
defparam n1242_s4.INIT=16'h0C0A;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_8),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1238_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1239_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1240_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1241_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1242_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  n6_8,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_screen_h_in_active_12,
  w_screen_v_active,
  n240_4,
  ff_display_color_7_9,
  reg_212lines_mode,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n1053_19,
  reg_color0_opaque,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  ff_vram_valid,
  n88_9,
  n440_8,
  w_ic_vram_valid,
  n1449_11,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n6_8;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_screen_h_in_active_12;
input w_screen_v_active;
input n240_4;
input ff_display_color_7_9;
input reg_212lines_mode;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n1053_19;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input [13:0] w_screen_pos_x_Z;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output ff_vram_valid;
output n88_9;
output n440_8;
output w_ic_vram_valid;
output n1449_11;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_sprite_mode2;
wire ff_screen_h_active_8;
wire n40_7;
wire n40_8;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n878_17;
wire n878_19;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT2 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(n878_17),
    .I1(n40_7) 
);
defparam ff_screen_h_active_s3.INIT=4'hB;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n40_8),
    .I3(n878_19) 
);
defparam n40_s2.INIT=16'hBFFF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT2 n40_s3 (
    .F(n40_8),
    .I0(w_screen_pos_x_Z[13]),
    .I1(n6_8) 
);
defparam n40_s3.INIT=4'h4;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_17(n878_17),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .n1449_11(n1449_11),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n240_4(n240_4),
    .ff_display_color_7_9(ff_display_color_7_9),
    .w_sprite_mode2(w_sprite_mode2),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n88_9(n88_9),
    .n440_8(n440_8),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n878_17(n878_17),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n878_19(n878_19),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n88_9(n88_9),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1449_11(n1449_11),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n6_8(n6_8),
    .n1053_19(n1053_19),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_active_d1(ff_active_d1),
    .n240_4(n240_4),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n1177_7(n1177_7),
    .n878_19(n878_19),
    .n538_6(n538_6),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  w_even_we_4,
  reg_50hz_mode,
  n103_9,
  reg_interlace_mode,
  w_4colors_mode,
  reg_display_on,
  w_4colors_mode_5,
  n6_8,
  reg_left_mask,
  ff_vram_address_16_8,
  reg_scroll_planes,
  n1531_12,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n240_4,
  ff_display_color_7_9,
  ff_reset_n2_1,
  n1053_19,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  n1345_5,
  n779_23,
  ff_screen_h_in_active_12,
  ff_next_vram4_7_12,
  w_sprite_mode2_4,
  ff_vram_valid,
  w_ic_vram_valid,
  n1449_11,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input w_even_we_4;
input reg_50hz_mode;
input n103_9;
input reg_interlace_mode;
input w_4colors_mode;
input reg_display_on;
input w_4colors_mode_5;
input n6_8;
input reg_left_mask;
input ff_vram_address_16_8;
input reg_scroll_planes;
input n1531_12;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n240_4;
input ff_display_color_7_9;
input ff_reset_n2_1;
input n1053_19;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output n1345_5;
output n779_23;
output ff_screen_h_in_active_12;
output ff_next_vram4_7_12;
output w_sprite_mode2_4;
output ff_vram_valid;
output w_ic_vram_valid;
output n1449_11;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire n88_9;
wire n440_8;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_even_we_4(w_even_we_4),
    .reg_50hz_mode(reg_50hz_mode),
    .n103_9(n103_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .ff_v_active_8(ff_v_active_8),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_4colors_mode(w_4colors_mode),
    .n440_8(n440_8),
    .n1449_11(n1449_11),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n88_9(n88_9),
    .n6_8(n6_8),
    .reg_left_mask(reg_left_mask),
    .ff_vram_address_16_8(ff_vram_address_16_8),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1531_12(n1531_12),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_state_1_7(ff_state_1_7),
    .n1345_5(n1345_5),
    .n779_23(n779_23),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .ff_next_vram4_7_12(ff_next_vram4_7_12),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n6_8(n6_8),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .w_screen_v_active(w_screen_v_active),
    .n240_4(n240_4),
    .ff_display_color_7_9(ff_display_color_7_9),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1053_19(n1053_19),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n88_9(n88_9),
    .n440_8(n440_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1449_11(n1449_11),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  w_command_vram_rdata_en,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  n354_9,
  w_pulse1,
  ff_vram_wdata_mask_3_7,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  ff_busy,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_start;
input w_command_vram_rdata_en;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input n354_9;
input w_pulse1;
input ff_vram_wdata_mask_3_7;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output ff_busy;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache_vram_rdata_en_6;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5284_7;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_12;
wire n5852_12;
wire n5852_13;
wire n5853_12;
wire n5854_12;
wire n5855_12;
wire n5856_12;
wire n5857_12;
wire n5858_12;
wire n5859_12;
wire n5860_12;
wire n5861_12;
wire n5862_12;
wire n5863_12;
wire n5864_12;
wire n5865_12;
wire n5866_5;
wire n5866_6;
wire n5866_7;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5869_6;
wire n5869_7;
wire n5870_5;
wire n5870_7;
wire n5870_8;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5897_8;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_10;
wire ff_cache0_already_read_11;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_10;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire ff_cache_vram_rdata_en_10;
wire ff_flush_state_2_10;
wire n6693_11;
wire ff_vram_wdata_31_8;
wire ff_cache0_address_15_11;
wire ff_cache0_address_15_12;
wire ff_cache1_address_16_12;
wire ff_cache1_data_31_11;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_16_11;
wire ff_cache2_address_16_12;
wire ff_cache3_address_16_11;
wire ff_cache3_data_31_12;
wire ff_vram_address_16_15;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_14;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_14;
wire ff_cache3_data_mask_3_15;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_3_16;
wire n6411_10;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6695_13;
wire n6693_14;
wire n6693_15;
wire n5850_10;
wire n5850_11;
wire n5643_9;
wire n5643_10;
wire n5642_9;
wire n5641_9;
wire n5640_9;
wire n5625_9;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5851_17;
wire n5852_14;
wire n5852_15;
wire n5852_17;
wire n5852_18;
wire n5852_19;
wire n5853_13;
wire n5853_14;
wire n5853_16;
wire n5854_13;
wire n5854_14;
wire n5854_16;
wire n5855_13;
wire n5855_14;
wire n5855_16;
wire n5856_13;
wire n5856_14;
wire n5856_15;
wire n5856_16;
wire n5857_13;
wire n5857_14;
wire n5857_15;
wire n5857_16;
wire n5858_13;
wire n5858_14;
wire n5858_16;
wire n5859_13;
wire n5859_14;
wire n5859_15;
wire n5859_16;
wire n5860_13;
wire n5860_14;
wire n5860_15;
wire n5860_16;
wire n5861_13;
wire n5861_14;
wire n5861_16;
wire n5862_13;
wire n5862_14;
wire n5862_16;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5863_16;
wire n5864_13;
wire n5864_14;
wire n5864_15;
wire n5864_16;
wire n5865_13;
wire n5865_14;
wire n5865_15;
wire n5865_16;
wire n5866_8;
wire n5866_9;
wire n5866_10;
wire n5866_11;
wire n5866_12;
wire n5866_13;
wire n5867_7;
wire n5867_8;
wire n5867_9;
wire n5867_10;
wire n5867_11;
wire n5867_12;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5868_12;
wire n5868_13;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5869_11;
wire n5869_12;
wire n5869_13;
wire n5869_14;
wire n5870_9;
wire n5870_11;
wire n5870_12;
wire n5870_13;
wire n5871_7;
wire n5871_8;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5873_7;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5874_8;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5875_7;
wire n5875_8;
wire n5875_9;
wire n5875_10;
wire n5875_11;
wire n5875_12;
wire n5876_7;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_11;
wire n5876_12;
wire n5876_13;
wire n5877_7;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5877_12;
wire n5878_7;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5878_12;
wire n5879_7;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5879_12;
wire n5880_7;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5880_12;
wire n5881_7;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5881_12;
wire n5881_13;
wire n5882_7;
wire n5882_8;
wire n5882_9;
wire n5882_10;
wire n5882_11;
wire n5882_12;
wire n5882_13;
wire n5883_7;
wire n5883_8;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5883_12;
wire n5884_7;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5884_11;
wire n5884_12;
wire n5885_7;
wire n5885_8;
wire n5885_9;
wire n5885_10;
wire n5885_11;
wire n5885_12;
wire n5886_8;
wire n5886_9;
wire n5886_10;
wire n5886_11;
wire n5887_7;
wire n5887_8;
wire n5887_9;
wire n5887_10;
wire n5887_11;
wire n5887_12;
wire n5888_7;
wire n5888_8;
wire n5888_10;
wire n5888_11;
wire n5888_12;
wire n5888_13;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5889_11;
wire n5890_7;
wire n5890_8;
wire n5890_9;
wire n5890_10;
wire n5890_11;
wire n5890_12;
wire n5891_7;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5891_11;
wire n5892_7;
wire n5892_8;
wire n5892_9;
wire n5892_10;
wire n5892_11;
wire n5893_7;
wire n5893_8;
wire n5893_9;
wire n5893_10;
wire n5893_11;
wire n5893_12;
wire n5894_7;
wire n5894_8;
wire n5894_9;
wire n5894_10;
wire n5894_11;
wire n5894_12;
wire n5895_7;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5895_11;
wire n5895_12;
wire n5895_13;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5896_11;
wire n5896_12;
wire n5896_13;
wire n5897_9;
wire n5897_10;
wire n5897_11;
wire n5897_12;
wire n5897_13;
wire n5897_14;
wire n5898_13;
wire n5898_14;
wire n5898_15;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire ff_cache0_already_read_12;
wire ff_cache1_already_read_11;
wire ff_cache1_already_read_12;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache2_already_read_14;
wire ff_cache_vram_rdata_en_11;
wire n6693_16;
wire ff_cache0_address_15_13;
wire ff_cache0_address_15_14;
wire ff_cache0_address_15_15;
wire ff_cache0_data_31_12;
wire ff_cache1_address_16_13;
wire ff_cache1_address_16_14;
wire ff_cache2_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache3_address_16_13;
wire ff_cache3_address_16_14;
wire ff_cache3_address_16_15;
wire ff_cache3_data_31_13;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_15;
wire ff_cache1_data_mask_3_16;
wire n6411_11;
wire n6695_14;
wire n6695_17;
wire n5851_18;
wire n5851_19;
wire n5852_21;
wire n5852_22;
wire n5852_23;
wire n5852_25;
wire n5852_26;
wire n5852_27;
wire n5852_28;
wire n5853_17;
wire n5853_18;
wire n5854_17;
wire n5854_18;
wire n5855_17;
wire n5855_18;
wire n5856_17;
wire n5857_17;
wire n5858_17;
wire n5858_18;
wire n5859_17;
wire n5860_17;
wire n5861_17;
wire n5861_18;
wire n5862_17;
wire n5862_18;
wire n5863_17;
wire n5864_17;
wire n5865_17;
wire n5866_14;
wire n5866_15;
wire n5866_16;
wire n5866_17;
wire n5867_13;
wire n5867_14;
wire n5867_15;
wire n5868_15;
wire n5868_16;
wire n5868_17;
wire n5868_18;
wire n5868_19;
wire n5869_15;
wire n5869_16;
wire n5870_14;
wire n5870_15;
wire n5871_13;
wire n5871_14;
wire n5871_15;
wire n5871_16;
wire n5872_12;
wire n5872_13;
wire n5872_14;
wire n5872_15;
wire n5873_12;
wire n5873_14;
wire n5873_15;
wire n5873_16;
wire n5874_13;
wire n5874_14;
wire n5874_15;
wire n5874_16;
wire n5875_13;
wire n5875_14;
wire n5875_15;
wire n5875_16;
wire n5875_17;
wire n5876_14;
wire n5876_15;
wire n5877_13;
wire n5877_14;
wire n5877_15;
wire n5878_13;
wire n5878_14;
wire n5878_15;
wire n5878_16;
wire n5879_13;
wire n5879_14;
wire n5879_15;
wire n5879_16;
wire n5880_13;
wire n5880_14;
wire n5880_15;
wire n5881_14;
wire n5881_15;
wire n5881_16;
wire n5882_14;
wire n5882_15;
wire n5883_13;
wire n5883_14;
wire n5883_15;
wire n5883_16;
wire n5884_13;
wire n5884_14;
wire n5884_15;
wire n5884_16;
wire n5885_13;
wire n5885_14;
wire n5885_15;
wire n5886_12;
wire n5886_13;
wire n5886_14;
wire n5886_15;
wire n5887_13;
wire n5887_14;
wire n5887_15;
wire n5887_16;
wire n5888_14;
wire n5888_15;
wire n5888_16;
wire n5889_12;
wire n5889_13;
wire n5889_14;
wire n5889_15;
wire n5890_13;
wire n5890_14;
wire n5890_15;
wire n5890_16;
wire n5890_17;
wire n5890_18;
wire n5891_12;
wire n5891_13;
wire n5891_14;
wire n5891_15;
wire n5892_12;
wire n5892_13;
wire n5892_14;
wire n5892_16;
wire n5893_13;
wire n5893_14;
wire n5893_15;
wire n5893_16;
wire n5894_13;
wire n5894_14;
wire n5894_15;
wire n5894_16;
wire n5895_14;
wire n5895_15;
wire n5896_14;
wire n5896_15;
wire n5896_16;
wire n5897_15;
wire n5897_16;
wire n5897_17;
wire n5897_18;
wire n5898_19;
wire n5898_20;
wire n5898_21;
wire n5899_18;
wire n5900_17;
wire n5901_17;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire n6693_18;
wire ff_cache1_address_16_15;
wire n6695_18;
wire ff_cache_vram_rdata_en_15;
wire ff_cache_vram_rdata_en_16;
wire ff_busy_11;
wire ff_cache_vram_rdata_en_18;
wire n6695_20;
wire n6411_13;
wire n6693_20;
wire ff_cache1_address_16_17;
wire ff_cache2_already_read_16;
wire ff_cache3_already_read_14;
wire n6188_10;
wire ff_vram_address_16_17;
wire ff_vram_address_16_19;
wire ff_flush_state_1_9;
wire ff_cache2_already_read_18;
wire n5888_18;
wire ff_cache0_already_read_15;
wire ff_cache3_already_read_16;
wire ff_cache3_address_16_17;
wire n5852_30;
wire ff_cache1_data_7_14;
wire ff_cache1_data_15_14;
wire ff_cache1_data_23_14;
wire ff_cache1_data_31_16;
wire ff_cache2_data_mask_3_20;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_14;
wire ff_cache0_data_31_14;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_11;
wire ff_cache2_data_mask_2_14;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire ff_cache0_data_23_13;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_11;
wire ff_cache2_data_mask_1_14;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire ff_cache0_data_15_13;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_11;
wire ff_cache2_data_mask_0_14;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire ff_cache0_data_7_13;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_12;
wire n6694_13;
wire ff_cache1_data_31_18;
wire n5022_10;
wire ff_cache3_data_mask_0_15;
wire ff_cache3_data_mask_1_15;
wire ff_cache3_data_mask_2_15;
wire ff_cache3_data_mask_3_21;
wire ff_cache2_data_31_16;
wire ff_cache0_already_read_17;
wire n6695_22;
wire ff_cache1_data_mask_3_19;
wire ff_cache1_data_31_20;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire ff_cache2_data_mask_3_22;
wire ff_cache3_data_mask_3_23;
wire ff_cache3_data_mask_3_25;
wire n5901_20;
wire n5900_20;
wire n5898_24;
wire n5892_18;
wire n5876_18;
wire n5874_19;
wire n5873_18;
wire n5870_18;
wire n5869_19;
wire n5851_22;
wire n5889_17;
wire n5886_17;
wire n5872_17;
wire n5862_21;
wire n5861_21;
wire n5858_21;
wire n5855_21;
wire n5854_21;
wire n5853_21;
wire n5852_32;
wire ff_cache1_data_mask_3_21;
wire n5870_20;
wire n5896_18;
wire n5885_18;
wire n5871_19;
wire n5865_20;
wire n5864_20;
wire n5863_20;
wire n5862_23;
wire n5861_23;
wire n5860_20;
wire n5859_20;
wire n5858_23;
wire n5857_20;
wire n5856_20;
wire n5855_23;
wire n5854_23;
wire n5853_23;
wire n5852_34;
wire ff_cache2_data_mask_3_24;
wire ff_cache3_data_mask_3_27;
wire n5868_21;
wire ff_cache0_data_mask_2_17;
wire n6693_22;
wire ff_flush_state_2_12;
wire n5865_22;
wire n5864_22;
wire n5863_22;
wire n5862_25;
wire n5861_25;
wire n5860_22;
wire n5859_22;
wire n5858_25;
wire n5857_22;
wire n5856_22;
wire n5855_25;
wire n5854_25;
wire n5853_25;
wire n5852_36;
wire n5851_24;
wire n6692_11;
wire n5871_21;
wire n6693_24;
wire n5870_22;
wire n5869_21;
wire n5851_26;
wire n5899_20;
wire ff_cache0_data_en_12;
wire n6694_15;
wire n5852_38;
wire n5853_27;
wire n5854_27;
wire n5855_27;
wire n5856_24;
wire n5857_24;
wire n5858_27;
wire n5859_24;
wire n5860_24;
wire n5861_27;
wire n5862_27;
wire n5863_24;
wire n5864_24;
wire n5865_24;
wire n5868_23;
wire n5874_21;
wire n5897_20;
wire ff_cache_vram_rdata_en_20;
wire ff_cache1_data_7_16;
wire ff_cache1_data_15_16;
wire ff_cache1_data_23_16;
wire ff_cache1_data_31_22;
wire ff_cache3_already_read_18;
wire ff_cache0_already_read_19;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n96_9;
wire n97_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire n5023_8;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s3 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s3.INIT=8'hCA;
  LUT3 n82_s4 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s4.INIT=8'hCA;
  LUT3 n83_s3 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s3.INIT=8'hCA;
  LUT3 n83_s4 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s4.INIT=8'hCA;
  LUT3 n84_s3 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s3.INIT=8'hCA;
  LUT3 n84_s4 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s4.INIT=8'hCA;
  LUT3 n85_s3 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s3.INIT=8'hCA;
  LUT3 n85_s4 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s4.INIT=8'hCA;
  LUT3 n86_s3 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s3.INIT=8'hCA;
  LUT3 n86_s4 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s4.INIT=8'hCA;
  LUT3 n87_s3 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s3.INIT=8'hCA;
  LUT3 n87_s4 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s4.INIT=8'hCA;
  LUT3 n88_s3 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s3.INIT=8'hCA;
  LUT3 n88_s4 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s4.INIT=8'hCA;
  LUT3 n89_s3 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s3.INIT=8'hCA;
  LUT3 n89_s4 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s4.INIT=8'hCA;
  LUT3 n90_s3 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s3.INIT=8'hCA;
  LUT3 n90_s4 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s4.INIT=8'hCA;
  LUT3 n91_s3 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s3.INIT=8'hCA;
  LUT3 n91_s4 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s4.INIT=8'hCA;
  LUT3 n92_s3 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s3.INIT=8'hCA;
  LUT3 n92_s4 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s4.INIT=8'hCA;
  LUT3 n93_s3 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s3.INIT=8'hCA;
  LUT3 n93_s4 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s4.INIT=8'hCA;
  LUT3 n94_s3 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s3.INIT=8'hCA;
  LUT3 n94_s4 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s4.INIT=8'hCA;
  LUT3 n95_s3 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s3.INIT=8'hCA;
  LUT3 n95_s4 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s4.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s3 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s3.INIT=8'hCA;
  LUT3 n98_s4 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s4.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s3 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s3.INIT=8'hCA;
  LUT3 n104_s4 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s4.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s3 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s3.INIT=8'hCA;
  LUT3 n127_s4 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s4.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s3 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s3.INIT=8'hCA;
  LUT3 n592_s4 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s4.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_24),
    .I2(n5851_12),
    .I3(n5851_26) 
);
defparam n5851_s6.INIT=16'h0007;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_38),
    .I1(n5852_36),
    .I2(n5852_12),
    .I3(n5852_13) 
);
defparam n5852_s6.INIT=16'h0305;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_27),
    .I1(n5853_25),
    .I2(n5853_12),
    .I3(n5852_13) 
);
defparam n5853_s6.INIT=16'h0305;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_27),
    .I1(n5854_25),
    .I2(n5854_12),
    .I3(n5852_13) 
);
defparam n5854_s6.INIT=16'h0305;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_27),
    .I1(n5855_25),
    .I2(n5855_12),
    .I3(n5852_13) 
);
defparam n5855_s6.INIT=16'h0305;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_24),
    .I1(n5856_22),
    .I2(n5856_12),
    .I3(n5852_13) 
);
defparam n5856_s6.INIT=16'h0305;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_24),
    .I1(n5857_22),
    .I2(n5857_12),
    .I3(n5852_13) 
);
defparam n5857_s6.INIT=16'h0305;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_27),
    .I1(n5858_25),
    .I2(n5858_12),
    .I3(n5852_13) 
);
defparam n5858_s6.INIT=16'h0305;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_24),
    .I1(n5859_22),
    .I2(n5859_12),
    .I3(n5852_13) 
);
defparam n5859_s6.INIT=16'h0305;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_24),
    .I1(n5860_22),
    .I2(n5860_12),
    .I3(n5852_13) 
);
defparam n5860_s6.INIT=16'h0305;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_27),
    .I1(n5861_25),
    .I2(n5861_12),
    .I3(n5852_13) 
);
defparam n5861_s6.INIT=16'h0305;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_27),
    .I1(n5862_25),
    .I2(n5862_12),
    .I3(n5852_13) 
);
defparam n5862_s6.INIT=16'h0305;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_24),
    .I1(n5863_22),
    .I2(n5863_12),
    .I3(n5852_13) 
);
defparam n5863_s6.INIT=16'h0305;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_24),
    .I1(n5864_22),
    .I2(n5864_12),
    .I3(n5852_13) 
);
defparam n5864_s6.INIT=16'h0305;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_24),
    .I1(n5865_22),
    .I2(n5865_12),
    .I3(n5852_13) 
);
defparam n5865_s6.INIT=16'h0305;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n5866_6),
    .I2(n96_9),
    .I3(n5866_7) 
);
defparam n5866_s1.INIT=16'hF011;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n5867_6),
    .I2(n97_9),
    .I3(n5866_7) 
);
defparam n5867_s1.INIT=16'hF011;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n5866_7),
    .I3(n5868_23) 
);
defparam n5868_s1.INIT=16'h00F1;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_21),
    .I1(n99_9),
    .I2(n5869_6),
    .I3(n5869_7) 
);
defparam n5869_s1.INIT=16'h000E;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_22),
    .I2(n5870_7),
    .I3(n5870_8) 
);
defparam n5870_s1.INIT=16'h0007;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5869_21),
    .I1(n101_9),
    .I2(n5871_5),
    .I3(n5871_6) 
);
defparam n5871_s1.INIT=16'h000E;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5869_21),
    .I1(n102_9),
    .I2(n5872_5),
    .I3(n5872_6) 
);
defparam n5872_s1.INIT=16'h000E;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5869_21),
    .I1(n103_9),
    .I2(n5873_5),
    .I3(n5873_6) 
);
defparam n5873_s1.INIT=16'h000E;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5874_6),
    .I2(n5866_7),
    .I3(n5874_21) 
);
defparam n5874_s1.INIT=16'h00F1;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5875_5),
    .I1(n5875_6),
    .I2(n105_9),
    .I3(n5866_7) 
);
defparam n5875_s1.INIT=16'hF011;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5869_21),
    .I1(n106_9),
    .I2(n5876_5),
    .I3(n5876_6) 
);
defparam n5876_s1.INIT=16'h000E;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n107_9),
    .I3(n5866_7) 
);
defparam n5877_s1.INIT=16'hF011;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n5878_6),
    .I2(n108_9),
    .I3(n5866_7) 
);
defparam n5878_s1.INIT=16'hF011;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n5879_6),
    .I2(n109_9),
    .I3(n5866_7) 
);
defparam n5879_s1.INIT=16'hF011;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5869_21),
    .I1(n110_9),
    .I2(n5880_5),
    .I3(n5880_6) 
);
defparam n5880_s1.INIT=16'h000E;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5869_21),
    .I1(n111_9),
    .I2(n5881_5),
    .I3(n5881_6) 
);
defparam n5881_s1.INIT=16'h000E;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5869_21),
    .I1(n112_9),
    .I2(n5882_5),
    .I3(n5882_6) 
);
defparam n5882_s1.INIT=16'h000E;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5883_5),
    .I1(n5883_6),
    .I2(n113_9),
    .I3(n5866_7) 
);
defparam n5883_s1.INIT=16'hF011;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n5884_6),
    .I2(n114_9),
    .I3(n5866_7) 
);
defparam n5884_s1.INIT=16'hF011;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5869_21),
    .I1(n115_9),
    .I2(n5885_5),
    .I3(n5885_6) 
);
defparam n5885_s1.INIT=16'h000E;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5869_21),
    .I1(n116_9),
    .I2(n5886_5),
    .I3(n5886_6) 
);
defparam n5886_s1.INIT=16'h000E;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5869_21),
    .I1(n117_9),
    .I2(n5887_5),
    .I3(n5887_6) 
);
defparam n5887_s1.INIT=16'h000E;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5869_21),
    .I1(n118_9),
    .I2(n5888_5),
    .I3(n5888_6) 
);
defparam n5888_s1.INIT=16'h000E;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5869_21),
    .I1(n119_9),
    .I2(n5889_5),
    .I3(n5889_6) 
);
defparam n5889_s1.INIT=16'h000E;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5869_21),
    .I1(n120_9),
    .I2(n5890_5),
    .I3(n5890_6) 
);
defparam n5890_s1.INIT=16'h000E;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n5891_6),
    .I2(n121_9),
    .I3(n5869_21) 
);
defparam n5891_s1.INIT=16'hEEF0;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5869_21),
    .I1(n122_9),
    .I2(n5892_5),
    .I3(n5892_6) 
);
defparam n5892_s1.INIT=16'h000E;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n123_9),
    .I3(n5866_7) 
);
defparam n5893_s1.INIT=16'hF011;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5869_21),
    .I1(n124_9),
    .I2(n5894_5),
    .I3(n5894_6) 
);
defparam n5894_s1.INIT=16'h000E;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5869_21),
    .I1(n125_9),
    .I2(n5895_5),
    .I3(n5895_6) 
);
defparam n5895_s1.INIT=16'h000E;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5869_21),
    .I1(n126_9),
    .I2(n5896_5),
    .I3(n5896_6) 
);
defparam n5896_s1.INIT=16'h000E;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5897_6),
    .I2(n5897_20),
    .I3(n5897_8) 
);
defparam n5897_s1.INIT=16'h000D;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5898_12),
    .I3(ff_priority[1]) 
);
defparam n5898_s6.INIT=16'h0503;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5899_12),
    .I3(ff_priority[1]) 
);
defparam n5899_s6.INIT=16'h0503;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5900_11),
    .I2(n5900_12),
    .I3(ff_priority[1]) 
);
defparam n5900_s6.INIT=16'h0503;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5901_11),
    .I2(n5901_12),
    .I3(ff_priority[1]) 
);
defparam n5901_s6.INIT=16'h0503;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_already_read_9),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_18),
    .I1(ff_cache2_already_read_10),
    .I2(ff_cache2_already_read_16) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_18),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hB000;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_22),
    .I2(n6693_24),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF40;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(n5851_24),
    .I1(ff_vram_wdata_31_8),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_10) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h0D00;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_31_14),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_23_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_15_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_7_13),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache1_address_16_17),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_address_16_s5.INIT=16'hFE00;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache2_already_read_18),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache3_address_16_17),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_address_16_s5.INIT=16'hF100;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_address_16_17),
    .I2(ff_cache3_data_31_15),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_address_16_17),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_address_16_17),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_address_16_17),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(ff_cache_vram_rdata_en_18),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hF800;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_en_10),
    .I2(n6693_24),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n6693_24),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache3_data_en_9),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_11),
    .I2(n5851_24),
    .I3(ff_flush_state_2_10) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_mask_2_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h1F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_25),
    .I1(ff_cache3_data_mask_3_21),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_25),
    .I1(ff_cache3_data_mask_2_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_25),
    .I1(ff_cache3_data_mask_1_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_25),
    .I1(ff_cache3_data_mask_0_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h1F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFF0E;
  LUT3 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_2_12),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_1_12),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_0_12),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_21) 
);
defparam ff_cache1_data_mask_0_s6.INIT=8'h10;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_20),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0D00;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_16) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0D00;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_13),
    .I2(n6411_10),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_12),
    .I1(n6695_13),
    .I2(w_command_vram_valid),
    .I3(ff_start) 
);
defparam n6695_s6.INIT=16'h0007;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(ff_priority[0]),
    .I1(n6694_13),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6694_s3.INIT=16'h0C05;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(n6693_15),
    .I2(ff_start),
    .I3(n6694_15) 
);
defparam n6693_s4.INIT=16'h0A0C;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5850_10),
    .I1(n5850_11),
    .I2(n5866_7),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5850_s4.INIT=16'h0C05;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT3 n5851_s7 (
    .F(n5851_10),
    .I0(n81_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5850_11) 
);
defparam n5851_s7.INIT=8'h53;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(n5851_14),
    .I1(n5851_15),
    .I2(n5851_16),
    .I3(n5851_17) 
);
defparam n5851_s9.INIT=16'h0100;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(n5852_14),
    .I1(n5852_15),
    .I2(n5852_32),
    .I3(n5852_17) 
);
defparam n5852_s9.INIT=16'h0100;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(n5852_18),
    .I1(n5852_19),
    .I2(n5866_7),
    .I3(n5852_30) 
);
defparam n5852_s10.INIT=16'h0F0E;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n5853_13),
    .I1(n5853_14),
    .I2(n5853_21),
    .I3(n5853_16) 
);
defparam n5853_s9.INIT=16'h0100;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5854_13),
    .I1(n5854_14),
    .I2(n5854_21),
    .I3(n5854_16) 
);
defparam n5854_s9.INIT=16'h0100;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(n5855_13),
    .I1(n5855_14),
    .I2(n5855_21),
    .I3(n5855_16) 
);
defparam n5855_s9.INIT=16'h0100;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(n5856_13),
    .I1(n5856_14),
    .I2(n5856_15),
    .I3(n5856_16) 
);
defparam n5856_s9.INIT=16'h0100;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(n5857_13),
    .I1(n5857_14),
    .I2(n5857_15),
    .I3(n5857_16) 
);
defparam n5857_s9.INIT=16'h0100;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(n5858_13),
    .I1(n5858_14),
    .I2(n5858_21),
    .I3(n5858_16) 
);
defparam n5858_s9.INIT=16'h0100;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n5859_13),
    .I1(n5859_14),
    .I2(n5859_15),
    .I3(n5859_16) 
);
defparam n5859_s9.INIT=16'h0100;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(n5860_13),
    .I1(n5860_14),
    .I2(n5860_15),
    .I3(n5860_16) 
);
defparam n5860_s9.INIT=16'h0100;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(n5861_13),
    .I1(n5861_14),
    .I2(n5861_21),
    .I3(n5861_16) 
);
defparam n5861_s9.INIT=16'h0100;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(n5862_13),
    .I1(n5862_14),
    .I2(n5862_21),
    .I3(n5862_16) 
);
defparam n5862_s9.INIT=16'h0100;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(n5863_13),
    .I1(n5863_14),
    .I2(n5863_15),
    .I3(n5863_16) 
);
defparam n5863_s9.INIT=16'h0100;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(n5864_13),
    .I1(n5864_14),
    .I2(n5864_15),
    .I3(n5864_16) 
);
defparam n5864_s9.INIT=16'h0100;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n5865_13),
    .I1(n5865_14),
    .I2(n5865_15),
    .I3(n5865_16) 
);
defparam n5865_s9.INIT=16'h0100;
  LUT4 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_8),
    .I1(n5866_9),
    .I2(n5866_10),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5866_s2.INIT=16'h0100;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_11),
    .I1(n6188_8),
    .I2(n5866_12),
    .I3(n5866_13) 
);
defparam n5866_s3.INIT=16'hB000;
  LUT2 n5866_s4 (
    .F(n5866_7),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5866_s4.INIT=4'h8;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_7),
    .I1(n5867_8),
    .I2(n5867_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5867_s2.INIT=16'h0100;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_10),
    .I1(n6188_8),
    .I2(n5867_11),
    .I3(n5867_12) 
);
defparam n5867_s3.INIT=16'h00B0;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_8),
    .I1(ff_flush_state[1]),
    .I2(n5868_9),
    .I3(n5868_10) 
);
defparam n5868_s2.INIT=16'h00E0;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_11),
    .I1(n5868_12),
    .I2(n5868_13),
    .I3(n5868_21) 
);
defparam n5868_s3.INIT=16'hF400;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_8),
    .I1(n5869_9),
    .I2(n5869_10),
    .I3(n5870_22) 
);
defparam n5869_s3.INIT=16'hFE00;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_11),
    .I1(n5869_12),
    .I2(n5869_13),
    .I3(n5869_14) 
);
defparam n5869_s4.INIT=16'h0100;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_9),
    .I1(n5870_20),
    .I2(ff_priority[1]),
    .I3(n5870_11) 
);
defparam n5870_s2.INIT=16'hC0AF;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(n5866_7),
    .I3(n100_9) 
);
defparam n5870_s4.INIT=16'h00F8;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(n5870_20),
    .I1(n6411_10),
    .I2(n5870_12),
    .I3(n5870_13) 
);
defparam n5870_s5.INIT=16'hB000;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(ff_cache_vram_write),
    .I1(n5851_24),
    .I2(n5871_7),
    .I3(n5871_8) 
);
defparam n5871_s2.INIT=16'h4000;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_9),
    .I1(n5871_10),
    .I2(n5871_11),
    .I3(n5871_21) 
);
defparam n5871_s3.INIT=16'h0100;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5866_7),
    .I1(n5872_17),
    .I2(n5872_8),
    .I3(n5872_9) 
);
defparam n5872_s2.INIT=16'h1000;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_10),
    .I1(ff_cache_vram_write),
    .I2(n5872_11),
    .I3(n5851_24) 
);
defparam n5872_s3.INIT=16'h0100;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5866_7),
    .I1(n5873_7),
    .I2(n5873_8),
    .I3(n5873_9) 
);
defparam n5873_s2.INIT=16'h1000;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_10),
    .I1(ff_cache_vram_write),
    .I2(n5873_11),
    .I3(n5851_24) 
);
defparam n5873_s3.INIT=16'h0100;
  LUT3 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_8),
    .I1(n5868_21),
    .I2(n5874_9) 
);
defparam n5874_s2.INIT=8'h80;
  LUT3 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_10),
    .I1(n5874_11),
    .I2(n5874_12) 
);
defparam n5874_s3.INIT=8'h40;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_7),
    .I1(n5875_8),
    .I2(n5875_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5875_s2.INIT=16'h0100;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_10),
    .I1(n6411_10),
    .I2(n5875_11),
    .I3(n5875_12) 
);
defparam n5875_s3.INIT=16'hB000;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n5876_8),
    .I2(n5876_9),
    .I3(n5870_22) 
);
defparam n5876_s2.INIT=16'hFE00;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_10),
    .I1(n5876_11),
    .I2(n5876_12),
    .I3(n5876_13) 
);
defparam n5876_s3.INIT=16'h0100;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_7),
    .I1(n5877_8),
    .I2(n5877_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5877_s2.INIT=16'h0100;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_10),
    .I1(n6188_8),
    .I2(n5877_11),
    .I3(n5877_12) 
);
defparam n5877_s3.INIT=16'hB000;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_7),
    .I1(n5878_8),
    .I2(n5878_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5878_s2.INIT=16'h0100;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_10),
    .I1(n6188_8),
    .I2(n5878_11),
    .I3(n5878_12) 
);
defparam n5878_s3.INIT=16'hB000;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_7),
    .I1(n5879_8),
    .I2(n5879_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5879_s2.INIT=16'h0100;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_10),
    .I1(n6188_8),
    .I2(n5879_11),
    .I3(n5879_12) 
);
defparam n5879_s3.INIT=16'hB000;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_7),
    .I1(n5880_8),
    .I2(n5880_9),
    .I3(n5870_22) 
);
defparam n5880_s2.INIT=16'h0100;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_10),
    .I1(ff_flush_state_2_12),
    .I2(n5880_11),
    .I3(n5880_12) 
);
defparam n5880_s3.INIT=16'h4000;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_7),
    .I1(n5881_8),
    .I2(n5881_9),
    .I3(n5870_22) 
);
defparam n5881_s2.INIT=16'hFE00;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_10),
    .I1(n5881_11),
    .I2(n5881_12),
    .I3(n5881_13) 
);
defparam n5881_s3.INIT=16'h1000;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_7),
    .I1(n5882_8),
    .I2(n5882_9),
    .I3(n5870_22) 
);
defparam n5882_s2.INIT=16'h0100;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_10),
    .I1(n5882_11),
    .I2(n5882_12),
    .I3(n5882_13) 
);
defparam n5882_s3.INIT=16'h1000;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_7),
    .I1(n5883_8),
    .I2(n5883_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5883_s2.INIT=16'h0100;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(n5883_10),
    .I1(n6411_10),
    .I2(n5883_11),
    .I3(n5883_12) 
);
defparam n5883_s3.INIT=16'hB000;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_7),
    .I1(n5884_8),
    .I2(n5884_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5884_s2.INIT=16'h0100;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_10),
    .I1(n6188_8),
    .I2(n5884_11),
    .I3(n5884_12) 
);
defparam n5884_s3.INIT=16'hB000;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_7),
    .I1(n5885_8),
    .I2(n5885_9),
    .I3(n5870_22) 
);
defparam n5885_s2.INIT=16'h0D00;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(ff_flush_state[0]),
    .I1(n5885_10),
    .I2(n5885_11),
    .I3(n5885_12) 
);
defparam n5885_s3.INIT=16'h0E00;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5866_7),
    .I1(n5886_17),
    .I2(n5886_8),
    .I3(n5886_9) 
);
defparam n5886_s2.INIT=16'h1000;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(ff_cache_vram_write),
    .I1(n5886_10),
    .I2(n5851_24),
    .I3(n5886_11) 
);
defparam n5886_s3.INIT=16'h4000;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(ff_cache_vram_write),
    .I1(n5851_24),
    .I2(n5887_7),
    .I3(n5887_8) 
);
defparam n5887_s2.INIT=16'h4000;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_9),
    .I1(n5887_10),
    .I2(n5887_11),
    .I3(n5887_12) 
);
defparam n5887_s3.INIT=16'h1000;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(ff_cache_vram_write),
    .I1(n5888_7),
    .I2(n5888_8),
    .I3(n5888_18) 
);
defparam n5888_s2.INIT=16'h1000;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_10),
    .I1(n5888_11),
    .I2(n5888_12),
    .I3(n5888_13) 
);
defparam n5888_s3.INIT=16'h1000;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5866_7),
    .I1(n5889_17),
    .I2(n5889_8),
    .I3(n5889_9) 
);
defparam n5889_s2.INIT=16'h1000;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(ff_cache_vram_write),
    .I1(n5889_10),
    .I2(n5851_24),
    .I3(n5889_11) 
);
defparam n5889_s3.INIT=16'h4000;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_7),
    .I1(n5890_8),
    .I2(n5890_9),
    .I3(n5890_10) 
);
defparam n5890_s2.INIT=16'h1000;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_11),
    .I1(n5890_12),
    .I2(ff_priority[1]),
    .I3(n5870_22) 
);
defparam n5890_s3.INIT=16'hCA00;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n5891_8),
    .I2(n5891_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5891_s2.INIT=16'h00BF;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(ff_priority[0]),
    .I1(n5891_10),
    .I2(n5891_11),
    .I3(n5868_21) 
);
defparam n5891_s3.INIT=16'h0D00;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5866_7),
    .I1(n5892_7),
    .I2(n5892_8),
    .I3(n5892_9) 
);
defparam n5892_s2.INIT=16'h1000;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_10),
    .I1(ff_cache_vram_write),
    .I2(n5892_11),
    .I3(n5851_24) 
);
defparam n5892_s3.INIT=16'h0100;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_7),
    .I1(n5893_8),
    .I2(n5893_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5893_s2.INIT=16'h0100;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_10),
    .I1(n6188_8),
    .I2(n5893_11),
    .I3(n5893_12) 
);
defparam n5893_s3.INIT=16'hB000;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_7),
    .I1(n5894_8),
    .I2(n5894_9),
    .I3(n5870_22) 
);
defparam n5894_s2.INIT=16'hF400;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(ff_cache1_data_en_10),
    .I1(n5894_10),
    .I2(n5894_11),
    .I3(n5894_12) 
);
defparam n5894_s3.INIT=16'hD000;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_7),
    .I1(n5895_8),
    .I2(n5895_9),
    .I3(n5870_22) 
);
defparam n5895_s2.INIT=16'hEF00;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_10),
    .I1(n5895_11),
    .I2(n5895_12),
    .I3(n5895_13) 
);
defparam n5895_s3.INIT=16'h1000;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_18),
    .I1(n5896_8),
    .I2(ff_priority[1]),
    .I3(n5896_9) 
);
defparam n5896_s2.INIT=16'hE300;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_10),
    .I1(n5896_11),
    .I2(n5896_12),
    .I3(n5896_13) 
);
defparam n5896_s3.INIT=16'h1000;
  LUT4 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_9),
    .I1(w_command_vram_wdata[0]),
    .I2(n5866_7),
    .I3(n5897_10) 
);
defparam n5897_s2.INIT=16'h0700;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_11),
    .I1(n5897_12),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5897_s3.INIT=16'h0A03;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_13),
    .I1(n5897_14),
    .I2(ff_priority[1]),
    .I3(n5870_22) 
);
defparam n5897_s5.INIT=16'hCA00;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5898_s7.INIT=16'h0503;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5898_s8.INIT=16'h0503;
  LUT4 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_15),
    .I1(n5898_16),
    .I2(n5898_17),
    .I3(n5898_18) 
);
defparam n5898_s9.INIT=16'h0100;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5899_s7.INIT=16'h0503;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5899_s8.INIT=16'h0503;
  LUT4 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_13),
    .I1(n5899_14),
    .I2(n5899_15),
    .I3(n5899_16) 
);
defparam n5899_s9.INIT=16'h1000;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5900_s7.INIT=16'h0503;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5900_s8.INIT=16'h0503;
  LUT4 n5900_s9 (
    .F(n5900_12),
    .I0(n5900_13),
    .I1(n5900_14),
    .I2(n5900_15),
    .I3(n5900_16) 
);
defparam n5900_s9.INIT=16'h0100;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(n5898_13),
    .I3(ff_priority[0]) 
);
defparam n5901_s7.INIT=16'h0503;
  LUT4 n5901_s8 (
    .F(n5901_11),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(n5898_14),
    .I3(ff_priority[0]) 
);
defparam n5901_s8.INIT=16'h0503;
  LUT4 n5901_s9 (
    .F(n5901_12),
    .I0(n5901_13),
    .I1(n5901_14),
    .I2(n5901_15),
    .I3(n5901_16) 
);
defparam n5901_s9.INIT=16'h0100;
  LUT4 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_already_read_s6.INIT=16'h1000;
  LUT2 ff_cache0_already_read_s7 (
    .F(ff_cache0_already_read_11),
    .I0(n6693_22),
    .I1(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache0_already_read_s7.INIT=4'h8;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(ff_cache1_data_en),
    .I1(ff_cache_vram_write),
    .I2(n18_3),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s5.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache1_already_read_s6.INIT=16'h8F00;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(n5643_10),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_already_read_s6.INIT=16'h0100;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_address_16_17),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache3_already_read_s6.INIT=16'h00F4;
  LUT3 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=8'h07;
  LUT3 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=8'h01;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(n5866_7) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h0001;
  LUT2 ff_flush_state_2_s5 (
    .F(ff_flush_state_2_10),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s5.INIT=4'h1;
  LUT4 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_16),
    .I1(n6693_20),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam n6693_s5.INIT=16'h0FEE;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n6693_20),
    .I2(ff_cache0_already_read_17),
    .I3(n5022_10) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h1000;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache0_address_15_14),
    .I2(ff_cache0_already_read_12),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s6.INIT=16'h007F;
  LUT4 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache0_address_15_15),
    .I1(ff_cache0_address_15_13),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache0_address_15_s7.INIT=16'h004F;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_address_15_13),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_address_16_s7.INIT=16'h4000;
  LUT4 ff_cache1_data_31_s6 (
    .F(ff_cache1_data_31_11),
    .I0(ff_cache1_data_31_20),
    .I1(n5640_9),
    .I2(ff_cache1_data_31_16),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s6.INIT=16'h0FBB;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_31_20),
    .I1(n5641_9),
    .I2(ff_cache1_data_23_14),
    .I3(n5284_7) 
);
defparam ff_cache1_data_23_s6.INIT=16'h0FBB;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_31_20),
    .I1(n5642_9),
    .I2(ff_cache1_data_15_14),
    .I3(n5284_7) 
);
defparam ff_cache1_data_15_s6.INIT=16'h0FBB;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_31_20),
    .I1(n5643_9),
    .I2(ff_cache1_data_7_14),
    .I3(n5284_7) 
);
defparam ff_cache1_data_7_s6.INIT=16'h0FBB;
  LUT3 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_13),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_address_16_14) 
);
defparam ff_cache2_address_16_s6.INIT=8'h07;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_cache1_already_read_11),
    .I1(n6693_14),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s7.INIT=16'h008F;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(w_cache2_hit),
    .I1(ff_cache3_address_16_13),
    .I2(ff_cache2_already_read_14),
    .I3(ff_cache3_address_16_14) 
);
defparam ff_cache3_address_16_s6.INIT=16'h00BF;
  LUT4 ff_cache3_data_31_s7 (
    .F(ff_cache3_data_31_12),
    .I0(w_cache2_hit),
    .I1(ff_cache2_already_read_14),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_data_31_s7.INIT=16'hF400;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_15),
    .I0(w_cache_vram_rdata_en),
    .I1(n6693_20),
    .I2(ff_cache2_address_16_12),
    .I3(n5851_24) 
);
defparam ff_vram_address_16_s11.INIT=16'hEF00;
  LUT4 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n5284_7),
    .I1(n6693_20),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_data_mask_2_17) 
);
defparam ff_cache0_data_en_s5.INIT=16'hBF00;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache1_data_en_11),
    .I2(ff_cache3_already_read_16),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00FE;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_already_read_18),
    .I3(ff_cache3_already_read_16) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6693_22),
    .I1(n6188_8),
    .I2(n6693_24) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(n6693_22),
    .I1(n6411_10),
    .I2(n6693_24) 
);
defparam ff_cache3_data_en_s4.INIT=8'hE0;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(n5284_7),
    .I1(n5641_9),
    .I2(n5625_9),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h00BF;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(n6693_22),
    .I1(n6409_11),
    .I2(ff_cache0_data_mask_2_15),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h0E00;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5284_7),
    .I1(n5642_9),
    .I2(n5625_9),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h00BF;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5284_7),
    .I1(n5643_9),
    .I2(n5625_9),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h00BF;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_address_16_14),
    .I1(ff_cache3_data_mask_3_23),
    .I2(n5284_7),
    .I3(ff_cache3_data_mask_3_27) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'hF100;
  LUT3 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(n6693_22),
    .I1(n6411_10),
    .I2(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache3_data_mask_3_s10.INIT=8'hE0;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5284_7),
    .I1(n5640_9),
    .I2(n5625_9),
    .I3(ff_cache2_address_16_12) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h00BF;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(n354_9),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_wdata_mask_3_7) 
);
defparam ff_vram_valid_s5.INIT=16'h3A00;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(n5870_22),
    .I2(w_command_vram_valid),
    .I3(ff_vram_address_16_15) 
);
defparam ff_vram_valid_s6.INIT=16'h000B;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(n5640_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_data_31_18),
    .I2(ff_cache1_data_mask_3_16),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h004F;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(n5641_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(n5642_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(n5643_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h0700;
  LUT3 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache2_data_mask_3_s8.INIT=8'h40;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_cache2_already_read_14),
    .I1(ff_cache2_address_16_14),
    .I2(n5284_7),
    .I3(ff_cache2_data_mask_3_24) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'hF100;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(n6693_22),
    .I1(n6188_8),
    .I2(ff_cache2_data_mask_3_22),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'h0E00;
  LUT3 n6411_s5 (
    .F(n6411_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s5.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT3 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_14),
    .I1(n6695_22),
    .I2(n6695_20) 
);
defparam n6695_s7.INIT=8'h8A;
  LUT4 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_17),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(n5866_7) 
);
defparam n6695_s8.INIT=16'h008F;
  LUT4 n6693_s8 (
    .F(n6693_14),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s8.INIT=16'hB0BB;
  LUT2 n6693_s9 (
    .F(n6693_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s9.INIT=4'h6;
  LUT4 n5850_s5 (
    .F(n5850_10),
    .I0(n6695_20),
    .I1(n6695_14),
    .I2(n6695_22),
    .I3(w_command_vram_write) 
);
defparam n5850_s5.INIT=16'h00F4;
  LUT3 n5850_s6 (
    .F(n5850_11),
    .I0(n5852_30),
    .I1(n5852_18),
    .I2(n5852_19) 
);
defparam n5850_s6.INIT=8'h01;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5643_s4.INIT=4'h1;
  LUT2 n5643_s5 (
    .F(n5643_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s5.INIT=4'h4;
  LUT2 n5642_s4 (
    .F(n5642_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5642_s4.INIT=4'h4;
  LUT2 n5641_s4 (
    .F(n5641_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5641_s4.INIT=4'h4;
  LUT2 n5640_s4 (
    .F(n5640_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5640_s4.INIT=4'h8;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s11 (
    .F(n5851_14),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5851_s11.INIT=16'hAC00;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5851_s12.INIT=16'hAC00;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5851_s13.INIT=16'hAC00;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(n5851_19),
    .I1(n6411_10),
    .I2(n5851_22),
    .I3(n5866_7) 
);
defparam n5851_s14.INIT=16'h000B;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5852_s11.INIT=16'hAC00;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5852_s12.INIT=16'hAC00;
  LUT3 n5852_s14 (
    .F(n5852_17),
    .I0(n6409_11),
    .I1(n5852_23),
    .I2(n5852_34) 
);
defparam n5852_s14.INIT=8'hD0;
  LUT4 n5852_s15 (
    .F(n5852_18),
    .I0(n5851_18),
    .I1(n5852_21),
    .I2(ff_priority[0]),
    .I3(n5852_25) 
);
defparam n5852_s15.INIT=16'h3500;
  LUT3 n5852_s16 (
    .F(n5852_19),
    .I0(n6693_14),
    .I1(ff_cache1_already_read_11),
    .I2(ff_cache_vram_write) 
);
defparam n5852_s16.INIT=8'h07;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5853_s10.INIT=16'hAC00;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5853_s11.INIT=16'hAC00;
  LUT3 n5853_s13 (
    .F(n5853_16),
    .I0(n6409_11),
    .I1(n5853_18),
    .I2(n5853_23) 
);
defparam n5853_s13.INIT=8'hD0;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5854_s10.INIT=16'hAC00;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache2_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5854_s11.INIT=16'hAC00;
  LUT3 n5854_s13 (
    .F(n5854_16),
    .I0(n6409_11),
    .I1(n5854_18),
    .I2(n5854_23) 
);
defparam n5854_s13.INIT=8'hD0;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5855_s10.INIT=16'hAC00;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache2_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5855_s11.INIT=16'hAC00;
  LUT3 n5855_s13 (
    .F(n5855_16),
    .I0(n6409_11),
    .I1(n5855_18),
    .I2(n5855_23) 
);
defparam n5855_s13.INIT=8'hD0;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5856_s10.INIT=16'hAC00;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5856_s11.INIT=16'hAC00;
  LUT4 n5856_s12 (
    .F(n5856_15),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5856_s12.INIT=16'hAC00;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(n5856_17),
    .I1(n6409_11),
    .I2(n5856_20),
    .I3(ff_flush_state_2_12) 
);
defparam n5856_s13.INIT=16'h0B00;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5857_s10.INIT=16'hAC00;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5857_s11.INIT=16'hAC00;
  LUT4 n5857_s12 (
    .F(n5857_15),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5857_s12.INIT=16'hAC00;
  LUT4 n5857_s13 (
    .F(n5857_16),
    .I0(n5857_17),
    .I1(n6409_11),
    .I2(n5857_20),
    .I3(ff_flush_state_2_12) 
);
defparam n5857_s13.INIT=16'h0B00;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5858_s10.INIT=16'hAC00;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5858_s11.INIT=16'hAC00;
  LUT3 n5858_s13 (
    .F(n5858_16),
    .I0(n6409_11),
    .I1(n5858_18),
    .I2(n5858_23) 
);
defparam n5858_s13.INIT=8'hD0;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5859_s10.INIT=16'hAC00;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5859_s11.INIT=16'hAC00;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5859_s12.INIT=16'hAC00;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(n5859_17),
    .I1(n6409_11),
    .I2(n5859_20),
    .I3(ff_flush_state_2_12) 
);
defparam n5859_s13.INIT=16'h0B00;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5860_s10.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5860_s12.INIT=16'hAC00;
  LUT4 n5860_s13 (
    .F(n5860_16),
    .I0(n5860_17),
    .I1(n6411_13),
    .I2(n5860_20),
    .I3(ff_flush_state_2_12) 
);
defparam n5860_s13.INIT=16'h0B00;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5861_s10.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5861_s11.INIT=16'hAC00;
  LUT3 n5861_s13 (
    .F(n5861_16),
    .I0(n6409_11),
    .I1(n5861_18),
    .I2(n5861_23) 
);
defparam n5861_s13.INIT=8'hD0;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5862_s10.INIT=16'hAC00;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5862_s11.INIT=16'hAC00;
  LUT3 n5862_s13 (
    .F(n5862_16),
    .I0(n6409_11),
    .I1(n5862_18),
    .I2(n5862_23) 
);
defparam n5862_s13.INIT=8'hD0;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5863_s10.INIT=16'hAC00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5863_s11.INIT=16'hAC00;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5863_s12.INIT=16'hAC00;
  LUT4 n5863_s13 (
    .F(n5863_16),
    .I0(n5863_17),
    .I1(n6409_11),
    .I2(n5863_20),
    .I3(ff_flush_state_2_12) 
);
defparam n5863_s13.INIT=16'h0B00;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5864_s10.INIT=16'hAC00;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5864_s11.INIT=16'hAC00;
  LUT4 n5864_s12 (
    .F(n5864_15),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5864_s12.INIT=16'hAC00;
  LUT4 n5864_s13 (
    .F(n5864_16),
    .I0(n5864_17),
    .I1(n6409_11),
    .I2(n5864_20),
    .I3(ff_flush_state_2_12) 
);
defparam n5864_s13.INIT=16'h0B00;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5865_s10.INIT=16'hAC00;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5865_s11.INIT=16'hAC00;
  LUT4 n5865_s12 (
    .F(n5865_15),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5865_s12.INIT=16'hAC00;
  LUT4 n5865_s13 (
    .F(n5865_16),
    .I0(n5865_17),
    .I1(n6409_11),
    .I2(n5865_20),
    .I3(ff_flush_state_2_12) 
);
defparam n5865_s13.INIT=16'h0B00;
  LUT2 n5866_s5 (
    .F(n5866_8),
    .I0(ff_cache_vram_write),
    .I1(n96_9) 
);
defparam n5866_s5.INIT=4'h8;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_14),
    .I1(n5866_15),
    .I2(ff_priority[0]),
    .I3(n5852_28) 
);
defparam n5866_s6.INIT=16'h3500;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(n5866_11),
    .I1(n5866_16),
    .I2(ff_priority[0]),
    .I3(n5852_25) 
);
defparam n5866_s7.INIT=16'h3500;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s8.INIT=16'h3533;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(n5866_15),
    .I1(w_command_vram_wdata[31]),
    .I2(n5897_9),
    .I3(ff_cache1_data_en_10) 
);
defparam n5866_s9.INIT=16'h0A3F;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(n6411_10),
    .I1(n5866_16),
    .I2(n6409_11),
    .I3(n5866_14) 
);
defparam n5866_s10.INIT=16'hDD0D;
  LUT2 n5867_s4 (
    .F(n5867_7),
    .I0(ff_cache_vram_write),
    .I1(n97_9) 
);
defparam n5867_s4.INIT=4'h8;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_13),
    .I1(n5867_14),
    .I2(ff_priority[0]),
    .I3(n5852_28) 
);
defparam n5867_s5.INIT=16'h3500;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(n5867_10),
    .I1(n5867_15),
    .I2(ff_priority[0]),
    .I3(n5852_25) 
);
defparam n5867_s6.INIT=16'h3500;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s7.INIT=16'h3533;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n6411_10),
    .I1(n5867_15),
    .I2(n6409_11),
    .I3(n5867_13) 
);
defparam n5867_s8.INIT=16'hDD0D;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(n5867_14),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_data_en_10),
    .I3(n5897_9) 
);
defparam n5867_s9.INIT=16'hFC50;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_15),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(n5868_16) 
);
defparam n5868_s5.INIT=16'hBCB0;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(n5851_18),
    .I1(n5868_17),
    .I2(n6188_8),
    .I3(w_command_vram_wdata[29]) 
);
defparam n5868_s6.INIT=16'h2CDC;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5868_s7.INIT=16'hAC00;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(n5851_18),
    .I1(n5852_21),
    .I2(ff_priority[0]),
    .I3(w_command_vram_wdata[29]) 
);
defparam n5868_s8.INIT=16'h3500;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(n5868_18),
    .I1(n5852_21),
    .I2(n5868_19),
    .I3(ff_priority[1]) 
);
defparam n5868_s9.INIT=16'h0700;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(n5868_15),
    .I1(n5868_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s10.INIT=16'h0C0A;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_already_read_12) 
);
defparam n5869_s5.INIT=16'h5300;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_18),
    .I3(ff_cache2_already_read_12) 
);
defparam n5869_s6.INIT=16'h5300;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_15),
    .I1(n5869_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s7.INIT=16'hCA00;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5869_s8.INIT=16'hAC00;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5869_s9.INIT=16'hAC00;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5869_s10.INIT=16'hAC00;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(n5869_15),
    .I1(n6411_13),
    .I2(n5866_7),
    .I3(n5869_19) 
);
defparam n5869_s11.INIT=16'h000B;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s6.INIT=16'h3533;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_14),
    .I1(n5870_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s8.INIT=16'hF503;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(n5870_14),
    .I1(n6411_13),
    .I2(n6409_11),
    .I3(n5870_15) 
);
defparam n5870_s9.INIT=16'hBB0B;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(n5870_9),
    .I1(n6188_8),
    .I2(n5870_18),
    .I3(n5866_7) 
);
defparam n5870_s10.INIT=16'h000B;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(ff_cache3_address_16_15),
    .I1(n5871_13),
    .I2(n5871_14),
    .I3(ff_cache0_already_read_12) 
);
defparam n5871_s4.INIT=16'h0DDD;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_15),
    .I1(n5871_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5871_s5.INIT=16'hFA3F;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(n5871_15),
    .I1(n6411_11),
    .I2(n5871_19),
    .I3(ff_cache1_data_en_10) 
);
defparam n5871_s6.INIT=16'h7770;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5871_s7.INIT=16'hAC00;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5871_s8.INIT=16'hAC00;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(n6188_8),
    .I1(n5872_12),
    .I2(n6409_11),
    .I3(n5872_13) 
);
defparam n5872_s5.INIT=16'hDD0D;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(n6411_10),
    .I1(n5872_14),
    .I2(n6411_13),
    .I3(n5872_15) 
);
defparam n5872_s6.INIT=16'hDD0D;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_15),
    .I1(n5872_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5872_s7.INIT=16'h3500;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_13),
    .I1(n5872_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s8.INIT=16'h0305;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5873_s4.INIT=16'hAC00;
  LUT3 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_12),
    .I1(n6188_8),
    .I2(n5873_18) 
);
defparam n5873_s5.INIT=8'h0B;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(n5873_14),
    .I1(n6411_13),
    .I2(n6409_11),
    .I3(n5873_15) 
);
defparam n5873_s6.INIT=16'hBB0B;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_15),
    .I1(n5873_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s7.INIT=16'h0305;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_12),
    .I1(n5873_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s8.INIT=16'hC500;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_13),
    .I1(n5874_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s5.INIT=16'hFACF;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(n5874_15),
    .I1(n5874_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5874_s6.INIT=16'hAFF3;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5874_s7.INIT=16'hAC00;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(n6411_10),
    .I1(n5874_15),
    .I2(n6411_13),
    .I3(n5874_14) 
);
defparam n5874_s8.INIT=16'hDD0D;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(n6188_8),
    .I1(n5874_13),
    .I2(n5874_19),
    .I3(n5897_9) 
);
defparam n5874_s9.INIT=16'hD0DD;
  LUT2 n5875_s4 (
    .F(n5875_7),
    .I0(ff_cache_vram_write),
    .I1(n105_9) 
);
defparam n5875_s4.INIT=4'h8;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(n5875_13),
    .I1(n5875_10),
    .I2(ff_priority[0]),
    .I3(n5852_25) 
);
defparam n5875_s5.INIT=16'h3500;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(n5875_14),
    .I1(n5875_15),
    .I2(ff_priority[0]),
    .I3(n5852_28) 
);
defparam n5875_s6.INIT=16'h3500;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s7.INIT=16'h3533;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_13),
    .I1(n6188_8),
    .I2(n6409_11),
    .I3(n5875_14) 
);
defparam n5875_s8.INIT=16'hBB0B;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(n5875_15),
    .I1(ff_flush_state[2]),
    .I2(n5875_17),
    .I3(ff_flush_state[1]) 
);
defparam n5875_s9.INIT=16'hF38F;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5852_21),
    .I3(ff_cache3_address_16_15) 
);
defparam n5876_s4.INIT=16'h5300;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5876_s5.INIT=16'h5300;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(n5876_14),
    .I1(n5876_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s6.INIT=16'h030A;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5876_s7.INIT=16'hAC00;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5876_s8.INIT=16'hAC00;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5876_s9.INIT=16'hAC00;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(n5876_14),
    .I1(n6409_11),
    .I2(n5866_7),
    .I3(n5876_18) 
);
defparam n5876_s10.INIT=16'h000B;
  LUT2 n5877_s4 (
    .F(n5877_7),
    .I0(ff_cache_vram_write),
    .I1(n107_9) 
);
defparam n5877_s4.INIT=4'h8;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(n5877_13),
    .I1(n5877_14),
    .I2(ff_priority[0]),
    .I3(n5852_28) 
);
defparam n5877_s5.INIT=16'h3500;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(n5877_10),
    .I1(n5877_15),
    .I2(ff_priority[0]),
    .I3(n5852_25) 
);
defparam n5877_s6.INIT=16'h3500;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s7.INIT=16'h3533;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_14),
    .I1(w_command_vram_wdata[20]),
    .I2(n5897_9),
    .I3(ff_cache1_data_en_10) 
);
defparam n5877_s8.INIT=16'h0A3F;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(n6411_10),
    .I1(n5877_15),
    .I2(n6409_11),
    .I3(n5877_13) 
);
defparam n5877_s9.INIT=16'hDD0D;
  LUT2 n5878_s4 (
    .F(n5878_7),
    .I0(ff_cache_vram_write),
    .I1(n108_9) 
);
defparam n5878_s4.INIT=4'h8;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(n5878_10),
    .I1(n5878_13),
    .I2(ff_priority[0]),
    .I3(n5852_25) 
);
defparam n5878_s5.INIT=16'h3500;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(n5878_14),
    .I1(n5878_15),
    .I2(ff_priority[0]),
    .I3(n5852_28) 
);
defparam n5878_s6.INIT=16'h3500;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s7.INIT=16'h3533;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(n5878_13),
    .I1(n6411_10),
    .I2(n6409_11),
    .I3(n5878_14) 
);
defparam n5878_s8.INIT=16'hBB0B;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(n5878_15),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(n5878_16) 
);
defparam n5878_s9.INIT=16'h3FF8;
  LUT2 n5879_s4 (
    .F(n5879_7),
    .I0(ff_cache_vram_write),
    .I1(n109_9) 
);
defparam n5879_s4.INIT=4'h8;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_10),
    .I1(n5879_13),
    .I2(ff_priority[0]),
    .I3(n5852_25) 
);
defparam n5879_s5.INIT=16'h3500;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_14),
    .I1(n5879_15),
    .I2(ff_priority[0]),
    .I3(n5852_28) 
);
defparam n5879_s6.INIT=16'h3500;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s7.INIT=16'h3533;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(n5879_13),
    .I1(n6411_10),
    .I2(n6409_11),
    .I3(n5879_14) 
);
defparam n5879_s8.INIT=16'hBB0B;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(n5879_15),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(n5879_16) 
);
defparam n5879_s9.INIT=16'h3FF8;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(n5880_13),
    .I1(n5880_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s4.INIT=16'h0305;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_18),
    .I3(ff_cache2_already_read_12) 
);
defparam n5880_s5.INIT=16'hAC00;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5852_21),
    .I3(ff_cache3_address_16_15) 
);
defparam n5880_s6.INIT=16'hAC00;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5880_s7.INIT=16'hAC00;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(n6409_11),
    .I1(n5880_13),
    .I2(n5880_15),
    .I3(n6411_10) 
);
defparam n5880_s8.INIT=16'h0DDD;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(n6411_13),
    .I1(n5880_14),
    .I2(n5897_9),
    .I3(w_command_vram_wdata[17]) 
);
defparam n5880_s9.INIT=16'h0DDD;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_already_read_12) 
);
defparam n5881_s4.INIT=16'h5300;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5881_s5.INIT=16'h5300;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(n5881_14),
    .I1(n5881_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5881_s6.INIT=16'hA300;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5881_s7.INIT=16'hAC00;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5881_s8.INIT=16'hAC00;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(n6411_10),
    .I1(n5881_14),
    .I2(n5897_9),
    .I3(w_command_vram_wdata[16]) 
);
defparam n5881_s9.INIT=16'h0DDD;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_flush_state[2]),
    .I1(n5881_16),
    .I2(ff_cache1_data_en_10),
    .I3(n5866_7) 
);
defparam n5881_s10.INIT=16'h002F;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_14),
    .I1(n5882_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s4.INIT=16'h3500;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_18),
    .I3(ff_cache2_already_read_12) 
);
defparam n5882_s5.INIT=16'hAC00;
  LUT4 n5882_s6 (
    .F(n5882_9),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_already_read_12) 
);
defparam n5882_s6.INIT=16'hAC00;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5882_s7.INIT=16'hAC00;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5882_s8.INIT=16'hAC00;
  LUT4 n5882_s9 (
    .F(n5882_12),
    .I0(n6411_10),
    .I1(n5882_15),
    .I2(n6411_13),
    .I3(n5882_14) 
);
defparam n5882_s9.INIT=16'hDD0D;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[15]),
    .I2(n5897_9),
    .I3(n5866_7) 
);
defparam n5882_s10.INIT=16'h001F;
  LUT2 n5883_s4 (
    .F(n5883_7),
    .I0(ff_cache_vram_write),
    .I1(n113_9) 
);
defparam n5883_s4.INIT=4'h8;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_13),
    .I1(n5883_10),
    .I2(ff_priority[0]),
    .I3(n5852_25) 
);
defparam n5883_s5.INIT=16'h3500;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(n5883_14),
    .I1(n5883_15),
    .I2(ff_priority[0]),
    .I3(n5852_28) 
);
defparam n5883_s6.INIT=16'h3500;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s7.INIT=16'h3533;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_13),
    .I1(n6188_8),
    .I2(n6409_11),
    .I3(n5883_14) 
);
defparam n5883_s8.INIT=16'hBB0B;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(n5883_15),
    .I1(ff_flush_state[2]),
    .I2(n5883_16),
    .I3(ff_flush_state[1]) 
);
defparam n5883_s9.INIT=16'hF38F;
  LUT2 n5884_s4 (
    .F(n5884_7),
    .I0(ff_cache_vram_write),
    .I1(n114_9) 
);
defparam n5884_s4.INIT=4'h8;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(n5884_10),
    .I1(n5884_13),
    .I2(ff_priority[0]),
    .I3(n5852_25) 
);
defparam n5884_s5.INIT=16'h3500;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(n5884_14),
    .I1(n5884_15),
    .I2(ff_priority[0]),
    .I3(n5852_28) 
);
defparam n5884_s6.INIT=16'h3500;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s7.INIT=16'h3533;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(n5884_13),
    .I1(n6411_10),
    .I2(n6409_11),
    .I3(n5884_14) 
);
defparam n5884_s8.INIT=16'hBB0B;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(n5884_15),
    .I1(ff_flush_state[2]),
    .I2(n5884_16),
    .I3(ff_flush_state[1]) 
);
defparam n5884_s9.INIT=16'hF38F;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_13),
    .I1(n5885_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5885_s4.INIT=16'hF503;
  LUT2 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_15),
    .I1(ff_priority[1]) 
);
defparam n5885_s5.INIT=4'h8;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5851_18),
    .I3(ff_cache2_already_read_12) 
);
defparam n5885_s6.INIT=16'hAC00;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(n5885_15),
    .I1(n5885_13),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5885_s7.INIT=16'hFCA0;
  LUT4 n5885_s8 (
    .F(n5885_11),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5885_s8.INIT=16'hAC00;
  LUT4 n5885_s9 (
    .F(n5885_12),
    .I0(n5885_14),
    .I1(n6409_11),
    .I2(n5885_18),
    .I3(n5866_7) 
);
defparam n5885_s9.INIT=16'h000B;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n6411_13),
    .I1(n5886_12),
    .I2(n6188_8),
    .I3(n5886_13) 
);
defparam n5886_s5.INIT=16'hDD0D;
  LUT4 n5886_s6 (
    .F(n5886_9),
    .I0(n6411_10),
    .I1(n5886_14),
    .I2(n6409_11),
    .I3(n5886_15) 
);
defparam n5886_s6.INIT=16'hDD0D;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(n5886_15),
    .I1(n5886_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s7.INIT=16'hCFFA;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_13),
    .I1(n5886_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s8.INIT=16'hFACF;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(ff_cache1_already_read_12),
    .I1(n5887_13),
    .I2(n5887_14),
    .I3(ff_cache2_already_read_12) 
);
defparam n5887_s4.INIT=16'h0DDD;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_15),
    .I1(n5887_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5887_s5.INIT=16'hCFFA;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5887_s6.INIT=16'hAC00;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5887_s7.INIT=16'hAC00;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(n5887_13),
    .I1(n6411_13),
    .I2(n6409_11),
    .I3(n5887_15) 
);
defparam n5887_s8.INIT=16'hBB0B;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[10]),
    .I2(n5897_9),
    .I3(n5866_7) 
);
defparam n5887_s9.INIT=16'h001F;
  LUT4 n5888_s4 (
    .F(n5888_7),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5852_21),
    .I3(ff_cache3_address_16_15) 
);
defparam n5888_s4.INIT=16'hAC00;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_14),
    .I1(n5888_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5888_s5.INIT=16'hFA3F;
  LUT4 n5888_s7 (
    .F(n5888_10),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5888_s7.INIT=16'hAC00;
  LUT4 n5888_s8 (
    .F(n5888_11),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5888_s8.INIT=16'hAC00;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(n5888_14),
    .I1(n6411_13),
    .I2(n6409_11),
    .I3(n5888_16) 
);
defparam n5888_s9.INIT=16'hBB0B;
  LUT4 n5888_s10 (
    .F(n5888_13),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[9]),
    .I2(n5897_9),
    .I3(n5866_7) 
);
defparam n5888_s10.INIT=16'h001F;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(n6411_13),
    .I1(n5889_12),
    .I2(n6188_8),
    .I3(n5889_13) 
);
defparam n5889_s5.INIT=16'hDD0D;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(n5889_14),
    .I1(n6411_10),
    .I2(n6409_11),
    .I3(n5889_15) 
);
defparam n5889_s6.INIT=16'hBB0B;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_15),
    .I1(n5889_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5889_s7.INIT=16'hCFFA;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_13),
    .I1(n5889_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5889_s8.INIT=16'hFACF;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_13),
    .I1(ff_cache0_data[7]),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5890_s4.INIT=16'h4000;
  LUT4 n5890_s5 (
    .F(n5890_8),
    .I0(ff_cache1_address_16_14),
    .I1(ff_cache1_data_en_10),
    .I2(n5890_14),
    .I3(w_command_vram_wdata[7]) 
);
defparam n5890_s5.INIT=16'h4F00;
  LUT4 n5890_s6 (
    .F(n5890_9),
    .I0(n5890_15),
    .I1(n6411_10),
    .I2(n6188_8),
    .I3(n5890_16) 
);
defparam n5890_s6.INIT=16'hBB0B;
  LUT4 n5890_s7 (
    .F(n5890_10),
    .I0(ff_cache1_address_16_14),
    .I1(ff_cache1_data_en_10),
    .I2(ff_cache1_data[7]),
    .I3(ff_flush_state_2_12) 
);
defparam n5890_s7.INIT=16'h7F00;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(n5890_17),
    .I1(ff_cache0_data[7]),
    .I2(n5890_18),
    .I3(n5852_26) 
);
defparam n5890_s8.INIT=16'h0305;
  LUT3 n5890_s9 (
    .F(n5890_12),
    .I0(n5890_16),
    .I1(n5890_15),
    .I2(ff_priority[0]) 
);
defparam n5890_s9.INIT=8'hCA;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5891_s4.INIT=16'hAC00;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n6411_10),
    .I1(n5891_12),
    .I2(n6411_13),
    .I3(n5891_13) 
);
defparam n5891_s5.INIT=16'hDD0D;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(n6409_11),
    .I1(n5891_14),
    .I2(n5897_9),
    .I3(w_command_vram_wdata[6]) 
);
defparam n5891_s6.INIT=16'h0DDD;
  LUT3 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_13),
    .I1(n5891_12),
    .I2(ff_priority[1]) 
);
defparam n5891_s7.INIT=8'h35;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(n5891_14),
    .I1(n5891_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s8.INIT=16'h030A;
  LUT4 n5892_s4 (
    .F(n5892_7),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5892_s4.INIT=16'hAC00;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_12),
    .I1(n6411_13),
    .I2(n6409_11),
    .I3(n5892_13) 
);
defparam n5892_s5.INIT=16'hBB0B;
  LUT3 n5892_s6 (
    .F(n5892_9),
    .I0(n5892_14),
    .I1(n6188_8),
    .I2(n5892_18) 
);
defparam n5892_s6.INIT=8'h0B;
  LUT4 n5892_s7 (
    .F(n5892_10),
    .I0(n5892_13),
    .I1(n5892_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5892_s7.INIT=16'h0305;
  LUT4 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_14),
    .I1(n5892_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5892_s8.INIT=16'hC500;
  LUT2 n5893_s4 (
    .F(n5893_7),
    .I0(ff_cache_vram_write),
    .I1(n123_9) 
);
defparam n5893_s4.INIT=4'h8;
  LUT4 n5893_s5 (
    .F(n5893_8),
    .I0(n5893_10),
    .I1(n5893_13),
    .I2(ff_priority[0]),
    .I3(n5852_25) 
);
defparam n5893_s5.INIT=16'h3500;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(n5893_14),
    .I1(n5893_15),
    .I2(ff_priority[0]),
    .I3(n5852_28) 
);
defparam n5893_s6.INIT=16'h3500;
  LUT4 n5893_s7 (
    .F(n5893_10),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s7.INIT=16'h3533;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(n5893_13),
    .I1(n6411_10),
    .I2(n6409_11),
    .I3(n5893_14) 
);
defparam n5893_s8.INIT=16'hBB0B;
  LUT4 n5893_s9 (
    .F(n5893_12),
    .I0(n5893_15),
    .I1(ff_flush_state[1]),
    .I2(n5893_16),
    .I3(ff_flush_state[2]) 
);
defparam n5893_s9.INIT=16'h3E8F;
  LUT3 n5894_s4 (
    .F(n5894_7),
    .I0(n5852_26),
    .I1(n5852_27),
    .I2(w_command_vram_wdata[3]) 
);
defparam n5894_s4.INIT=8'h10;
  LUT4 n5894_s5 (
    .F(n5894_8),
    .I0(n5852_26),
    .I1(ff_cache0_data[3]),
    .I2(ff_priority[1]),
    .I3(n5894_13) 
);
defparam n5894_s5.INIT=16'h0007;
  LUT4 n5894_s6 (
    .F(n5894_9),
    .I0(n5894_14),
    .I1(n5894_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5894_s6.INIT=16'hCA00;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_flush_state[2]) 
);
defparam n5894_s7.INIT=16'h5300;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(n6188_8),
    .I1(n5894_14),
    .I2(n5890_14),
    .I3(w_command_vram_wdata[3]) 
);
defparam n5894_s8.INIT=16'hD0DD;
  LUT4 n5894_s9 (
    .F(n5894_12),
    .I0(n5894_15),
    .I1(n6411_10),
    .I2(n5894_16),
    .I3(n5866_7) 
);
defparam n5894_s9.INIT=16'h000B;
  LUT4 n5895_s4 (
    .F(n5895_7),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_cache0_already_read_12) 
);
defparam n5895_s4.INIT=16'h5300;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5852_21),
    .I3(ff_cache3_address_16_15) 
);
defparam n5895_s5.INIT=16'h5300;
  LUT4 n5895_s6 (
    .F(n5895_9),
    .I0(n5895_14),
    .I1(n5895_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s6.INIT=16'hF53F;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5895_s7.INIT=16'hAC00;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5895_s8.INIT=16'hAC00;
  LUT4 n5895_s9 (
    .F(n5895_12),
    .I0(n6411_13),
    .I1(n5895_15),
    .I2(n6188_8),
    .I3(n5895_14) 
);
defparam n5895_s9.INIT=16'hDD0D;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[2]),
    .I2(n5897_9),
    .I3(n5866_7) 
);
defparam n5895_s10.INIT=16'h001F;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(n5896_14),
    .I1(n5896_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s5.INIT=16'hF503;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(ff_cache3_address_16_15),
    .I1(n5896_16),
    .I2(ff_cache_vram_write),
    .I3(n5851_24) 
);
defparam n5896_s6.INIT=16'h0D00;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5896_s7.INIT=16'hAC00;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5896_s8.INIT=16'hAC00;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(n5896_14),
    .I1(n6411_13),
    .I2(n6409_11),
    .I3(n5896_15) 
);
defparam n5896_s9.INIT=16'hBB0B;
  LUT4 n5896_s10 (
    .F(n5896_13),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[1]),
    .I2(n5897_9),
    .I3(n5866_7) 
);
defparam n5896_s10.INIT=16'h001F;
  LUT2 n5897_s6 (
    .F(n5897_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5897_s6.INIT=4'h9;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(n6411_10),
    .I1(n5897_15),
    .I2(n6188_8),
    .I3(n5897_16) 
);
defparam n5897_s7.INIT=16'hDD0D;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache0_address_15_14),
    .I3(ff_flush_state[2]) 
);
defparam n5897_s8.INIT=16'hAC00;
  LUT4 n5897_s9 (
    .F(n5897_12),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_16_14),
    .I3(ff_flush_state[2]) 
);
defparam n5897_s9.INIT=16'h5300;
  LUT4 n5897_s10 (
    .F(n5897_13),
    .I0(n5897_17),
    .I1(ff_cache0_data[0]),
    .I2(n5897_18),
    .I3(n5852_26) 
);
defparam n5897_s10.INIT=16'h0305;
  LUT3 n5897_s11 (
    .F(n5897_14),
    .I0(n5897_16),
    .I1(n5897_15),
    .I2(ff_priority[0]) 
);
defparam n5897_s11.INIT=8'hCA;
  LUT4 n5898_s10 (
    .F(n5898_13),
    .I0(n5898_19),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache0_address_15_13),
    .I3(n5869_21) 
);
defparam n5898_s10.INIT=16'h7F00;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(n5898_20),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache0_address_15_13),
    .I3(n5869_21) 
);
defparam n5898_s11.INIT=16'h7F00;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(ff_cache3_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5898_s12.INIT=16'hAC00;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5898_s13.INIT=16'hAC00;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5898_s14.INIT=16'hCA00;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(n5898_21),
    .I1(n6188_8),
    .I2(n5898_24),
    .I3(n5866_7) 
);
defparam n5898_s15.INIT=16'h000B;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5899_s10.INIT=16'hAC00;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5899_s11.INIT=16'hAC00;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache0_address_15_14),
    .I1(n5899_20),
    .I2(n5899_18),
    .I3(n6188_8) 
);
defparam n5899_s12.INIT=16'h7077;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5890_14),
    .I3(n5866_7) 
);
defparam n5899_s13.INIT=16'h00F1;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5900_s10.INIT=16'hAC00;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5852_21),
    .I3(n6411_10) 
);
defparam n5900_s11.INIT=16'hAC00;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5900_s12.INIT=16'hAC00;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(n5900_17),
    .I1(n6409_11),
    .I2(n5866_7),
    .I3(n5900_20) 
);
defparam n5900_s13.INIT=16'h000B;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache1_address_16_14),
    .I3(n6411_13) 
);
defparam n5901_s10.INIT=16'hAC00;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n5901_s11.INIT=16'hAC00;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache0_address_15_14),
    .I3(n6409_11) 
);
defparam n5901_s12.INIT=16'hCA00;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(n5901_17),
    .I1(n6411_10),
    .I2(n5901_20),
    .I3(n5866_7) 
);
defparam n5901_s13.INIT=16'h000B;
  LUT2 ff_cache0_already_read_s8 (
    .F(ff_cache0_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s8.INIT=4'h1;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s7.INIT=16'hB0BB;
  LUT2 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s9.INIT=4'h8;
  LUT2 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_14),
    .I0(ff_cache_vram_write),
    .I1(n6693_14) 
);
defparam ff_cache2_already_read_s10.INIT=4'h8;
  LUT3 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(ff_cache1_already_read_11),
    .I2(ff_cache_vram_rdata_en_13) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=8'h0D;
  LUT4 n6693_s10 (
    .F(n6693_16),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(ff_cache_vram_rdata_en_13),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_address_15_13) 
);
defparam n6693_s10.INIT=16'h0FFE;
  LUT2 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(ff_cache1_already_read_11),
    .I1(n6693_14) 
);
defparam ff_cache0_address_15_s8.INIT=4'h8;
  LUT2 ff_cache0_address_15_s9 (
    .F(ff_cache0_address_15_14),
    .I0(n5890_13),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s9.INIT=4'h4;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_15),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_already_read_12),
    .I2(n6693_18),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s10.INIT=16'h7F00;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_15),
    .I1(ff_cache0_already_read_17),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache1_already_read_12),
    .I1(n6693_18),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s8.INIT=16'h8F00;
  LUT2 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_14),
    .I0(ff_cache1_address_16_15),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache1_address_16_s9.INIT=4'h4;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_16_s8.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_address_15_13),
    .I2(n5851_18),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s9.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(n69_3),
    .I1(ff_cache3_address_16_15),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_14) 
);
defparam ff_cache3_address_16_s8.INIT=16'h8F00;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_address_15_13),
    .I2(n5852_21),
    .I3(ff_cache3_address_16_15) 
);
defparam ff_cache3_address_16_s9.INIT=16'h4000;
  LUT2 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_16_s10.INIT=4'h8;
  LUT4 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_already_read_14),
    .I2(ff_cache3_data_en),
    .I3(n69_3) 
);
defparam ff_cache3_data_31_s8.INIT=16'h7303;
  LUT4 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(ff_cache0_data_en),
    .I3(n5284_7) 
);
defparam ff_cache1_data_en_s6.INIT=16'h770F;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(n18_3),
    .I1(ff_cache0_address_15_15),
    .I2(ff_cache2_data_mask_3_13) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h80;
  LUT4 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_mask_3_s11.INIT=16'h008F;
  LUT2 n6411_s6 (
    .F(n6411_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n6411_s6.INIT=4'h4;
  LUT4 n6695_s9 (
    .F(n6695_14),
    .I0(n5852_21),
    .I1(n6411_10),
    .I2(n5851_18),
    .I3(n6188_8) 
);
defparam n6695_s9.INIT=16'h0777;
  LUT4 n6695_s12 (
    .F(n6695_17),
    .I0(n5866_17),
    .I1(n5875_16),
    .I2(ff_priority[1]),
    .I3(n6695_18) 
);
defparam n6695_s12.INIT=16'hAFC0;
  LUT2 n5851_s15 (
    .F(n5851_18),
    .I0(n5866_17),
    .I1(ff_cache2_data_en) 
);
defparam n5851_s15.INIT=4'h4;
  LUT4 n5851_s16 (
    .F(n5851_19),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5851_s16.INIT=16'h3533;
  LUT2 n5852_s18 (
    .F(n5852_21),
    .I0(n5875_16),
    .I1(ff_cache3_data_en) 
);
defparam n5852_s18.INIT=4'h4;
  LUT4 n5852_s19 (
    .F(n5852_22),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5852_s19.INIT=16'hCACC;
  LUT4 n5852_s20 (
    .F(n5852_23),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5852_s20.INIT=16'h3533;
  LUT2 n5852_s22 (
    .F(n5852_25),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[1]) 
);
defparam n5852_s22.INIT=4'h4;
  LUT3 n5852_s23 (
    .F(n5852_26),
    .I0(ff_priority[0]),
    .I1(n5890_13),
    .I2(ff_cache0_data_en) 
);
defparam n5852_s23.INIT=8'h10;
  LUT3 n5852_s24 (
    .F(n5852_27),
    .I0(ff_cache1_address_16_15),
    .I1(ff_priority[0]),
    .I2(ff_cache1_data_en) 
);
defparam n5852_s24.INIT=8'h40;
  LUT2 n5852_s25 (
    .F(n5852_28),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write) 
);
defparam n5852_s25.INIT=4'h1;
  LUT4 n5853_s14 (
    .F(n5853_17),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5853_s14.INIT=16'hCACC;
  LUT4 n5853_s15 (
    .F(n5853_18),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5853_s15.INIT=16'h3533;
  LUT4 n5854_s14 (
    .F(n5854_17),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5854_s14.INIT=16'hCACC;
  LUT4 n5854_s15 (
    .F(n5854_18),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5854_s15.INIT=16'h3533;
  LUT4 n5855_s14 (
    .F(n5855_17),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5855_s14.INIT=16'hCACC;
  LUT4 n5855_s15 (
    .F(n5855_18),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5855_s15.INIT=16'h3533;
  LUT4 n5856_s14 (
    .F(n5856_17),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5856_s14.INIT=16'h3533;
  LUT4 n5857_s14 (
    .F(n5857_17),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5857_s14.INIT=16'h3533;
  LUT4 n5858_s14 (
    .F(n5858_17),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5858_s14.INIT=16'hCACC;
  LUT4 n5858_s15 (
    .F(n5858_18),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5858_s15.INIT=16'h3533;
  LUT4 n5859_s14 (
    .F(n5859_17),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5859_s14.INIT=16'h3533;
  LUT4 n5860_s14 (
    .F(n5860_17),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5860_s14.INIT=16'h3533;
  LUT4 n5861_s14 (
    .F(n5861_17),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5861_s14.INIT=16'hCACC;
  LUT4 n5861_s15 (
    .F(n5861_18),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5861_s15.INIT=16'h3533;
  LUT4 n5862_s14 (
    .F(n5862_17),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5862_s14.INIT=16'hCACC;
  LUT4 n5862_s15 (
    .F(n5862_18),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5862_s15.INIT=16'h3533;
  LUT4 n5863_s14 (
    .F(n5863_17),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5863_s14.INIT=16'h3533;
  LUT4 n5864_s14 (
    .F(n5864_17),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5864_s14.INIT=16'h3533;
  LUT4 n5865_s14 (
    .F(n5865_17),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5865_s14.INIT=16'h3533;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s11.INIT=16'h3533;
  LUT4 n5866_s12 (
    .F(n5866_15),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s12.INIT=16'h3533;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s13.INIT=16'h3533;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5866_s14.INIT=16'h8000;
  LUT4 n5867_s10 (
    .F(n5867_13),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s10.INIT=16'h3533;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s11.INIT=16'h3533;
  LUT4 n5867_s12 (
    .F(n5867_15),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s12.INIT=16'h3533;
  LUT4 n5868_s12 (
    .F(n5868_15),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s12.INIT=16'h3533;
  LUT4 n5868_s13 (
    .F(n5868_16),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s13.INIT=16'h3533;
  LUT4 n5868_s14 (
    .F(n5868_17),
    .I0(ff_cache2_data[29]),
    .I1(n5897_9),
    .I2(w_command_vram_wdata[29]),
    .I3(n6188_8) 
);
defparam n5868_s14.INIT=16'hE53F;
  LUT2 n5868_s15 (
    .F(n5868_18),
    .I0(ff_cache3_data[29]),
    .I1(ff_priority[0]) 
);
defparam n5868_s15.INIT=4'h8;
  LUT4 n5868_s16 (
    .F(n5868_19),
    .I0(ff_priority[0]),
    .I1(n5866_17),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_data[29]) 
);
defparam n5868_s16.INIT=16'h1000;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s12.INIT=16'h3533;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s13.INIT=16'h3533;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s11.INIT=16'h3533;
  LUT4 n5870_s12 (
    .F(n5870_15),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s12.INIT=16'h3533;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s10.INIT=16'h3533;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s11.INIT=16'hCACC;
  LUT4 n5871_s12 (
    .F(n5871_15),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s12.INIT=16'h3533;
  LUT4 n5871_s13 (
    .F(n5871_16),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s13.INIT=16'hCACC;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s9.INIT=16'h3533;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s10.INIT=16'h3533;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s11.INIT=16'h3533;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s12.INIT=16'h3533;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s9.INIT=16'h3533;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s11.INIT=16'h3533;
  LUT4 n5873_s12 (
    .F(n5873_15),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s12.INIT=16'h3533;
  LUT4 n5873_s13 (
    .F(n5873_16),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s13.INIT=16'hCACC;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s10.INIT=16'h3533;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s11.INIT=16'h3533;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s12.INIT=16'h3533;
  LUT4 n5874_s13 (
    .F(n5874_16),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s13.INIT=16'hCACC;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s10.INIT=16'h3533;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s11.INIT=16'h3533;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s12.INIT=16'h3533;
  LUT4 n5875_s13 (
    .F(n5875_16),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5875_s13.INIT=16'h8000;
  LUT4 n5875_s14 (
    .F(n5875_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(w_command_vram_wdata[22]) 
);
defparam n5875_s14.INIT=16'h1FD5;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s11.INIT=16'h3533;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s12.INIT=16'hCACC;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s10.INIT=16'h3533;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s11.INIT=16'h3533;
  LUT4 n5877_s12 (
    .F(n5877_15),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s12.INIT=16'h3533;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s10.INIT=16'h3533;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s11.INIT=16'h3533;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s12.INIT=16'h3533;
  LUT4 n5878_s13 (
    .F(n5878_16),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[19]),
    .I3(ff_flush_state[0]) 
);
defparam n5878_s13.INIT=16'hC7A0;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s10.INIT=16'h3533;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s11.INIT=16'h3533;
  LUT4 n5879_s12 (
    .F(n5879_15),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s12.INIT=16'h3533;
  LUT4 n5879_s13 (
    .F(n5879_16),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[18]),
    .I3(ff_flush_state[0]) 
);
defparam n5879_s13.INIT=16'hC7A0;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s10.INIT=16'h3533;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s11.INIT=16'h3533;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s12.INIT=16'hCACC;
  LUT4 n5881_s11 (
    .F(n5881_14),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s11.INIT=16'h3533;
  LUT4 n5881_s12 (
    .F(n5881_15),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s12.INIT=16'hCACC;
  LUT4 n5881_s13 (
    .F(n5881_16),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s13.INIT=16'hCACC;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s11.INIT=16'h3533;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s12.INIT=16'h3533;
  LUT4 n5883_s10 (
    .F(n5883_13),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s10.INIT=16'h3533;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s11.INIT=16'h3533;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s12.INIT=16'h3533;
  LUT4 n5883_s13 (
    .F(n5883_16),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(w_command_vram_wdata[14]) 
);
defparam n5883_s13.INIT=16'h1FD5;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s10.INIT=16'h3533;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s11.INIT=16'h3533;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s12.INIT=16'h3533;
  LUT4 n5884_s13 (
    .F(n5884_16),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(w_command_vram_wdata[13]) 
);
defparam n5884_s13.INIT=16'h1FD5;
  LUT4 n5885_s10 (
    .F(n5885_13),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s10.INIT=16'h3533;
  LUT4 n5885_s11 (
    .F(n5885_14),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s11.INIT=16'h3533;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s12.INIT=16'h3533;
  LUT4 n5886_s9 (
    .F(n5886_12),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s9.INIT=16'h3533;
  LUT4 n5886_s10 (
    .F(n5886_13),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s10.INIT=16'h3533;
  LUT4 n5886_s11 (
    .F(n5886_14),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s11.INIT=16'h3533;
  LUT4 n5886_s12 (
    .F(n5886_15),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s12.INIT=16'h3533;
  LUT4 n5887_s10 (
    .F(n5887_13),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s10.INIT=16'h3533;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s11.INIT=16'hCACC;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s12.INIT=16'h3533;
  LUT4 n5887_s13 (
    .F(n5887_16),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s13.INIT=16'h3533;
  LUT4 n5888_s11 (
    .F(n5888_14),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s11.INIT=16'h3533;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s12.INIT=16'hCACC;
  LUT4 n5888_s13 (
    .F(n5888_16),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s13.INIT=16'h3533;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s9.INIT=16'h3533;
  LUT4 n5889_s10 (
    .F(n5889_13),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s10.INIT=16'h3533;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s11.INIT=16'h3533;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s12.INIT=16'h3533;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5890_s10.INIT=16'h8000;
  LUT4 n5890_s11 (
    .F(n5890_14),
    .I0(n5890_13),
    .I1(ff_cache0_data_en),
    .I2(n6409_11),
    .I3(n5897_9) 
);
defparam n5890_s11.INIT=16'h004F;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s12.INIT=16'h3533;
  LUT4 n5890_s13 (
    .F(n5890_16),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s13.INIT=16'h3533;
  LUT4 n5890_s14 (
    .F(n5890_17),
    .I0(ff_cache1_address_16_15),
    .I1(ff_priority[0]),
    .I2(ff_cache1_data_en),
    .I3(w_command_vram_wdata[7]) 
);
defparam n5890_s14.INIT=16'hBF00;
  LUT4 n5890_s15 (
    .F(n5890_18),
    .I0(ff_cache1_address_16_15),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s15.INIT=16'h4000;
  LUT4 n5891_s9 (
    .F(n5891_12),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s9.INIT=16'h3533;
  LUT4 n5891_s10 (
    .F(n5891_13),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s10.INIT=16'h3533;
  LUT4 n5891_s11 (
    .F(n5891_14),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s11.INIT=16'h3533;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s12.INIT=16'hCACC;
  LUT4 n5892_s9 (
    .F(n5892_12),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s9.INIT=16'h3533;
  LUT4 n5892_s10 (
    .F(n5892_13),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s10.INIT=16'h3533;
  LUT4 n5892_s11 (
    .F(n5892_14),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s11.INIT=16'h3533;
  LUT4 n5892_s13 (
    .F(n5892_16),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s13.INIT=16'hCACC;
  LUT4 n5893_s10 (
    .F(n5893_13),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s10.INIT=16'h3533;
  LUT4 n5893_s11 (
    .F(n5893_14),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s11.INIT=16'h3533;
  LUT4 n5893_s12 (
    .F(n5893_15),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s12.INIT=16'h3533;
  LUT4 n5893_s13 (
    .F(n5893_16),
    .I0(w_command_vram_wdata[4]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5893_s13.INIT=16'h88E3;
  LUT4 n5894_s10 (
    .F(n5894_13),
    .I0(ff_cache1_address_16_15),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s10.INIT=16'h4000;
  LUT4 n5894_s11 (
    .F(n5894_14),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s11.INIT=16'h3533;
  LUT4 n5894_s12 (
    .F(n5894_15),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s12.INIT=16'h3533;
  LUT4 n5894_s13 (
    .F(n5894_16),
    .I0(n5890_13),
    .I1(ff_cache0_data[3]),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5894_s13.INIT=16'h4000;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s11.INIT=16'h3533;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s12.INIT=16'h3533;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache1_address_16_15),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s11.INIT=16'h3533;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s12.INIT=16'h3533;
  LUT4 n5896_s13 (
    .F(n5896_16),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5896_s13.INIT=16'h3533;
  LUT4 n5897_s12 (
    .F(n5897_15),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s12.INIT=16'h3533;
  LUT4 n5897_s13 (
    .F(n5897_16),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s13.INIT=16'h3533;
  LUT4 n5897_s14 (
    .F(n5897_17),
    .I0(ff_cache1_address_16_15),
    .I1(ff_priority[0]),
    .I2(ff_cache1_data_en),
    .I3(w_command_vram_wdata[0]) 
);
defparam n5897_s14.INIT=16'hBF00;
  LUT4 n5897_s15 (
    .F(n5897_18),
    .I0(ff_cache1_address_16_15),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s15.INIT=16'h4000;
  LUT3 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_data_en),
    .I2(ff_priority[0]) 
);
defparam n5898_s16.INIT=8'hAC;
  LUT3 n5898_s17 (
    .F(n5898_20),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_priority[0]) 
);
defparam n5898_s17.INIT=8'hCA;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5898_s18.INIT=16'h3533;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5899_s15.INIT=16'h3533;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache0_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5890_13),
    .I3(ff_cache0_data_en) 
);
defparam n5900_s14.INIT=16'h3533;
  LUT4 n5901_s14 (
    .F(n5901_17),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5901_s14.INIT=16'h3533;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache_vram_rdata_en_20),
    .I1(w_cache2_hit),
    .I2(ff_cache_vram_rdata_en_15),
    .I3(n6693_14) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h0D00;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_cache_vram_rdata_en_16),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'hBBF0;
  LUT2 n6693_s12 (
    .F(n6693_18),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en) 
);
defparam n6693_s12.INIT=4'h8;
  LUT4 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_cache1_address_16_s10.INIT=16'h8000;
  LUT4 n6695_s13 (
    .F(n6695_18),
    .I0(n5890_13),
    .I1(ff_cache1_address_16_15),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6695_s13.INIT=16'h0CFA;
  LUT4 ff_cache_vram_rdata_en_s12 (
    .F(ff_cache_vram_rdata_en_15),
    .I0(ff_cache2_already_read),
    .I1(n52_3),
    .I2(n550_9),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache_vram_rdata_en_s12.INIT=16'h1000;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_16),
    .I0(n508_9),
    .I1(ff_cache1_already_read),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'h0D00;
  LUT4 ff_busy_s5 (
    .F(ff_busy_11),
    .I0(n6694_15),
    .I1(n5284_7),
    .I2(w_command_vram_rdata_en),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_busy_s5.INIT=16'h0015;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_18),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(ff_cache1_already_read_11),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(n6694_15) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'hF200;
  LUT4 n6695_s14 (
    .F(n6695_20),
    .I0(ff_cache1_address_16_14),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6695_s14.INIT=16'h0E00;
  LUT3 n6411_s7 (
    .F(n6411_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n6411_s7.INIT=8'h10;
  LUT4 n6693_s13 (
    .F(n6693_20),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam n6693_s13.INIT=16'h7F00;
  LUT4 ff_cache1_address_16_s11 (
    .F(ff_cache1_address_16_17),
    .I0(ff_cache1_already_read_11),
    .I1(ff_cache_vram_write),
    .I2(n6693_14),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s11.INIT=16'h8000;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(ff_cache_vram_write),
    .I1(n6693_14),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_already_read_s11.INIT=16'hF800;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s9.INIT=8'h80;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6411_13),
    .I1(n6188_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT3 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_start),
    .I1(ff_cache_flush_start),
    .I2(ff_vram_valid_9) 
);
defparam ff_vram_address_16_s12.INIT=8'h10;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_19),
    .I0(w_command_vram_valid),
    .I1(ff_vram_address_16_15),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_16_s13.INIT=16'h0001;
  LUT4 ff_flush_state_1_s3 (
    .F(ff_flush_state_1_9),
    .I0(w_command_vram_valid),
    .I1(ff_flush_state_2_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_flush_state_1_s3.INIT=16'hFFF4;
  LUT4 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s12.INIT=16'h0800;
  LUT4 n5888_s14 (
    .F(n5888_18),
    .I0(n5888_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5851_24) 
);
defparam n5888_s14.INIT=16'hFE00;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s10.INIT=16'h0008;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_16),
    .I0(n6693_20),
    .I1(ff_cache1_already_read_11),
    .I2(n6693_14),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s10.INIT=16'h007F;
  LUT4 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_16_s11.INIT=16'h8000;
  LUT4 n5852_s26 (
    .F(n5852_30),
    .I0(n5852_26),
    .I1(n5852_27),
    .I2(ff_priority[1]),
    .I3(ff_cache_vram_write) 
);
defparam n5852_s26.INIT=16'h0001;
  LUT4 ff_cache1_data_7_s8 (
    .F(ff_cache1_data_7_14),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_rdata_en),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_7_s8.INIT=16'h0800;
  LUT4 ff_cache1_data_15_s8 (
    .F(ff_cache1_data_15_14),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_rdata_en),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_15_s8.INIT=16'h0800;
  LUT4 ff_cache1_data_23_s8 (
    .F(ff_cache1_data_23_14),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_rdata_en),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_23_s8.INIT=16'h0800;
  LUT4 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_16),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_rdata_en),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s10.INIT=16'h0800;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_20),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'hC055;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s8.INIT=16'h1000;
  LUT4 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_14),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s8.INIT=16'h4000;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s5 (
    .F(n5640_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5640_s5.INIT=16'h07FF;
  LUT4 ff_cache2_data_mask_2_s8 (
    .F(ff_cache2_data_mask_2_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_2_s8.INIT=16'h3055;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s7.INIT=16'h0400;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s5 (
    .F(n5641_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5641_s5.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_1_s8 (
    .F(ff_cache2_data_mask_1_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_1_s8.INIT=16'h3055;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s7.INIT=16'h0400;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s5 (
    .F(n5642_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5642_s5.INIT=16'h0BFF;
  LUT4 ff_cache2_data_mask_0_s8 (
    .F(ff_cache2_data_mask_0_14),
    .I0(n5643_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_0_s8.INIT=16'h0355;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache3_data_31_13),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache2_data_31_16),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_13),
    .I0(n5284_7),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s7.INIT=16'h0004;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s6 (
    .F(n5643_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam n5643_s6.INIT=16'h0EFF;
  LUT4 n6694_s6 (
    .F(n6694_13),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s6.INIT=16'hB0BB;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_18),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s11.INIT=16'h004F;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache3_data_mask_0_s8 (
    .F(ff_cache3_data_mask_0_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_0_s8.INIT=16'h0004;
  LUT4 ff_cache3_data_mask_1_s8 (
    .F(ff_cache3_data_mask_1_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_2_s8 (
    .F(ff_cache3_data_mask_2_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_21),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h4000;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_16),
    .I0(ff_cache2_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s9.INIT=16'h0075;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(w_cache2_hit),
    .I1(n1350_4),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_already_read_s11.INIT=16'h1011;
  LUT3 n6695_s15 (
    .F(n6695_22),
    .I0(n5890_13),
    .I1(ff_cache0_data_en),
    .I2(n6409_11) 
);
defparam n6695_s15.INIT=8'hB0;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_19),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'h0B00;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_20),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_already_read_11),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s12.INIT=16'h7077;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 ff_cache2_data_mask_3_s15 (
    .F(ff_cache2_data_mask_3_22),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_13),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache2_data_mask_3_s15.INIT=16'h0B00;
  LUT4 ff_cache3_data_mask_3_s15 (
    .F(ff_cache3_data_mask_3_23),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_write),
    .I3(n6693_14) 
);
defparam ff_cache3_data_mask_3_s15.INIT=16'hB000;
  LUT4 ff_cache3_data_mask_3_s16 (
    .F(ff_cache3_data_mask_3_25),
    .I0(ff_cache3_address_16_13),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache3_data_mask_3_s16.INIT=16'h1000;
  LUT4 n5901_s16 (
    .F(n5901_20),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata_mask[0]),
    .I3(n5897_9) 
);
defparam n5901_s16.INIT=16'hF100;
  LUT4 n5900_s16 (
    .F(n5900_20),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n5897_9) 
);
defparam n5900_s16.INIT=16'hF100;
  LUT4 n5898_s20 (
    .F(n5898_24),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n5897_9) 
);
defparam n5898_s20.INIT=16'hF100;
  LUT4 n5892_s14 (
    .F(n5892_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[5]),
    .I3(n5897_9) 
);
defparam n5892_s14.INIT=16'hF100;
  LUT4 n5876_s14 (
    .F(n5876_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[21]),
    .I3(n5897_9) 
);
defparam n5876_s14.INIT=16'hF100;
  LUT3 n5874_s15 (
    .F(n5874_19),
    .I0(w_command_vram_wdata[23]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5874_s15.INIT=8'h54;
  LUT4 n5873_s14 (
    .F(n5873_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[24]),
    .I3(n5897_9) 
);
defparam n5873_s14.INIT=16'hF100;
  LUT4 n5870_s14 (
    .F(n5870_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[27]),
    .I3(n5897_9) 
);
defparam n5870_s14.INIT=16'hF100;
  LUT4 n5869_s15 (
    .F(n5869_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[28]),
    .I3(n5897_9) 
);
defparam n5869_s15.INIT=16'hF100;
  LUT4 n5851_s18 (
    .F(n5851_22),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_address[16]),
    .I3(n5897_9) 
);
defparam n5851_s18.INIT=16'hF100;
  LUT4 n5889_s13 (
    .F(n5889_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[8]),
    .I3(n5897_9) 
);
defparam n5889_s13.INIT=16'hF100;
  LUT4 n5886_s13 (
    .F(n5886_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[11]),
    .I3(n5897_9) 
);
defparam n5886_s13.INIT=16'hF100;
  LUT4 n5872_s13 (
    .F(n5872_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[25]),
    .I3(n5897_9) 
);
defparam n5872_s13.INIT=16'hF100;
  LUT4 n5862_s17 (
    .F(n5862_21),
    .I0(ff_flush_state[2]),
    .I1(n5862_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5862_s17.INIT=16'h000D;
  LUT4 n5861_s17 (
    .F(n5861_21),
    .I0(ff_flush_state[2]),
    .I1(n5861_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5861_s17.INIT=16'h000D;
  LUT4 n5858_s17 (
    .F(n5858_21),
    .I0(ff_flush_state[2]),
    .I1(n5858_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5858_s17.INIT=16'h000D;
  LUT4 n5855_s17 (
    .F(n5855_21),
    .I0(ff_flush_state[2]),
    .I1(n5855_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5855_s17.INIT=16'h000D;
  LUT4 n5854_s17 (
    .F(n5854_21),
    .I0(ff_flush_state[2]),
    .I1(n5854_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5854_s17.INIT=16'h000D;
  LUT4 n5853_s17 (
    .F(n5853_21),
    .I0(ff_flush_state[2]),
    .I1(n5853_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5853_s17.INIT=16'h000D;
  LUT4 n5852_s27 (
    .F(n5852_32),
    .I0(ff_flush_state[2]),
    .I1(n5852_22),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5852_s27.INIT=16'h000D;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_21),
    .I0(ff_cache1_data_mask_3_19),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'h0100;
  LUT4 n5870_s15 (
    .F(n5870_20),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5875_16),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s15.INIT=16'h3533;
  LUT4 n5896_s14 (
    .F(n5896_18),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5866_17),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s14.INIT=16'h3533;
  LUT3 n5885_s14 (
    .F(n5885_18),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[12]) 
);
defparam n5885_s14.INIT=8'h90;
  LUT3 n5871_s15 (
    .F(n5871_19),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[26]) 
);
defparam n5871_s15.INIT=8'h90;
  LUT3 n5865_s16 (
    .F(n5865_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[2]) 
);
defparam n5865_s16.INIT=8'h90;
  LUT3 n5864_s16 (
    .F(n5864_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[3]) 
);
defparam n5864_s16.INIT=8'h90;
  LUT3 n5863_s16 (
    .F(n5863_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[4]) 
);
defparam n5863_s16.INIT=8'h90;
  LUT4 n5862_s18 (
    .F(n5862_23),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[5]),
    .I3(n5866_7) 
);
defparam n5862_s18.INIT=16'h006F;
  LUT4 n5861_s18 (
    .F(n5861_23),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[6]),
    .I3(n5866_7) 
);
defparam n5861_s18.INIT=16'h006F;
  LUT3 n5860_s16 (
    .F(n5860_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[7]) 
);
defparam n5860_s16.INIT=8'h90;
  LUT3 n5859_s16 (
    .F(n5859_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[8]) 
);
defparam n5859_s16.INIT=8'h90;
  LUT4 n5858_s18 (
    .F(n5858_23),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[9]),
    .I3(n5866_7) 
);
defparam n5858_s18.INIT=16'h006F;
  LUT3 n5857_s16 (
    .F(n5857_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[10]) 
);
defparam n5857_s16.INIT=8'h90;
  LUT3 n5856_s16 (
    .F(n5856_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[11]) 
);
defparam n5856_s16.INIT=8'h90;
  LUT4 n5855_s18 (
    .F(n5855_23),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[12]),
    .I3(n5866_7) 
);
defparam n5855_s18.INIT=16'h006F;
  LUT4 n5854_s18 (
    .F(n5854_23),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[13]),
    .I3(n5866_7) 
);
defparam n5854_s18.INIT=16'h006F;
  LUT4 n5853_s18 (
    .F(n5853_23),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[14]),
    .I3(n5866_7) 
);
defparam n5853_s18.INIT=16'h006F;
  LUT4 n5852_s28 (
    .F(n5852_34),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_address[15]),
    .I3(n5866_7) 
);
defparam n5852_s28.INIT=16'h006F;
  LUT4 ff_cache2_data_mask_3_s16 (
    .F(ff_cache2_data_mask_3_24),
    .I0(ff_cache2_already_read_18),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache2_data_mask_3_s16.INIT=16'h0001;
  LUT4 ff_cache3_data_mask_3_s17 (
    .F(ff_cache3_data_mask_3_27),
    .I0(ff_cache3_address_16_17),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache3_data_mask_3_s17.INIT=16'h0001;
  LUT4 n5868_s17 (
    .F(n5868_21),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5868_s17.INIT=16'h0001;
  LUT4 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_17),
    .I0(ff_cache0_already_read_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_mask_2_s11.INIT=16'h0001;
  LUT4 n6693_s14 (
    .F(n6693_22),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6693_s14.INIT=16'h0001;
  LUT4 ff_flush_state_2_s6 (
    .F(ff_flush_state_2_12),
    .I0(n5866_7),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_flush_state_2_s6.INIT=16'h5554;
  LUT4 n5865_s17 (
    .F(n5865_22),
    .I0(ff_cache_vram_address[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5865_s17.INIT=16'h0001;
  LUT4 n5864_s17 (
    .F(n5864_22),
    .I0(ff_cache_vram_address[3]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5864_s17.INIT=16'h0001;
  LUT4 n5863_s17 (
    .F(n5863_22),
    .I0(ff_cache_vram_address[4]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5863_s17.INIT=16'h0001;
  LUT4 n5862_s19 (
    .F(n5862_25),
    .I0(ff_cache_vram_address[5]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5862_s19.INIT=16'h0001;
  LUT4 n5861_s19 (
    .F(n5861_25),
    .I0(ff_cache_vram_address[6]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5861_s19.INIT=16'h0001;
  LUT4 n5860_s17 (
    .F(n5860_22),
    .I0(ff_cache_vram_address[7]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5860_s17.INIT=16'h0001;
  LUT4 n5859_s17 (
    .F(n5859_22),
    .I0(ff_cache_vram_address[8]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5859_s17.INIT=16'h0001;
  LUT4 n5858_s19 (
    .F(n5858_25),
    .I0(ff_cache_vram_address[9]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5858_s19.INIT=16'h0001;
  LUT4 n5857_s17 (
    .F(n5857_22),
    .I0(ff_cache_vram_address[10]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5857_s17.INIT=16'h0001;
  LUT4 n5856_s17 (
    .F(n5856_22),
    .I0(ff_cache_vram_address[11]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5856_s17.INIT=16'h0001;
  LUT4 n5855_s19 (
    .F(n5855_25),
    .I0(ff_cache_vram_address[12]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5855_s19.INIT=16'h0001;
  LUT4 n5854_s19 (
    .F(n5854_25),
    .I0(ff_cache_vram_address[13]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5854_s19.INIT=16'h0001;
  LUT4 n5853_s19 (
    .F(n5853_25),
    .I0(ff_cache_vram_address[14]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5853_s19.INIT=16'h0001;
  LUT4 n5852_s29 (
    .F(n5852_36),
    .I0(ff_cache_vram_address[15]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s29.INIT=16'h0001;
  LUT4 n5851_s19 (
    .F(n5851_24),
    .I0(n5866_7),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5851_s19.INIT=16'h0001;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n5871_s16 (
    .F(n5871_21),
    .I0(n5871_13),
    .I1(n6411_10),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5871_s16.INIT=16'h0BBB;
  LUT4 n6693_s15 (
    .F(n6693_24),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s15.INIT=16'h0111;
  LUT4 n5870_s16 (
    .F(n5870_22),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5870_s16.INIT=16'h1500;
  LUT4 n5869_s16 (
    .F(n5869_21),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5869_s16.INIT=16'h0777;
  LUT3 n5851_s20 (
    .F(n5851_26),
    .I0(n81_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5851_s20.INIT=8'h40;
  LUT4 n5899_s16 (
    .F(n5899_20),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5899_s16.INIT=16'h2000;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_12),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n6693_22) 
);
defparam ff_cache0_data_en_s6.INIT=16'h00BF;
  LUT4 n6694_s7 (
    .F(n6694_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6694_s7.INIT=16'h0100;
  LUT4 n5852_s30 (
    .F(n5852_38),
    .I0(n82_6),
    .I1(n82_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5852_s30.INIT=16'h0035;
  LUT4 n5853_s20 (
    .F(n5853_27),
    .I0(n83_6),
    .I1(n83_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5853_s20.INIT=16'h0035;
  LUT4 n5854_s20 (
    .F(n5854_27),
    .I0(n84_6),
    .I1(n84_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5854_s20.INIT=16'h0035;
  LUT4 n5855_s20 (
    .F(n5855_27),
    .I0(n85_6),
    .I1(n85_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5855_s20.INIT=16'h0035;
  LUT4 n5856_s18 (
    .F(n5856_24),
    .I0(n86_6),
    .I1(n86_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5856_s18.INIT=16'h0035;
  LUT4 n5857_s18 (
    .F(n5857_24),
    .I0(n87_6),
    .I1(n87_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5857_s18.INIT=16'h0035;
  LUT4 n5858_s20 (
    .F(n5858_27),
    .I0(n88_6),
    .I1(n88_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5858_s20.INIT=16'h0035;
  LUT4 n5859_s18 (
    .F(n5859_24),
    .I0(n89_6),
    .I1(n89_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5859_s18.INIT=16'h0035;
  LUT4 n5860_s18 (
    .F(n5860_24),
    .I0(n90_6),
    .I1(n90_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5860_s18.INIT=16'h0035;
  LUT4 n5861_s20 (
    .F(n5861_27),
    .I0(n91_6),
    .I1(n91_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5861_s20.INIT=16'h0035;
  LUT4 n5862_s20 (
    .F(n5862_27),
    .I0(n92_6),
    .I1(n92_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5862_s20.INIT=16'h0035;
  LUT4 n5863_s18 (
    .F(n5863_24),
    .I0(n93_6),
    .I1(n93_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5863_s18.INIT=16'h0035;
  LUT4 n5864_s18 (
    .F(n5864_24),
    .I0(n94_6),
    .I1(n94_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5864_s18.INIT=16'h0035;
  LUT4 n5865_s18 (
    .F(n5865_24),
    .I0(n95_6),
    .I1(n95_7),
    .I2(ff_priority[1]),
    .I3(ff_flush_state_2_12) 
);
defparam n5865_s18.INIT=16'h0035;
  LUT4 n5868_s18 (
    .F(n5868_23),
    .I0(n98_6),
    .I1(n98_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5868_s18.INIT=16'h0035;
  LUT4 n5874_s16 (
    .F(n5874_21),
    .I0(n104_6),
    .I1(n104_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5874_s16.INIT=16'h0035;
  LUT4 n5897_s16 (
    .F(n5897_20),
    .I0(n127_6),
    .I1(n127_7),
    .I2(ff_priority[1]),
    .I3(n5869_21) 
);
defparam n5897_s16.INIT=16'h0035;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_20),
    .I0(ff_cache3_already_read),
    .I1(n592_6),
    .I2(n592_7),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'h5044;
  LUT4 ff_cache1_data_7_s9 (
    .F(ff_cache1_data_7_16),
    .I0(ff_cache1_data_7_11),
    .I1(ff_cache1_data_31_18),
    .I2(n6693_22),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache1_data_7_s9.INIT=16'h1000;
  LUT4 ff_cache1_data_15_s9 (
    .F(ff_cache1_data_15_16),
    .I0(ff_cache1_data_15_11),
    .I1(ff_cache1_data_31_18),
    .I2(n6693_22),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache1_data_15_s9.INIT=16'h1000;
  LUT4 ff_cache1_data_23_s9 (
    .F(ff_cache1_data_23_16),
    .I0(ff_cache1_data_23_11),
    .I1(ff_cache1_data_31_18),
    .I2(n6693_22),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache1_data_23_s9.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_22),
    .I0(ff_cache1_data_31_11),
    .I1(ff_cache1_data_31_18),
    .I2(n6693_22),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache1_data_31_s13.INIT=16'h1000;
  LUT3 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_18),
    .I0(n6693_22),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(ff_cache3_already_read_10) 
);
defparam ff_cache3_already_read_s11.INIT=8'h80;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_already_read_10),
    .I2(n6693_22),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache0_already_read_s12.INIT=16'hE000;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_22),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_16),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_17),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  INV n5023_s3 (
    .O(n5023_8),
    .I(w_cache_vram_rdata_en) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  w_register_write,
  n1669_4,
  ff_reset_n2_1,
  w_vram_interleave,
  n1345_5,
  n1645_4,
  n1635_4,
  n779_23,
  w_4colors_mode_5,
  w_sprite_mode2_4,
  w_4colors_mode,
  w_command_vram_rdata_en,
  n354_9,
  w_pulse1,
  ff_vram_wdata_mask_3_7,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_command_enable,
  n1531_12,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input w_register_write;
input n1669_4;
input ff_reset_n2_1;
input w_vram_interleave;
input n1345_5;
input n1645_4;
input n1635_4;
input n779_23;
input w_4colors_mode_5;
input w_sprite_mode2_4;
input w_4colors_mode;
input w_command_vram_rdata_en;
input n354_9;
input w_pulse1;
input ff_vram_wdata_mask_3_7;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:2] reg_screen_mode;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_command_enable;
output n1531_12;
output w_command_vram_write;
output w_command_vram_valid;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1225_6;
wire n1225_7;
wire n1226_6;
wire n1226_7;
wire n2228_3;
wire n335_3;
wire n336_3;
wire n337_3;
wire n338_3;
wire n339_3;
wire n340_3;
wire n341_3;
wire n342_3;
wire n343_3;
wire n344_3;
wire n2290_3;
wire n2291_3;
wire n540_6;
wire n541_6;
wire n542_6;
wire n543_6;
wire n544_6;
wire n545_6;
wire n546_6;
wire n547_6;
wire n548_6;
wire n575_3;
wire n583_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n2423_3;
wire n888_4;
wire n889_4;
wire n890_4;
wire n891_4;
wire n892_4;
wire n893_4;
wire n895_4;
wire n929_3;
wire n937_3;
wire n989_3;
wire n990_3;
wire n991_3;
wire n992_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n996_3;
wire n997_3;
wire n998_3;
wire n1046_3;
wire n1047_3;
wire n1048_3;
wire n1049_3;
wire n1050_3;
wire n1051_3;
wire n1052_3;
wire n1053_3;
wire n1054_3;
wire n2519_3;
wire n2527_3;
wire n1352_4;
wire n1543_3;
wire n1547_3;
wire n1555_3;
wire n1559_3;
wire n1657_3;
wire n1658_3;
wire n1659_3;
wire n1660_3;
wire n1661_3;
wire n1662_3;
wire n1663_3;
wire n1664_3;
wire n1618_3;
wire n1619_3;
wire n1620_3;
wire n1621_3;
wire ff_command_enable_6;
wire ff_state_5_8;
wire ff_cache_vram_valid_8;
wire ff_source_7_6;
wire ff_cache_vram_address_16_8;
wire ff_cache_vram_write_8;
wire ff_next_state_0_7;
wire ff_xsel_1_8;
wire n1573_13;
wire n1577_13;
wire n1581_13;
wire n1585_13;
wire n1589_13;
wire n1593_13;
wire n1597_13;
wire n1601_13;
wire n1467_11;
wire n1471_11;
wire n1475_11;
wire n1479_11;
wire n1483_11;
wire n1487_11;
wire n1491_11;
wire n1495_11;
wire n1499_11;
wire n1503_11;
wire n1507_11;
wire n1511_11;
wire n1515_11;
wire n1519_11;
wire n1523_11;
wire n1527_11;
wire n1531_11;
wire n1565_11;
wire n1569_11;
wire ff_dx_8_8;
wire n1617_7;
wire n1616_7;
wire n1242_7;
wire n1241_7;
wire n1240_7;
wire n1239_7;
wire n1045_7;
wire ff_cache_flush_start_10;
wire ff_count_valid_9;
wire n1605_19;
wire n1446_21;
wire n2227_4;
wire n247_5;
wire n247_6;
wire n248_5;
wire n249_5;
wire n250_5;
wire n251_5;
wire n252_5;
wire n253_5;
wire n254_5;
wire n255_5;
wire n287_4;
wire n540_7;
wire n540_8;
wire n575_5;
wire n575_6;
wire n2422_4;
wire n887_5;
wire n888_5;
wire n888_6;
wire n889_5;
wire n890_5;
wire n891_5;
wire n892_5;
wire n893_5;
wire n894_5;
wire n895_5;
wire n929_4;
wire n929_5;
wire n937_4;
wire n990_4;
wire n991_4;
wire n992_4;
wire n993_4;
wire n994_4;
wire n995_4;
wire n996_4;
wire n1046_4;
wire n1047_4;
wire n1048_4;
wire n1049_4;
wire n1050_4;
wire n1051_4;
wire n1052_4;
wire n1053_4;
wire n1054_4;
wire n1352_5;
wire n1537_4;
wire n1537_5;
wire n1543_5;
wire n1543_6;
wire n1547_4;
wire n1551_4;
wire n1551_5;
wire n1618_4;
wire n1618_5;
wire n1619_5;
wire n1619_6;
wire n1620_4;
wire n1620_5;
wire n1621_4;
wire n1621_5;
wire n1621_6;
wire n1621_7;
wire ff_sx_8_9;
wire ff_command_enable_7;
wire ff_cache_vram_write_9;
wire ff_cache_vram_write_10;
wire ff_cache_vram_write_11;
wire ff_next_state_5_9;
wire ff_xsel_1_9;
wire n1573_14;
wire n1573_16;
wire n1573_17;
wire n1577_14;
wire n1577_15;
wire n1577_16;
wire n1577_17;
wire n1581_14;
wire n1581_15;
wire n1581_16;
wire n1581_17;
wire n1585_14;
wire n1585_16;
wire n1589_14;
wire n1589_15;
wire n1589_16;
wire n1593_14;
wire n1593_15;
wire n1593_16;
wire n1597_14;
wire n1597_15;
wire n1597_16;
wire n1601_14;
wire n1601_15;
wire n1467_12;
wire n1467_13;
wire n1471_12;
wire n1471_13;
wire n1475_12;
wire n1475_13;
wire n1479_12;
wire n1479_13;
wire n1483_12;
wire n1483_13;
wire n1487_12;
wire n1487_13;
wire n1491_12;
wire n1491_13;
wire n1495_12;
wire n1495_13;
wire n1499_12;
wire n1499_13;
wire n1503_12;
wire n1503_13;
wire n1507_12;
wire n1507_13;
wire n1507_14;
wire n1507_15;
wire n1511_12;
wire n1511_13;
wire n1515_12;
wire n1515_13;
wire n1519_12;
wire n1519_13;
wire n1523_12;
wire n1523_13;
wire n1527_12;
wire n1527_13;
wire n1531_13;
wire n1531_14;
wire n1617_8;
wire n1616_8;
wire n1616_9;
wire n1242_8;
wire n1242_9;
wire n1241_8;
wire n1240_8;
wire n1045_8;
wire ff_cache_flush_start_11;
wire ff_cache_flush_start_12;
wire ff_count_valid_10;
wire n1446_22;
wire n247_7;
wire n540_9;
wire n887_6;
wire n888_7;
wire n889_6;
wire n894_6;
wire n929_6;
wire n1537_6;
wire n1537_7;
wire n1537_8;
wire n1543_7;
wire n1543_8;
wire n1551_6;
wire n1618_6;
wire n1618_7;
wire n1618_8;
wire n1618_9;
wire n1619_7;
wire n1619_8;
wire n1619_9;
wire n1619_10;
wire n1619_11;
wire n1619_12;
wire n1620_6;
wire n1620_7;
wire n1620_8;
wire n1621_8;
wire n1621_9;
wire n1621_10;
wire n1621_11;
wire n1621_12;
wire n1621_13;
wire ff_cache_vram_write_12;
wire ff_next_state_5_10;
wire n1573_18;
wire n1573_19;
wire n1573_20;
wire n1573_21;
wire n1573_23;
wire n1577_18;
wire n1577_20;
wire n1577_21;
wire n1581_18;
wire n1581_19;
wire n1581_21;
wire n1581_22;
wire n1585_17;
wire n1589_17;
wire n1593_17;
wire n1597_17;
wire n1597_18;
wire n1597_19;
wire n1597_20;
wire n1601_16;
wire n1601_17;
wire n1503_14;
wire n1503_15;
wire n1511_14;
wire n1511_15;
wire n1515_14;
wire n1515_15;
wire n1519_14;
wire n1519_15;
wire n1523_14;
wire n1523_15;
wire n1527_14;
wire n1527_15;
wire n1531_15;
wire n1531_16;
wire n1617_9;
wire n1616_10;
wire n1616_11;
wire n1616_12;
wire n1045_9;
wire n1045_10;
wire ff_cache_flush_start_13;
wire n1446_23;
wire n247_8;
wire n1537_9;
wire n1618_10;
wire n1618_11;
wire n1619_13;
wire n1619_14;
wire n1619_15;
wire n1619_16;
wire n1620_9;
wire n1620_10;
wire n1621_14;
wire n1621_15;
wire n1621_16;
wire n1573_24;
wire n1573_25;
wire n1573_26;
wire n1577_22;
wire n1577_23;
wire n1577_24;
wire n1577_25;
wire n1585_18;
wire n1585_19;
wire n1597_21;
wire n1597_22;
wire n1597_23;
wire n1601_18;
wire n1045_11;
wire n1618_12;
wire n1618_13;
wire n1618_14;
wire n1619_17;
wire n1573_27;
wire n1577_26;
wire n1577_27;
wire n1585_20;
wire n1537_11;
wire n1551_8;
wire n575_8;
wire ff_sx_8_11;
wire n1619_19;
wire n1573_29;
wire n295_5;
wire n287_6;
wire ff_cache_vram_wdata_7_10;
wire n2534_5;
wire n2422_6;
wire n2227_6;
wire n1543_10;
wire n894_8;
wire n887_8;
wire n255_7;
wire n254_7;
wire n253_7;
wire n252_7;
wire n251_7;
wire n250_7;
wire n249_7;
wire n248_7;
wire n247_10;
wire n1290_9;
wire n1236_11;
wire n1235_11;
wire n1238_11;
wire n1237_11;
wire n1581_24;
wire n1577_29;
wire n1573_31;
wire n1585_22;
wire n1243_10;
wire n1243_12;
wire ff_read_pixel_7_15;
wire n1244_10;
wire n1244_12;
wire n1245_10;
wire n1246_10;
wire n1247_10;
wire n1247_12;
wire n1248_10;
wire n1248_12;
wire n1249_10;
wire n1250_10;
wire ff_maj;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire ff_count_valid;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1024_1;
wire n1024_2;
wire n1023_1;
wire n1023_2;
wire n1022_1;
wire n1022_2;
wire n1021_1;
wire n1021_2;
wire n1020_1;
wire n1020_2;
wire n1019_1;
wire n1019_2;
wire n1018_1;
wire n1018_2;
wire n1017_1;
wire n1017_2;
wire n1016_1;
wire n1016_2;
wire n1015_1;
wire n1015_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1105_9;
wire n868_2;
wire n868_3;
wire n867_2;
wire n867_3;
wire n866_2;
wire n866_3;
wire n865_2;
wire n865_3;
wire n864_2;
wire n864_3;
wire n863_2;
wire n863_3;
wire n862_2;
wire n862_3;
wire n861_2;
wire n861_3;
wire n860_2;
wire n860_0_COUT;
wire n1225_9;
wire n1226_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_vram_rdata_en;
wire ff_busy;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [8:0] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [5:0] ff_state;
wire [8:0] ff_dx;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [9:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1225_s6 (
    .F(n1225_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1225_s6.INIT=8'hCA;
  LUT3 n1225_s7 (
    .F(n1225_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1225_s7.INIT=8'hCA;
  LUT3 n1226_s6 (
    .F(n1226_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1226_s6.INIT=8'hCA;
  LUT3 n1226_s7 (
    .F(n1226_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1226_s7.INIT=8'hCA;
  LUT4 n2228_s0 (
    .F(n2228_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2227_4) 
);
defparam n2228_s0.INIT=16'h0100;
  LUT3 n335_s0 (
    .F(n335_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n335_s0.INIT=8'hCA;
  LUT3 n336_s0 (
    .F(n336_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n336_s0.INIT=8'hCA;
  LUT3 n337_s0 (
    .F(n337_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n337_s0.INIT=8'hCA;
  LUT3 n338_s0 (
    .F(n338_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n338_s0.INIT=8'hCA;
  LUT3 n339_s0 (
    .F(n339_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n339_s0.INIT=8'hCA;
  LUT3 n340_s0 (
    .F(n340_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n340_s0.INIT=8'hCA;
  LUT3 n341_s0 (
    .F(n341_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n341_s0.INIT=8'hCA;
  LUT3 n342_s0 (
    .F(n342_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n342_s0.INIT=8'hCA;
  LUT3 n343_s0 (
    .F(n343_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n343_s0.INIT=8'hCA;
  LUT3 n344_s0 (
    .F(n344_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n344_s0.INIT=8'hCA;
  LUT4 n2290_s0 (
    .F(n2290_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2227_4) 
);
defparam n2290_s0.INIT=16'h4000;
  LUT4 n2291_s0 (
    .F(n2291_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2227_4) 
);
defparam n2291_s0.INIT=16'h1000;
  LUT4 n540_s3 (
    .F(n540_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n540_7),
    .I3(n540_8) 
);
defparam n540_s3.INIT=16'hCACC;
  LUT4 n541_s3 (
    .F(n541_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n540_7),
    .I3(n540_8) 
);
defparam n541_s3.INIT=16'hCACC;
  LUT4 n542_s3 (
    .F(n542_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n540_7),
    .I3(n540_8) 
);
defparam n542_s3.INIT=16'hCACC;
  LUT4 n543_s3 (
    .F(n543_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n540_7),
    .I3(n540_8) 
);
defparam n543_s3.INIT=16'hCACC;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n540_7),
    .I3(n540_8) 
);
defparam n544_s3.INIT=16'hCACC;
  LUT4 n545_s3 (
    .F(n545_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n540_7),
    .I3(n540_8) 
);
defparam n545_s3.INIT=16'hCACC;
  LUT4 n546_s3 (
    .F(n546_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n540_7),
    .I3(n540_8) 
);
defparam n546_s3.INIT=16'hCACC;
  LUT4 n547_s3 (
    .F(n547_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n540_7),
    .I3(n540_8) 
);
defparam n547_s3.INIT=16'hCACC;
  LUT4 n548_s3 (
    .F(n548_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n540_7),
    .I3(n540_8) 
);
defparam n548_s3.INIT=16'hCACC;
  LUT3 n575_s0 (
    .F(n575_3),
    .I0(n575_8),
    .I1(n575_5),
    .I2(n575_6) 
);
defparam n575_s0.INIT=8'hEC;
  LUT4 n583_s0 (
    .F(n583_3),
    .I0(n2227_4),
    .I1(n1669_4),
    .I2(n575_6),
    .I3(n575_8) 
);
defparam n583_s0.INIT=16'hF888;
  LUT3 n658_s0 (
    .F(n658_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n658_s0.INIT=8'hCA;
  LUT3 n659_s0 (
    .F(n659_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n659_s0.INIT=8'hCA;
  LUT3 n660_s0 (
    .F(n660_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n660_s0.INIT=8'hCA;
  LUT3 n661_s0 (
    .F(n661_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n661_s0.INIT=8'hCA;
  LUT3 n662_s0 (
    .F(n662_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n662_s0.INIT=8'hCA;
  LUT3 n663_s0 (
    .F(n663_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n663_s0.INIT=8'hCA;
  LUT3 n664_s0 (
    .F(n664_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n664_s0.INIT=8'hCA;
  LUT3 n665_s0 (
    .F(n665_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n665_s0.INIT=8'hCA;
  LUT3 n666_s0 (
    .F(n666_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n666_s0.INIT=8'hCA;
  LUT3 n667_s0 (
    .F(n667_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n667_s0.INIT=8'hCA;
  LUT4 n2423_s0 (
    .F(n2423_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2422_4) 
);
defparam n2423_s0.INIT=16'h0100;
  LUT4 n888_s1 (
    .F(n888_4),
    .I0(n888_5),
    .I1(n888_6),
    .I2(n861_2),
    .I3(n247_6) 
);
defparam n888_s1.INIT=16'hF0EE;
  LUT4 n889_s1 (
    .F(n889_4),
    .I0(n888_5),
    .I1(n889_5),
    .I2(n862_2),
    .I3(n247_6) 
);
defparam n889_s1.INIT=16'hF0EE;
  LUT4 n890_s1 (
    .F(n890_4),
    .I0(n890_5),
    .I1(n888_5),
    .I2(n863_2),
    .I3(n247_6) 
);
defparam n890_s1.INIT=16'hF0DD;
  LUT4 n891_s1 (
    .F(n891_4),
    .I0(n891_5),
    .I1(n888_5),
    .I2(n864_2),
    .I3(n247_6) 
);
defparam n891_s1.INIT=16'hF0DD;
  LUT4 n892_s1 (
    .F(n892_4),
    .I0(n888_5),
    .I1(n892_5),
    .I2(n865_2),
    .I3(n247_6) 
);
defparam n892_s1.INIT=16'hF0EE;
  LUT4 n893_s1 (
    .F(n893_4),
    .I0(n888_5),
    .I1(n893_5),
    .I2(n866_2),
    .I3(n247_6) 
);
defparam n893_s1.INIT=16'hF0EE;
  LUT4 n895_s1 (
    .F(n895_4),
    .I0(n895_5),
    .I1(w_next[0]),
    .I2(n868_2),
    .I3(n247_6) 
);
defparam n895_s1.INIT=16'hF044;
  LUT4 n929_s0 (
    .F(n929_3),
    .I0(ff_ny[9]),
    .I1(n929_4),
    .I2(n287_4),
    .I3(n929_5) 
);
defparam n929_s0.INIT=16'hB0FF;
  LUT4 n937_s0 (
    .F(n937_3),
    .I0(ff_ny[9]),
    .I1(n929_4),
    .I2(n287_4),
    .I3(n937_4) 
);
defparam n937_s0.INIT=16'hB0FF;
  LUT4 n989_s0 (
    .F(n989_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[9]),
    .I2(n929_4),
    .I3(w_register_write) 
);
defparam n989_s0.INIT=16'hAA3C;
  LUT4 n990_s0 (
    .F(n990_3),
    .I0(w_register_data[0]),
    .I1(n990_4),
    .I2(ff_ny[8]),
    .I3(w_register_write) 
);
defparam n990_s0.INIT=16'hAA3C;
  LUT4 n991_s0 (
    .F(n991_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n991_4),
    .I3(w_register_write) 
);
defparam n991_s0.INIT=16'hAA3C;
  LUT4 n992_s0 (
    .F(n992_3),
    .I0(w_register_data[6]),
    .I1(n992_4),
    .I2(ff_ny[6]),
    .I3(w_register_write) 
);
defparam n992_s0.INIT=16'hAA3C;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(w_register_data[5]),
    .I1(n993_4),
    .I2(ff_ny[5]),
    .I3(w_register_write) 
);
defparam n993_s0.INIT=16'hAA3C;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n994_4),
    .I3(w_register_write) 
);
defparam n994_s0.INIT=16'hAA3C;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(w_register_data[3]),
    .I1(n995_4),
    .I2(ff_ny[3]),
    .I3(w_register_write) 
);
defparam n995_s0.INIT=16'hAA3C;
  LUT4 n996_s0 (
    .F(n996_3),
    .I0(w_register_data[2]),
    .I1(n996_4),
    .I2(ff_ny[2]),
    .I3(w_register_write) 
);
defparam n996_s0.INIT=16'hAA3C;
  LUT4 n997_s0 (
    .F(n997_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n997_s0.INIT=16'hAAC3;
  LUT3 n998_s0 (
    .F(n998_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n998_s0.INIT=8'hC5;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(reg_nx[8]),
    .I1(n1046_4),
    .I2(ff_start) 
);
defparam n1046_s0.INIT=8'hA3;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(reg_nx[7]),
    .I1(n1047_4),
    .I2(ff_start) 
);
defparam n1047_s0.INIT=8'hA3;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(reg_nx[6]),
    .I1(n1048_4),
    .I2(ff_start) 
);
defparam n1048_s0.INIT=8'hA3;
  LUT3 n1049_s0 (
    .F(n1049_3),
    .I0(reg_nx[5]),
    .I1(n1049_4),
    .I2(ff_start) 
);
defparam n1049_s0.INIT=8'hA3;
  LUT3 n1050_s0 (
    .F(n1050_3),
    .I0(reg_nx[4]),
    .I1(n1050_4),
    .I2(ff_start) 
);
defparam n1050_s0.INIT=8'hA3;
  LUT3 n1051_s0 (
    .F(n1051_3),
    .I0(reg_nx[3]),
    .I1(n1051_4),
    .I2(ff_start) 
);
defparam n1051_s0.INIT=8'hA3;
  LUT3 n1052_s0 (
    .F(n1052_3),
    .I0(reg_nx[2]),
    .I1(n1052_4),
    .I2(ff_start) 
);
defparam n1052_s0.INIT=8'hA3;
  LUT3 n1053_s0 (
    .F(n1053_3),
    .I0(reg_nx[1]),
    .I1(n1053_4),
    .I2(ff_start) 
);
defparam n1053_s0.INIT=8'hA3;
  LUT3 n1054_s0 (
    .F(n1054_3),
    .I0(reg_nx[0]),
    .I1(n1054_4),
    .I2(ff_start) 
);
defparam n1054_s0.INIT=8'hA3;
  LUT4 n2519_s0 (
    .F(n2519_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2422_4) 
);
defparam n2519_s0.INIT=16'h1000;
  LUT4 n2527_s0 (
    .F(n2527_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2422_4) 
);
defparam n2527_s0.INIT=16'h4000;
  LUT4 n1352_s1 (
    .F(n1352_4),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1352_5) 
);
defparam n1352_s1.INIT=16'h1000;
  LUT4 n1543_s0 (
    .F(n1543_3),
    .I0(n1543_10),
    .I1(ff_state[0]),
    .I2(n1543_5),
    .I3(n1543_6) 
);
defparam n1543_s0.INIT=16'hF2FF;
  LUT4 n1547_s0 (
    .F(n1547_3),
    .I0(n1352_5),
    .I1(n1547_4),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1547_s0.INIT=16'h0A30;
  LUT4 n1555_s0 (
    .F(n1555_3),
    .I0(n1352_5),
    .I1(n1547_4),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1555_s0.INIT=16'h22B0;
  LUT4 n1559_s0 (
    .F(n1559_3),
    .I0(ff_state[2]),
    .I1(n1352_5),
    .I2(ff_state[1]),
    .I3(n1547_4) 
);
defparam n1559_s0.INIT=16'hC09A;
  LUT3 n1657_s0 (
    .F(n1657_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start) 
);
defparam n1657_s0.INIT=8'hCA;
  LUT3 n1658_s0 (
    .F(n1658_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start) 
);
defparam n1658_s0.INIT=8'hCA;
  LUT3 n1659_s0 (
    .F(n1659_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start) 
);
defparam n1659_s0.INIT=8'hCA;
  LUT3 n1660_s0 (
    .F(n1660_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start) 
);
defparam n1660_s0.INIT=8'hCA;
  LUT3 n1661_s0 (
    .F(n1661_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start) 
);
defparam n1661_s0.INIT=8'hCA;
  LUT3 n1662_s0 (
    .F(n1662_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start) 
);
defparam n1662_s0.INIT=8'hCA;
  LUT3 n1663_s0 (
    .F(n1663_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start) 
);
defparam n1663_s0.INIT=8'hCA;
  LUT3 n1664_s0 (
    .F(n1664_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start) 
);
defparam n1664_s0.INIT=8'hCA;
  LUT4 n1618_s0 (
    .F(n1618_3),
    .I0(n1543_5),
    .I1(n1618_4),
    .I2(n1618_5),
    .I3(ff_start) 
);
defparam n1618_s0.INIT=16'hF0BB;
  LUT4 n1619_s0 (
    .F(n1619_3),
    .I0(n1619_19),
    .I1(n1619_5),
    .I2(n1619_6),
    .I3(ff_start) 
);
defparam n1619_s0.INIT=16'h0FBB;
  LUT4 n1620_s0 (
    .F(n1620_3),
    .I0(n1619_19),
    .I1(n1620_4),
    .I2(n1620_5),
    .I3(ff_start) 
);
defparam n1620_s0.INIT=16'hF0BB;
  LUT4 n1621_s0 (
    .F(n1621_3),
    .I0(n1621_4),
    .I1(n1621_5),
    .I2(n1621_6),
    .I3(n1621_7) 
);
defparam n1621_s0.INIT=16'h00BF;
  LUT2 ff_command_enable_s3 (
    .F(ff_command_enable_6),
    .I0(ff_start),
    .I1(ff_command_enable_7) 
);
defparam ff_command_enable_s3.INIT=4'hE;
  LUT2 ff_state_5_s3 (
    .F(ff_state_5_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s3.INIT=4'hB;
  LUT4 ff_cache_vram_valid_s4 (
    .F(ff_cache_vram_valid_8),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_valid_s4.INIT=16'h001F;
  LUT4 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_cache_vram_valid),
    .I1(n1543_5),
    .I2(ff_start),
    .I3(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=16'hF400;
  LUT2 ff_cache_vram_address_16_s4 (
    .F(ff_cache_vram_address_16_8),
    .I0(ff_start),
    .I1(n1290_9) 
);
defparam ff_cache_vram_address_16_s4.INIT=4'h4;
  LUT4 ff_cache_vram_write_s4 (
    .F(ff_cache_vram_write_8),
    .I0(ff_cache_vram_write_9),
    .I1(ff_cache_vram_write_10),
    .I2(n1543_6),
    .I3(ff_cache_vram_write_11) 
);
defparam ff_cache_vram_write_s4.INIT=16'hBF00;
  LUT4 ff_next_state_5_s4 (
    .F(ff_next_state_0_7),
    .I0(ff_next_state_5_9),
    .I1(n1543_6),
    .I2(ff_reset_n2_1),
    .I3(ff_cache_vram_write_11) 
);
defparam ff_next_state_5_s4.INIT=16'h7000;
  LUT4 ff_xsel_1_s4 (
    .F(ff_xsel_1_8),
    .I0(ff_next_state_5_9),
    .I1(ff_xsel_1_9),
    .I2(ff_reset_n2_1),
    .I3(ff_cache_vram_write_11) 
);
defparam ff_xsel_1_s4.INIT=16'hD000;
  LUT4 n1573_s9 (
    .F(n1573_13),
    .I0(n1573_14),
    .I1(n1573_29),
    .I2(n1573_16),
    .I3(n1573_17) 
);
defparam n1573_s9.INIT=16'h70FF;
  LUT4 n1577_s9 (
    .F(n1577_13),
    .I0(n1577_14),
    .I1(n1577_15),
    .I2(n1577_16),
    .I3(n1577_17) 
);
defparam n1577_s9.INIT=16'hB0FF;
  LUT4 n1581_s9 (
    .F(n1581_13),
    .I0(n1581_14),
    .I1(n1581_15),
    .I2(n1581_16),
    .I3(n1581_17) 
);
defparam n1581_s9.INIT=16'h10FF;
  LUT4 n1585_s9 (
    .F(n1585_13),
    .I0(n1585_14),
    .I1(n1585_22),
    .I2(n1581_16),
    .I3(n1585_16) 
);
defparam n1585_s9.INIT=16'h10FF;
  LUT4 n1589_s9 (
    .F(n1589_13),
    .I0(n1573_14),
    .I1(n1589_14),
    .I2(n1589_15),
    .I3(n1589_16) 
);
defparam n1589_s9.INIT=16'hD0FF;
  LUT4 n1593_s9 (
    .F(n1593_13),
    .I0(n1593_14),
    .I1(n1593_15),
    .I2(n1581_16),
    .I3(n1593_16) 
);
defparam n1593_s9.INIT=16'h20FF;
  LUT4 n1597_s9 (
    .F(n1597_13),
    .I0(n1597_14),
    .I1(n1581_16),
    .I2(n1597_15),
    .I3(n1597_16) 
);
defparam n1597_s9.INIT=16'h40FF;
  LUT4 n1601_s9 (
    .F(n1601_13),
    .I0(n1597_14),
    .I1(n1601_14),
    .I2(n1581_16),
    .I3(n1601_15) 
);
defparam n1601_s9.INIT=16'h40FF;
  LUT3 n1467_s6 (
    .F(n1467_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1467_12),
    .I2(n1467_13) 
);
defparam n1467_s6.INIT=8'hF4;
  LUT3 n1471_s6 (
    .F(n1471_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1471_12),
    .I2(n1471_13) 
);
defparam n1471_s6.INIT=8'hF4;
  LUT3 n1475_s6 (
    .F(n1475_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1475_12),
    .I2(n1475_13) 
);
defparam n1475_s6.INIT=8'hF4;
  LUT3 n1479_s6 (
    .F(n1479_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1479_12),
    .I2(n1479_13) 
);
defparam n1479_s6.INIT=8'hF4;
  LUT3 n1483_s6 (
    .F(n1483_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1483_12),
    .I2(n1483_13) 
);
defparam n1483_s6.INIT=8'hF4;
  LUT3 n1487_s6 (
    .F(n1487_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1487_12),
    .I2(n1487_13) 
);
defparam n1487_s6.INIT=8'hF4;
  LUT3 n1491_s6 (
    .F(n1491_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1491_12),
    .I2(n1491_13) 
);
defparam n1491_s6.INIT=8'hF4;
  LUT3 n1495_s6 (
    .F(n1495_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1495_12),
    .I2(n1495_13) 
);
defparam n1495_s6.INIT=8'hF4;
  LUT3 n1499_s6 (
    .F(n1499_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1499_12),
    .I2(n1499_13) 
);
defparam n1499_s6.INIT=8'hF4;
  LUT2 n1503_s6 (
    .F(n1503_11),
    .I0(n1503_12),
    .I1(n1503_13) 
);
defparam n1503_s6.INIT=4'hE;
  LUT4 n1507_s6 (
    .F(n1507_11),
    .I0(n1507_12),
    .I1(n1507_13),
    .I2(n1507_14),
    .I3(n1507_15) 
);
defparam n1507_s6.INIT=16'h0FEE;
  LUT3 n1511_s6 (
    .F(n1511_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1511_12),
    .I2(n1511_13) 
);
defparam n1511_s6.INIT=8'hF4;
  LUT3 n1515_s6 (
    .F(n1515_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1515_12),
    .I2(n1515_13) 
);
defparam n1515_s6.INIT=8'hF4;
  LUT3 n1519_s6 (
    .F(n1519_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1519_12),
    .I2(n1519_13) 
);
defparam n1519_s6.INIT=8'hF4;
  LUT3 n1523_s6 (
    .F(n1523_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1523_12),
    .I2(n1523_13) 
);
defparam n1523_s6.INIT=8'hF4;
  LUT3 n1527_s6 (
    .F(n1527_11),
    .I0(ff_cache_vram_write_10),
    .I1(n1527_12),
    .I2(n1527_13) 
);
defparam n1527_s6.INIT=8'hF4;
  LUT4 n1531_s6 (
    .F(n1531_11),
    .I0(n1531_12),
    .I1(ff_sx[0]),
    .I2(n1531_13),
    .I3(n1531_14) 
);
defparam n1531_s6.INIT=16'hFFE0;
  LUT4 n1565_s6 (
    .F(n1565_11),
    .I0(ff_next_state_5_9),
    .I1(ff_dx[1]),
    .I2(ff_sx[1]),
    .I3(ff_xsel_1_9) 
);
defparam n1565_s6.INIT=16'hF444;
  LUT4 n1569_s6 (
    .F(n1569_11),
    .I0(ff_next_state_5_9),
    .I1(ff_dx[0]),
    .I2(ff_sx[0]),
    .I3(ff_xsel_1_9) 
);
defparam n1569_s6.INIT=16'hF444;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_sx_8_9),
    .I1(n540_8),
    .I2(ff_start) 
);
defparam ff_dx_8_s3.INIT=8'hF8;
  LUT4 n1617_s2 (
    .F(n1617_7),
    .I0(n1619_19),
    .I1(ff_cache_vram_write_10),
    .I2(n1617_8),
    .I3(ff_start) 
);
defparam n1617_s2.INIT=16'h00BF;
  LUT4 n1616_s2 (
    .F(n1616_7),
    .I0(n1619_19),
    .I1(n1616_8),
    .I2(n1616_9),
    .I3(ff_start) 
);
defparam n1616_s2.INIT=16'h00BF;
  LUT4 n1242_s2 (
    .F(n1242_7),
    .I0(n1226_9),
    .I1(n1242_8),
    .I2(ff_start),
    .I3(n1242_9) 
);
defparam n1242_s2.INIT=16'h0A03;
  LUT4 n1241_s2 (
    .F(n1241_7),
    .I0(n1225_9),
    .I1(n1241_8),
    .I2(ff_start),
    .I3(n1242_9) 
);
defparam n1241_s2.INIT=16'h0A03;
  LUT4 n1240_s2 (
    .F(n1240_7),
    .I0(w_vram_interleave),
    .I1(n1244_12),
    .I2(n1248_12),
    .I3(n1240_8) 
);
defparam n1240_s2.INIT=16'h44F0;
  LUT4 n1239_s2 (
    .F(n1239_7),
    .I0(w_vram_interleave),
    .I1(n1243_12),
    .I2(n1247_12),
    .I3(n1240_8) 
);
defparam n1239_s2.INIT=16'h44F0;
  LUT4 n1045_s2 (
    .F(n1045_7),
    .I0(n1015_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n1045_8) 
);
defparam n1045_s2.INIT=16'h0C0A;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_10),
    .I0(ff_cache_vram_write_9),
    .I1(ff_cache_flush_start_11),
    .I2(ff_cache_flush_start_12),
    .I3(ff_cache_vram_write_11) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFE00;
  LUT4 ff_count_valid_s4 (
    .F(ff_count_valid_9),
    .I0(ff_count_valid_10),
    .I1(n1537_5),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_count_valid_s4.INIT=16'hFF0B;
  LUT2 n1605_s10 (
    .F(n1605_19),
    .I0(ff_start),
    .I1(n1537_5) 
);
defparam n1605_s10.INIT=4'h1;
  LUT2 n1446_s14 (
    .F(n1446_21),
    .I0(ff_cache_flush_start_11),
    .I1(n1446_22) 
);
defparam n1446_s14.INIT=4'hE;
  LUT4 n2227_s1 (
    .F(n2227_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2227_s1.INIT=16'h1000;
  LUT3 n247_s2 (
    .F(n247_5),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n888_5) 
);
defparam n247_s2.INIT=8'hAC;
  LUT2 n247_s3 (
    .F(n247_6),
    .I0(ff_start),
    .I1(n247_7) 
);
defparam n247_s3.INIT=4'h4;
  LUT3 n248_s2 (
    .F(n248_5),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n888_5) 
);
defparam n248_s2.INIT=8'hAC;
  LUT3 n249_s2 (
    .F(n249_5),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n888_5) 
);
defparam n249_s2.INIT=8'hAC;
  LUT3 n250_s2 (
    .F(n250_5),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n888_5) 
);
defparam n250_s2.INIT=8'hAC;
  LUT3 n251_s2 (
    .F(n251_5),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n888_5) 
);
defparam n251_s2.INIT=8'hAC;
  LUT3 n252_s2 (
    .F(n252_5),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n888_5) 
);
defparam n252_s2.INIT=8'hAC;
  LUT3 n253_s2 (
    .F(n253_5),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n888_5) 
);
defparam n253_s2.INIT=8'hAC;
  LUT3 n254_s2 (
    .F(n254_5),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n888_5) 
);
defparam n254_s2.INIT=8'hAC;
  LUT3 n255_s2 (
    .F(n255_5),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n888_5) 
);
defparam n255_s2.INIT=8'hAC;
  LUT2 n287_s1 (
    .F(n287_4),
    .I0(n247_7),
    .I1(n575_8) 
);
defparam n287_s1.INIT=4'h4;
  LUT2 n540_s4 (
    .F(n540_7),
    .I0(n247_7),
    .I1(n540_9) 
);
defparam n540_s4.INIT=4'h1;
  LUT4 n540_s5 (
    .F(n540_8),
    .I0(ff_maj),
    .I1(n540_9),
    .I2(n1045_8),
    .I3(ff_start) 
);
defparam n540_s5.INIT=16'h007F;
  LUT4 n575_s2 (
    .F(n575_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2227_4) 
);
defparam n575_s2.INIT=16'h8000;
  LUT4 n575_s3 (
    .F(n575_6),
    .I0(ff_maj),
    .I1(n1045_8),
    .I2(n247_7),
    .I3(n540_9) 
);
defparam n575_s3.INIT=16'hBB0F;
  LUT4 n2422_s1 (
    .F(n2422_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2422_s1.INIT=16'h4000;
  LUT4 n887_s2 (
    .F(n887_5),
    .I0(n1345_5),
    .I1(n887_6),
    .I2(reg_nx[8]),
    .I3(n888_5) 
);
defparam n887_s2.INIT=16'hAAC3;
  LUT4 n888_s2 (
    .F(n888_5),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n888_s2.INIT=16'h4000;
  LUT2 n888_s3 (
    .F(n888_6),
    .I0(reg_nx[7]),
    .I1(n888_7) 
);
defparam n888_s3.INIT=4'h6;
  LUT4 n889_s2 (
    .F(n889_5),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(n889_6),
    .I3(reg_nx[6]) 
);
defparam n889_s2.INIT=16'hEF10;
  LUT3 n890_s2 (
    .F(n890_5),
    .I0(reg_nx[4]),
    .I1(n889_6),
    .I2(reg_nx[5]) 
);
defparam n890_s2.INIT=8'h4B;
  LUT2 n891_s2 (
    .F(n891_5),
    .I0(reg_nx[4]),
    .I1(n889_6) 
);
defparam n891_s2.INIT=4'h9;
  LUT4 n892_s2 (
    .F(n892_5),
    .I0(reg_nx[2]),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(reg_nx[3]) 
);
defparam n892_s2.INIT=16'hFE01;
  LUT3 n893_s2 (
    .F(n893_5),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]),
    .I2(reg_nx[2]) 
);
defparam n893_s2.INIT=8'hE1;
  LUT4 n894_s2 (
    .F(n894_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(n1242_9),
    .I3(n894_6) 
);
defparam n894_s2.INIT=16'h007F;
  LUT2 n895_s2 (
    .F(n895_5),
    .I0(n888_5),
    .I1(reg_nx[0]) 
);
defparam n895_s2.INIT=4'h4;
  LUT3 n929_s1 (
    .F(n929_4),
    .I0(ff_ny[6]),
    .I1(n994_4),
    .I2(n929_6) 
);
defparam n929_s1.INIT=8'h40;
  LUT4 n929_s2 (
    .F(n929_5),
    .I0(n1645_4),
    .I1(n2422_4),
    .I2(w_register_write),
    .I3(ff_start) 
);
defparam n929_s2.INIT=16'h7077;
  LUT4 n937_s1 (
    .F(n937_4),
    .I0(n1635_4),
    .I1(n2422_4),
    .I2(w_register_write),
    .I3(ff_start) 
);
defparam n937_s1.INIT=16'h7077;
  LUT2 n990_s1 (
    .F(n990_4),
    .I0(ff_ny[7]),
    .I1(n991_4) 
);
defparam n990_s1.INIT=4'h4;
  LUT4 n991_s1 (
    .F(n991_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n994_4) 
);
defparam n991_s1.INIT=16'h0100;
  LUT3 n992_s1 (
    .F(n992_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n994_4) 
);
defparam n992_s1.INIT=8'h10;
  LUT2 n993_s1 (
    .F(n993_4),
    .I0(ff_ny[4]),
    .I1(n994_4) 
);
defparam n993_s1.INIT=4'h4;
  LUT4 n994_s1 (
    .F(n994_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n994_s1.INIT=16'h0001;
  LUT3 n995_s1 (
    .F(n995_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n995_s1.INIT=8'h01;
  LUT2 n996_s1 (
    .F(n996_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n996_s1.INIT=4'h1;
  LUT3 n1046_s1 (
    .F(n1046_4),
    .I0(n1016_1),
    .I1(w_next_nyb[8]),
    .I2(n1045_8) 
);
defparam n1046_s1.INIT=8'h35;
  LUT3 n1047_s1 (
    .F(n1047_4),
    .I0(n1017_1),
    .I1(w_next_nyb[7]),
    .I2(n1045_8) 
);
defparam n1047_s1.INIT=8'h35;
  LUT3 n1048_s1 (
    .F(n1048_4),
    .I0(n1018_1),
    .I1(w_next_nyb[6]),
    .I2(n1045_8) 
);
defparam n1048_s1.INIT=8'h35;
  LUT3 n1049_s1 (
    .F(n1049_4),
    .I0(n1019_1),
    .I1(w_next_nyb[5]),
    .I2(n1045_8) 
);
defparam n1049_s1.INIT=8'h35;
  LUT3 n1050_s1 (
    .F(n1050_4),
    .I0(n1020_1),
    .I1(w_next_nyb[4]),
    .I2(n1045_8) 
);
defparam n1050_s1.INIT=8'h35;
  LUT3 n1051_s1 (
    .F(n1051_4),
    .I0(n1021_1),
    .I1(w_next_nyb[3]),
    .I2(n1045_8) 
);
defparam n1051_s1.INIT=8'h35;
  LUT3 n1052_s1 (
    .F(n1052_4),
    .I0(n1022_1),
    .I1(w_next_nyb[2]),
    .I2(n1045_8) 
);
defparam n1052_s1.INIT=8'h35;
  LUT3 n1053_s1 (
    .F(n1053_4),
    .I0(n1023_1),
    .I1(w_next_nyb[1]),
    .I2(n1045_8) 
);
defparam n1053_s1.INIT=8'h35;
  LUT3 n1054_s1 (
    .F(n1054_4),
    .I0(n1024_1),
    .I1(w_next_nyb[0]),
    .I2(n1045_8) 
);
defparam n1054_s1.INIT=8'h35;
  LUT3 n1352_s2 (
    .F(n1352_5),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n1352_s2.INIT=8'h01;
  LUT3 n1537_s1 (
    .F(n1537_4),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1537_6) 
);
defparam n1537_s1.INIT=8'h80;
  LUT4 n1537_s2 (
    .F(n1537_5),
    .I0(n1537_6),
    .I1(n1537_7),
    .I2(n1537_8),
    .I3(ff_state[1]) 
);
defparam n1537_s2.INIT=16'h0D03;
  LUT4 n1543_s2 (
    .F(n1543_5),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1543_7) 
);
defparam n1543_s2.INIT=16'h4000;
  LUT2 n1543_s3 (
    .F(n1543_6),
    .I0(ff_xsel_1_9),
    .I1(n1543_8) 
);
defparam n1543_s3.INIT=4'h1;
  LUT4 n1547_s1 (
    .F(n1547_4),
    .I0(n1352_5),
    .I1(ff_state[2]),
    .I2(n1537_6),
    .I3(ff_state[0]) 
);
defparam n1547_s1.INIT=16'h453F;
  LUT4 n1551_s1 (
    .F(n1551_4),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1537_6) 
);
defparam n1551_s1.INIT=16'h4000;
  LUT3 n1551_s2 (
    .F(n1551_5),
    .I0(n1551_6),
    .I1(ff_state[5]),
    .I2(ff_state[3]) 
);
defparam n1551_s2.INIT=8'h01;
  LUT4 n1618_s1 (
    .F(n1618_4),
    .I0(n1618_6),
    .I1(n1618_7),
    .I2(n1618_8),
    .I3(n1618_9) 
);
defparam n1618_s1.INIT=16'h4000;
  LUT4 n1618_s2 (
    .F(n1618_5),
    .I0(ff_command[1]),
    .I1(ff_command[0]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1618_s2.INIT=16'h7000;
  LUT4 n1619_s2 (
    .F(n1619_5),
    .I0(n1619_9),
    .I1(n1619_10),
    .I2(n1619_11),
    .I3(n1619_12) 
);
defparam n1619_s2.INIT=16'h1000;
  LUT4 n1619_s3 (
    .F(n1619_6),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n1619_s3.INIT=16'h8FF3;
  LUT4 n1620_s1 (
    .F(n1620_4),
    .I0(n1620_6),
    .I1(n1618_8),
    .I2(n1620_7),
    .I3(n1620_8) 
);
defparam n1620_s1.INIT=16'h4000;
  LUT3 n1620_s2 (
    .F(n1620_5),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n1620_s2.INIT=8'h0E;
  LUT3 n1621_s1 (
    .F(n1621_4),
    .I0(ff_state[1]),
    .I1(n1619_8),
    .I2(n1619_7) 
);
defparam n1621_s1.INIT=8'h10;
  LUT4 n1621_s2 (
    .F(n1621_5),
    .I0(n1621_8),
    .I1(n1621_9),
    .I2(n1621_10),
    .I3(n1621_11) 
);
defparam n1621_s2.INIT=16'h000D;
  LUT4 n1621_s3 (
    .F(n1621_6),
    .I0(ff_start),
    .I1(n1619_9),
    .I2(n1621_12),
    .I3(n1621_13) 
);
defparam n1621_s3.INIT=16'h1000;
  LUT4 n1621_s4 (
    .F(n1621_7),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_start),
    .I3(n1620_5) 
);
defparam n1621_s4.INIT=16'h3020;
  LUT3 ff_sx_8_s4 (
    .F(ff_sx_8_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_enable),
    .I2(ff_count_valid) 
);
defparam ff_sx_8_s4.INIT=8'h40;
  LUT4 ff_command_enable_s4 (
    .F(ff_command_enable_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_enable_s4.INIT=16'h0100;
  LUT4 ff_cache_vram_write_s5 (
    .F(ff_cache_vram_write_9),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_write_12) 
);
defparam ff_cache_vram_write_s5.INIT=16'h8000;
  LUT3 ff_cache_vram_write_s6 (
    .F(ff_cache_vram_write_10),
    .I0(ff_next_state_5_9),
    .I1(n1537_5),
    .I2(n1537_4) 
);
defparam ff_cache_vram_write_s6.INIT=8'h08;
  LUT2 ff_cache_vram_write_s7 (
    .F(ff_cache_vram_write_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_vram_write_s7.INIT=4'h1;
  LUT4 ff_next_state_5_s5 (
    .F(ff_next_state_5_9),
    .I0(n1543_7),
    .I1(n1352_5),
    .I2(ff_state[2]),
    .I3(ff_next_state_5_10) 
);
defparam ff_next_state_5_s5.INIT=16'h3FF1;
  LUT4 ff_xsel_1_s5 (
    .F(ff_xsel_1_9),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1352_5) 
);
defparam ff_xsel_1_s5.INIT=16'h9000;
  LUT3 n1573_s10 (
    .F(n1573_14),
    .I0(n1597_15),
    .I1(w_vram_interleave),
    .I2(n1573_18) 
);
defparam n1573_s10.INIT=8'h47;
  LUT4 n1573_s12 (
    .F(n1573_16),
    .I0(n1573_20),
    .I1(n1573_21),
    .I2(n1573_31),
    .I3(n1581_16) 
);
defparam n1573_s12.INIT=16'h0700;
  LUT4 n1573_s13 (
    .F(n1573_17),
    .I0(n1537_8),
    .I1(ff_read_byte[7]),
    .I2(ff_color[7]),
    .I3(n1573_23) 
);
defparam n1573_s13.INIT=16'h0777;
  LUT3 n1577_s10 (
    .F(n1577_14),
    .I0(w_vram_interleave),
    .I1(n1573_19),
    .I2(n1601_14) 
);
defparam n1577_s10.INIT=8'h80;
  LUT4 n1577_s11 (
    .F(n1577_15),
    .I0(ff_dx[0]),
    .I1(w_vram_interleave),
    .I2(n1577_18),
    .I3(n1577_29) 
);
defparam n1577_s11.INIT=16'hEF00;
  LUT4 n1577_s12 (
    .F(n1577_16),
    .I0(n1577_20),
    .I1(n1345_5),
    .I2(n1577_21),
    .I3(n1581_16) 
);
defparam n1577_s12.INIT=16'hBF00;
  LUT4 n1577_s13 (
    .F(n1577_17),
    .I0(n1537_8),
    .I1(ff_read_byte[6]),
    .I2(ff_color[6]),
    .I3(n1573_23) 
);
defparam n1577_s13.INIT=16'h0777;
  LUT4 n1581_s10 (
    .F(n1581_14),
    .I0(n1581_18),
    .I1(n1581_19),
    .I2(ff_logical_opration[2]),
    .I3(n1581_24) 
);
defparam n1581_s10.INIT=16'hC500;
  LUT4 n1581_s11 (
    .F(n1581_15),
    .I0(n1597_15),
    .I1(ff_read_byte[5]),
    .I2(n1345_5),
    .I3(n1581_21) 
);
defparam n1581_s11.INIT=16'h0305;
  LUT4 n1581_s12 (
    .F(n1581_16),
    .I0(n1543_7),
    .I1(n1537_6),
    .I2(n1581_22),
    .I3(ff_state[1]) 
);
defparam n1581_s12.INIT=16'hC0A0;
  LUT4 n1581_s13 (
    .F(n1581_17),
    .I0(n1537_8),
    .I1(ff_read_byte[5]),
    .I2(ff_color[5]),
    .I3(n1573_23) 
);
defparam n1581_s13.INIT=16'h0777;
  LUT4 n1585_s10 (
    .F(n1585_14),
    .I0(n1601_14),
    .I1(ff_read_byte[4]),
    .I2(n1345_5),
    .I3(n1581_21) 
);
defparam n1585_s10.INIT=16'h0305;
  LUT4 n1585_s12 (
    .F(n1585_16),
    .I0(n1537_8),
    .I1(ff_read_byte[4]),
    .I2(ff_color[4]),
    .I3(n1573_23) 
);
defparam n1585_s12.INIT=16'h0777;
  LUT4 n1589_s10 (
    .F(n1589_14),
    .I0(reg_screen_mode[3]),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]),
    .I3(w_vram_interleave) 
);
defparam n1589_s10.INIT=16'hFB0F;
  LUT4 n1589_s11 (
    .F(n1589_15),
    .I0(n1573_18),
    .I1(n1589_17),
    .I2(n1345_5),
    .I3(n1581_16) 
);
defparam n1589_s11.INIT=16'hA300;
  LUT4 n1589_s12 (
    .F(n1589_16),
    .I0(n1537_8),
    .I1(ff_read_byte[3]),
    .I2(ff_color[3]),
    .I3(n1573_23) 
);
defparam n1589_s12.INIT=16'h0777;
  LUT4 n1593_s10 (
    .F(n1593_14),
    .I0(n1577_18),
    .I1(n1593_17),
    .I2(w_vram_interleave),
    .I3(reg_screen_mode[3]) 
);
defparam n1593_s10.INIT=16'hA333;
  LUT4 n1593_s11 (
    .F(n1593_15),
    .I0(n1577_18),
    .I1(n1601_14),
    .I2(n1589_14),
    .I3(w_vram_interleave) 
);
defparam n1593_s11.INIT=16'h0305;
  LUT4 n1593_s12 (
    .F(n1593_16),
    .I0(n1537_8),
    .I1(ff_read_byte[2]),
    .I2(ff_color[2]),
    .I3(n1573_23) 
);
defparam n1593_s12.INIT=16'h0777;
  LUT4 n1597_s10 (
    .F(n1597_14),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1597_s10.INIT=16'h0733;
  LUT4 n1597_s11 (
    .F(n1597_15),
    .I0(n1597_17),
    .I1(w_status_color[1]),
    .I2(n1597_18),
    .I3(n1597_19) 
);
defparam n1597_s11.INIT=16'hC0CD;
  LUT4 n1597_s12 (
    .F(n1597_16),
    .I0(n1597_20),
    .I1(ff_read_byte[1]),
    .I2(ff_color[1]),
    .I3(n1573_23) 
);
defparam n1597_s12.INIT=16'h0BBB;
  LUT4 n1601_s10 (
    .F(n1601_14),
    .I0(n1601_16),
    .I1(w_status_color[0]),
    .I2(n1597_18),
    .I3(n1601_17) 
);
defparam n1601_s10.INIT=16'hC0CD;
  LUT4 n1601_s11 (
    .F(n1601_15),
    .I0(n1597_20),
    .I1(ff_read_byte[0]),
    .I2(ff_color[0]),
    .I3(n1573_23) 
);
defparam n1601_s11.INIT=16'h0BBB;
  LUT3 n1467_s7 (
    .F(n1467_12),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(n779_23) 
);
defparam n1467_s7.INIT=8'hAC;
  LUT4 n1467_s8 (
    .F(n1467_13),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(n1543_6),
    .I3(n779_23) 
);
defparam n1467_s8.INIT=16'h0A0C;
  LUT3 n1471_s7 (
    .F(n1471_12),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n779_23) 
);
defparam n1471_s7.INIT=8'hCA;
  LUT4 n1471_s8 (
    .F(n1471_13),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(n1543_6),
    .I3(n779_23) 
);
defparam n1471_s8.INIT=16'h0C0A;
  LUT3 n1475_s7 (
    .F(n1475_12),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n779_23) 
);
defparam n1475_s7.INIT=8'hCA;
  LUT4 n1475_s8 (
    .F(n1475_13),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(n1543_6),
    .I3(n779_23) 
);
defparam n1475_s8.INIT=16'h0C0A;
  LUT3 n1479_s7 (
    .F(n1479_12),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n779_23) 
);
defparam n1479_s7.INIT=8'hCA;
  LUT4 n1479_s8 (
    .F(n1479_13),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(n1543_6),
    .I3(n779_23) 
);
defparam n1479_s8.INIT=16'h0C0A;
  LUT3 n1483_s7 (
    .F(n1483_12),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(n779_23) 
);
defparam n1483_s7.INIT=8'hCA;
  LUT4 n1483_s8 (
    .F(n1483_13),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(n1543_6),
    .I3(n779_23) 
);
defparam n1483_s8.INIT=16'h0C0A;
  LUT3 n1487_s7 (
    .F(n1487_12),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(n779_23) 
);
defparam n1487_s7.INIT=8'hCA;
  LUT4 n1487_s8 (
    .F(n1487_13),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(n1543_6),
    .I3(n779_23) 
);
defparam n1487_s8.INIT=16'h0C0A;
  LUT3 n1491_s7 (
    .F(n1491_12),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(n779_23) 
);
defparam n1491_s7.INIT=8'hCA;
  LUT4 n1491_s8 (
    .F(n1491_13),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(n1543_6),
    .I3(n779_23) 
);
defparam n1491_s8.INIT=16'h0C0A;
  LUT3 n1495_s7 (
    .F(n1495_12),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(n779_23) 
);
defparam n1495_s7.INIT=8'hCA;
  LUT4 n1495_s8 (
    .F(n1495_13),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(n1543_6),
    .I3(n779_23) 
);
defparam n1495_s8.INIT=16'h0C0A;
  LUT3 n1499_s7 (
    .F(n1499_12),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(n779_23) 
);
defparam n1499_s7.INIT=8'hCA;
  LUT4 n1499_s8 (
    .F(n1499_13),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(n1543_6),
    .I3(n779_23) 
);
defparam n1499_s8.INIT=16'h0C0A;
  LUT4 n1503_s7 (
    .F(n1503_12),
    .I0(ff_sy[0]),
    .I1(n1503_14),
    .I2(n1543_6),
    .I3(n779_23) 
);
defparam n1503_s7.INIT=16'h0A0C;
  LUT4 n1503_s8 (
    .F(n1503_13),
    .I0(ff_dy[0]),
    .I1(n1503_15),
    .I2(ff_cache_vram_write_10),
    .I3(n779_23) 
);
defparam n1503_s8.INIT=16'h0A0C;
  LUT4 n1507_s7 (
    .F(n1507_12),
    .I0(ff_sx[6]),
    .I1(ff_sx[8]),
    .I2(n1543_6),
    .I3(w_4colors_mode_5) 
);
defparam n1507_s7.INIT=16'h0C0A;
  LUT4 n1507_s8 (
    .F(n1507_13),
    .I0(ff_dx[6]),
    .I1(ff_dx[8]),
    .I2(ff_cache_vram_write_10),
    .I3(w_4colors_mode_5) 
);
defparam n1507_s8.INIT=16'h0C0A;
  LUT4 n1507_s9 (
    .F(n1507_14),
    .I0(ff_cache_vram_write_10),
    .I1(ff_dx[7]),
    .I2(n1543_6),
    .I3(ff_sx[7]) 
);
defparam n1507_s9.INIT=16'hB0BB;
  LUT4 n1507_s10 (
    .F(n1507_15),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(w_sprite_mode2_4) 
);
defparam n1507_s10.INIT=16'h6000;
  LUT3 n1511_s7 (
    .F(n1511_12),
    .I0(n1507_15),
    .I1(ff_dx[6]),
    .I2(n1511_14) 
);
defparam n1511_s7.INIT=8'hD0;
  LUT4 n1511_s8 (
    .F(n1511_13),
    .I0(ff_sx[6]),
    .I1(n1511_15),
    .I2(n1543_6),
    .I3(n1507_15) 
);
defparam n1511_s8.INIT=16'h0A03;
  LUT3 n1515_s7 (
    .F(n1515_12),
    .I0(n1507_15),
    .I1(ff_dx[5]),
    .I2(n1515_14) 
);
defparam n1515_s7.INIT=8'hD0;
  LUT4 n1515_s8 (
    .F(n1515_13),
    .I0(ff_sx[5]),
    .I1(n1515_15),
    .I2(n1543_6),
    .I3(n1507_15) 
);
defparam n1515_s8.INIT=16'h0A0C;
  LUT3 n1519_s7 (
    .F(n1519_12),
    .I0(n1507_15),
    .I1(ff_dx[4]),
    .I2(n1519_14) 
);
defparam n1519_s7.INIT=8'hD0;
  LUT4 n1519_s8 (
    .F(n1519_13),
    .I0(ff_sx[4]),
    .I1(n1519_15),
    .I2(n1543_6),
    .I3(n1507_15) 
);
defparam n1519_s8.INIT=16'h0A0C;
  LUT3 n1523_s7 (
    .F(n1523_12),
    .I0(n1507_15),
    .I1(ff_dx[3]),
    .I2(n1523_14) 
);
defparam n1523_s7.INIT=8'hD0;
  LUT4 n1523_s8 (
    .F(n1523_13),
    .I0(ff_sx[3]),
    .I1(n1523_15),
    .I2(n1543_6),
    .I3(n1507_15) 
);
defparam n1523_s8.INIT=16'h0A0C;
  LUT3 n1527_s7 (
    .F(n1527_12),
    .I0(n1507_15),
    .I1(ff_dx[2]),
    .I2(n1527_14) 
);
defparam n1527_s7.INIT=8'hD0;
  LUT4 n1527_s8 (
    .F(n1527_13),
    .I0(ff_sx[2]),
    .I1(n1527_15),
    .I2(n1543_6),
    .I3(n1507_15) 
);
defparam n1527_s8.INIT=16'h0A0C;
  LUT4 n1531_s7 (
    .F(n1531_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam n1531_s7.INIT=16'h2C00;
  LUT4 n1531_s8 (
    .F(n1531_13),
    .I0(w_4colors_mode),
    .I1(ff_sx[2]),
    .I2(n1531_15),
    .I3(n1543_6) 
);
defparam n1531_s8.INIT=16'h000D;
  LUT4 n1531_s9 (
    .F(n1531_14),
    .I0(ff_dx[0]),
    .I1(n1531_16),
    .I2(ff_cache_vram_write_10),
    .I3(n1531_12) 
);
defparam n1531_s9.INIT=16'h030A;
  LUT4 n1617_s3 (
    .F(n1617_8),
    .I0(n1617_9),
    .I1(ff_cache_flush_start_11),
    .I2(n1618_8),
    .I3(n1543_6) 
);
defparam n1617_s3.INIT=16'h1000;
  LUT4 n1616_s3 (
    .F(n1616_8),
    .I0(ff_next_state[5]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1616_10),
    .I3(n1618_8) 
);
defparam n1616_s3.INIT=16'h4F00;
  LUT4 n1616_s4 (
    .F(n1616_9),
    .I0(n1616_11),
    .I1(n1616_12),
    .I2(n1543_5),
    .I3(n1621_11) 
);
defparam n1616_s4.INIT=16'h000D;
  LUT4 n1242_s3 (
    .F(n1242_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]),
    .I3(n1345_5) 
);
defparam n1242_s3.INIT=16'h3335;
  LUT2 n1242_s4 (
    .F(n1242_9),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave) 
);
defparam n1242_s4.INIT=4'h4;
  LUT4 n1241_s3 (
    .F(n1241_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]),
    .I3(n1345_5) 
);
defparam n1241_s3.INIT=16'h3335;
  LUT3 n1240_s3 (
    .F(n1240_8),
    .I0(ff_xsel[0]),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave) 
);
defparam n1240_s3.INIT=8'h35;
  LUT4 n1045_s3 (
    .F(n1045_8),
    .I0(w_next_nyb[2]),
    .I1(n1045_9),
    .I2(n1045_10),
    .I3(n1105_9) 
);
defparam n1045_s3.INIT=16'hBF00;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(n1352_5),
    .I1(ff_cache_flush_start_13),
    .I2(ff_cache_vram_write_12),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s7.INIT=16'h0230;
  LUT2 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_12),
    .I0(w_cache_vram_rdata_en),
    .I1(n1616_10) 
);
defparam ff_cache_flush_start_s8.INIT=4'h8;
  LUT3 ff_count_valid_s5 (
    .F(ff_count_valid_10),
    .I0(n1618_6),
    .I1(n1543_7),
    .I2(n1616_9) 
);
defparam ff_count_valid_s5.INIT=8'hE0;
  LUT4 n1446_s15 (
    .F(n1446_22),
    .I0(n1446_23),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(n1616_10) 
);
defparam n1446_s15.INIT=16'h8000;
  LUT4 n247_s4 (
    .F(n247_7),
    .I0(n247_8),
    .I1(w_next_sx[9]),
    .I2(w_next_dx[9]),
    .I3(n1621_9) 
);
defparam n247_s4.INIT=16'h0001;
  LUT4 n540_s6 (
    .F(n540_9),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n540_s6.INIT=16'h4000;
  LUT2 n887_s3 (
    .F(n887_6),
    .I0(reg_nx[7]),
    .I1(n888_7) 
);
defparam n887_s3.INIT=4'h4;
  LUT4 n888_s4 (
    .F(n888_7),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(n889_6) 
);
defparam n888_s4.INIT=16'h0100;
  LUT4 n889_s3 (
    .F(n889_6),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n889_s3.INIT=16'h0001;
  LUT3 n894_s3 (
    .F(n894_6),
    .I0(n888_5),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]) 
);
defparam n894_s3.INIT=8'h14;
  LUT4 n929_s3 (
    .F(n929_6),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[7]),
    .I3(ff_ny[8]) 
);
defparam n929_s3.INIT=16'h0001;
  LUT3 n1537_s3 (
    .F(n1537_6),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n1537_s3.INIT=8'h10;
  LUT4 n1537_s4 (
    .F(n1537_7),
    .I0(ff_state[1]),
    .I1(n1543_7),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1537_s4.INIT=16'h0EE0;
  LUT4 n1537_s5 (
    .F(n1537_8),
    .I0(n1537_9),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n1537_s5.INIT=16'h1000;
  LUT3 n1543_s4 (
    .F(n1543_7),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1543_s4.INIT=8'h10;
  LUT4 n1543_s5 (
    .F(n1543_8),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1537_6) 
);
defparam n1543_s5.INIT=16'h4200;
  LUT4 n1551_s3 (
    .F(n1551_6),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1551_s3.INIT=16'hFB2F;
  LUT4 n1618_s3 (
    .F(n1618_6),
    .I0(n1618_10),
    .I1(ff_state[5]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1618_s3.INIT=16'h4100;
  LUT3 n1618_s4 (
    .F(n1618_7),
    .I0(n1619_7),
    .I1(n1618_11),
    .I2(n1619_8) 
);
defparam n1618_s4.INIT=8'h4C;
  LUT4 n1618_s5 (
    .F(n1618_8),
    .I0(ff_command_enable_7),
    .I1(ff_cache_vram_write_9),
    .I2(n1621_9),
    .I3(n1621_8) 
);
defparam n1618_s5.INIT=16'h0BBB;
  LUT4 n1618_s6 (
    .F(n1618_9),
    .I0(ff_next_state[3]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1616_10),
    .I3(n1537_8) 
);
defparam n1618_s6.INIT=16'h004F;
  LUT3 n1619_s4 (
    .F(n1619_7),
    .I0(n1619_13),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n1619_s4.INIT=8'h10;
  LUT3 n1619_s5 (
    .F(n1619_8),
    .I0(ff_ny[9]),
    .I1(n1621_9),
    .I2(n929_4) 
);
defparam n1619_s5.INIT=8'h40;
  LUT2 n1619_s6 (
    .F(n1619_9),
    .I0(ff_command_enable_7),
    .I1(ff_cache_vram_write_9) 
);
defparam n1619_s6.INIT=4'h4;
  LUT3 n1619_s7 (
    .F(n1619_10),
    .I0(n1619_14),
    .I1(n1543_7),
    .I2(ff_cache_flush_start_11) 
);
defparam n1619_s7.INIT=8'hB8;
  LUT4 n1619_s8 (
    .F(n1619_11),
    .I0(ff_state[5]),
    .I1(n1619_15),
    .I2(n1551_5),
    .I3(n1619_16) 
);
defparam n1619_s8.INIT=16'h000B;
  LUT4 n1619_s9 (
    .F(n1619_12),
    .I0(ff_next_state[2]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1616_10),
    .I3(n1543_10) 
);
defparam n1619_s9.INIT=16'h004F;
  LUT4 n1620_s3 (
    .F(n1620_6),
    .I0(n1620_9),
    .I1(ff_state[5]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1620_s3.INIT=16'h1001;
  LUT4 n1620_s4 (
    .F(n1620_7),
    .I0(n1543_7),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1537_6) 
);
defparam n1620_s4.INIT=16'hD3D7;
  LUT4 n1620_s5 (
    .F(n1620_8),
    .I0(ff_next_state[1]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1616_10),
    .I3(n1620_10) 
);
defparam n1620_s5.INIT=16'h007F;
  LUT4 n1621_s5 (
    .F(n1621_8),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1621_14) 
);
defparam n1621_s5.INIT=16'h1000;
  LUT4 n1621_s6 (
    .F(n1621_9),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(n1621_15),
    .I3(n1621_16) 
);
defparam n1621_s6.INIT=16'h1000;
  LUT3 n1621_s7 (
    .F(n1621_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1352_5) 
);
defparam n1621_s7.INIT=8'hE0;
  LUT4 n1621_s8 (
    .F(n1621_11),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_cache_vram_write_12) 
);
defparam n1621_s8.INIT=16'h4000;
  LUT3 n1621_s9 (
    .F(n1621_12),
    .I0(n1619_14),
    .I1(n1543_7),
    .I2(n1543_5) 
);
defparam n1621_s9.INIT=8'h07;
  LUT4 n1621_s10 (
    .F(n1621_13),
    .I0(ff_next_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1616_10),
    .I3(n1543_8) 
);
defparam n1621_s10.INIT=16'h004F;
  LUT3 ff_cache_vram_write_s8 (
    .F(ff_cache_vram_write_12),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_cache_vram_write_s8.INIT=8'h80;
  LUT3 ff_next_state_5_s6 (
    .F(ff_next_state_5_10),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_next_state_5_s6.INIT=8'h3D;
  LUT3 n1573_s14 (
    .F(n1573_18),
    .I0(n1573_24),
    .I1(w_status_color[3]),
    .I2(n1597_18) 
);
defparam n1573_s14.INIT=8'hC5;
  LUT3 n1573_s15 (
    .F(n1573_19),
    .I0(w_vram_interleave),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1573_s15.INIT=8'h07;
  LUT4 n1573_s16 (
    .F(n1573_20),
    .I0(n1573_25),
    .I1(n1597_18),
    .I2(w_status_color[7]),
    .I3(n1345_5) 
);
defparam n1573_s16.INIT=16'h1F00;
  LUT4 n1573_s17 (
    .F(n1573_21),
    .I0(n1597_18),
    .I1(ff_logical_opration[2]),
    .I2(ff_source[7]),
    .I3(n1573_26) 
);
defparam n1573_s17.INIT=16'h0FFB;
  LUT4 n1573_s19 (
    .F(n1573_23),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1537_6) 
);
defparam n1573_s19.INIT=16'h1000;
  LUT4 n1577_s14 (
    .F(n1577_18),
    .I0(n1577_22),
    .I1(w_status_color[2]),
    .I2(n1577_23),
    .I3(n1597_18) 
);
defparam n1577_s14.INIT=16'hCC0D;
  LUT3 n1577_s16 (
    .F(n1577_20),
    .I0(n1577_24),
    .I1(n1597_18),
    .I2(w_status_color[6]) 
);
defparam n1577_s16.INIT=8'hE0;
  LUT4 n1577_s17 (
    .F(n1577_21),
    .I0(n1597_18),
    .I1(n1577_25),
    .I2(ff_source[6]),
    .I3(ff_logical_opration[2]) 
);
defparam n1577_s17.INIT=16'h3ECF;
  LUT4 n1581_s14 (
    .F(n1581_18),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(w_status_color[5]),
    .I3(ff_logical_opration[1]) 
);
defparam n1581_s14.INIT=16'h7CC4;
  LUT4 n1581_s15 (
    .F(n1581_19),
    .I0(n1597_18),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[5]) 
);
defparam n1581_s15.INIT=16'h03FE;
  LUT3 n1581_s17 (
    .F(n1581_21),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1581_s17.INIT=8'hBC;
  LUT3 n1581_s18 (
    .F(n1581_22),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1581_s18.INIT=8'hB4;
  LUT4 n1585_s13 (
    .F(n1585_17),
    .I0(n1585_18),
    .I1(w_status_color[4]),
    .I2(n1597_18),
    .I3(n1585_19) 
);
defparam n1585_s13.INIT=16'h3730;
  LUT4 n1589_s13 (
    .F(n1589_17),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(ff_read_byte[3]),
    .I3(w_vram_interleave) 
);
defparam n1589_s13.INIT=16'h0D03;
  LUT4 n1593_s13 (
    .F(n1593_17),
    .I0(ff_dx[1]),
    .I1(w_vram_interleave),
    .I2(ff_read_byte[2]),
    .I3(ff_dx[0]) 
);
defparam n1593_s13.INIT=16'h0C07;
  LUT4 n1597_s13 (
    .F(n1597_17),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1597_s13.INIT=16'h004F;
  LUT4 n1597_s14 (
    .F(n1597_18),
    .I0(ff_source[0]),
    .I1(ff_source[4]),
    .I2(n1597_21),
    .I3(n1597_22) 
);
defparam n1597_s14.INIT=16'h1000;
  LUT4 n1597_s15 (
    .F(n1597_19),
    .I0(n1597_23),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[1]) 
);
defparam n1597_s15.INIT=16'h14E3;
  LUT3 n1597_s16 (
    .F(n1597_20),
    .I0(n1597_14),
    .I1(n1581_16),
    .I2(n1537_8) 
);
defparam n1597_s16.INIT=8'h07;
  LUT4 n1601_s12 (
    .F(n1601_16),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1601_s12.INIT=16'h004F;
  LUT4 n1601_s13 (
    .F(n1601_17),
    .I0(n1601_18),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[0]) 
);
defparam n1601_s13.INIT=16'h14E3;
  LUT3 n1503_s9 (
    .F(n1503_14),
    .I0(ff_sx[8]),
    .I1(ff_sx[7]),
    .I2(w_4colors_mode_5) 
);
defparam n1503_s9.INIT=8'hAC;
  LUT3 n1503_s10 (
    .F(n1503_15),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(w_4colors_mode_5) 
);
defparam n1503_s10.INIT=8'hAC;
  LUT4 n1511_s9 (
    .F(n1511_14),
    .I0(ff_dx[5]),
    .I1(n1531_12),
    .I2(ff_dx[7]),
    .I3(w_4colors_mode) 
);
defparam n1511_s9.INIT=16'hE0EE;
  LUT3 n1511_s10 (
    .F(n1511_15),
    .I0(ff_sx[5]),
    .I1(ff_sx[7]),
    .I2(w_4colors_mode_5) 
);
defparam n1511_s10.INIT=8'h35;
  LUT4 n1515_s9 (
    .F(n1515_14),
    .I0(ff_dx[4]),
    .I1(n1531_12),
    .I2(ff_dx[6]),
    .I3(w_4colors_mode) 
);
defparam n1515_s9.INIT=16'hE0EE;
  LUT3 n1515_s10 (
    .F(n1515_15),
    .I0(ff_sx[4]),
    .I1(ff_sx[6]),
    .I2(w_4colors_mode_5) 
);
defparam n1515_s10.INIT=8'hCA;
  LUT4 n1519_s9 (
    .F(n1519_14),
    .I0(ff_dx[3]),
    .I1(n1531_12),
    .I2(ff_dx[5]),
    .I3(w_4colors_mode) 
);
defparam n1519_s9.INIT=16'hE0EE;
  LUT3 n1519_s10 (
    .F(n1519_15),
    .I0(ff_sx[3]),
    .I1(ff_sx[5]),
    .I2(w_4colors_mode_5) 
);
defparam n1519_s10.INIT=8'hCA;
  LUT4 n1523_s9 (
    .F(n1523_14),
    .I0(ff_dx[2]),
    .I1(n1531_12),
    .I2(ff_dx[4]),
    .I3(w_4colors_mode) 
);
defparam n1523_s9.INIT=16'hE0EE;
  LUT3 n1523_s10 (
    .F(n1523_15),
    .I0(ff_sx[2]),
    .I1(ff_sx[4]),
    .I2(w_4colors_mode_5) 
);
defparam n1523_s10.INIT=8'hCA;
  LUT4 n1527_s9 (
    .F(n1527_14),
    .I0(ff_dx[1]),
    .I1(n1531_12),
    .I2(ff_dx[3]),
    .I3(w_4colors_mode) 
);
defparam n1527_s9.INIT=16'hE0EE;
  LUT3 n1527_s10 (
    .F(n1527_15),
    .I0(ff_sx[1]),
    .I1(ff_sx[3]),
    .I2(w_4colors_mode_5) 
);
defparam n1527_s10.INIT=8'hCA;
  LUT2 n1531_s10 (
    .F(n1531_15),
    .I0(ff_sx[1]),
    .I1(n1507_15) 
);
defparam n1531_s10.INIT=4'h4;
  LUT3 n1531_s11 (
    .F(n1531_16),
    .I0(ff_dx[2]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1531_s11.INIT=8'h35;
  LUT3 n1617_s4 (
    .F(n1617_9),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_next_state[4]),
    .I2(n1616_10) 
);
defparam n1617_s4.INIT=8'hD0;
  LUT4 n1616_s5 (
    .F(n1616_10),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_write_12) 
);
defparam n1616_s5.INIT=16'h4000;
  LUT2 n1616_s6 (
    .F(n1616_11),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n1616_s6.INIT=4'h1;
  LUT4 n1616_s7 (
    .F(n1616_12),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n1616_s7.INIT=16'hB503;
  LUT3 n1045_s4 (
    .F(n1045_9),
    .I0(w_next_nyb[3]),
    .I1(w_next_nyb[4]),
    .I2(w_next_nyb[5]) 
);
defparam n1045_s4.INIT=8'h01;
  LUT4 n1045_s5 (
    .F(n1045_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[6]),
    .I3(n1045_11) 
);
defparam n1045_s5.INIT=16'h0100;
  LUT3 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[5]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam ff_cache_flush_start_s9.INIT=8'h7E;
  LUT4 n1446_s16 (
    .F(n1446_23),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n1446_s16.INIT=16'h8000;
  LUT3 n247_s5 (
    .F(n247_8),
    .I0(w_next_dx[8]),
    .I1(w_next_sx[8]),
    .I2(w_4colors_mode_5) 
);
defparam n247_s5.INIT=8'h0E;
  LUT3 n1537_s6 (
    .F(n1537_9),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1537_s6.INIT=8'hBD;
  LUT4 n1618_s7 (
    .F(n1618_10),
    .I0(ff_state[5]),
    .I1(ff_state[1]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n1618_s7.INIT=16'hFB2F;
  LUT4 n1618_s8 (
    .F(n1618_11),
    .I0(n1618_12),
    .I1(n1618_13),
    .I2(n1618_14),
    .I3(n1616_11) 
);
defparam n1618_s8.INIT=16'h0BBB;
  LUT4 n1619_s10 (
    .F(n1619_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1619_s10.INIT=16'hFBC5;
  LUT3 n1619_s11 (
    .F(n1619_14),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1619_s11.INIT=8'h10;
  LUT3 n1619_s12 (
    .F(n1619_15),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1619_s12.INIT=8'h10;
  LUT4 n1619_s13 (
    .F(n1619_16),
    .I0(n1619_17),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1619_s13.INIT=16'h0110;
  LUT4 n1620_s6 (
    .F(n1620_9),
    .I0(ff_state[4]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1620_s6.INIT=16'hFB4F;
  LUT4 n1620_s7 (
    .F(n1620_10),
    .I0(ff_state[0]),
    .I1(ff_cache_flush_start_13),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1620_s7.INIT=16'h1000;
  LUT3 n1621_s11 (
    .F(n1621_14),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1621_s11.INIT=8'h01;
  LUT3 n1621_s12 (
    .F(n1621_15),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(ff_nx[8]) 
);
defparam n1621_s12.INIT=8'h01;
  LUT4 n1621_s13 (
    .F(n1621_16),
    .I0(ff_nx[2]),
    .I1(ff_nx[3]),
    .I2(ff_nx[4]),
    .I3(ff_nx[5]) 
);
defparam n1621_s13.INIT=16'h0001;
  LUT4 n1573_s20 (
    .F(n1573_24),
    .I0(ff_logical_opration[0]),
    .I1(n1573_27),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[3]) 
);
defparam n1573_s20.INIT=16'h836E;
  LUT4 n1573_s21 (
    .F(n1573_25),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1573_s21.INIT=16'h070C;
  LUT4 n1573_s22 (
    .F(n1573_26),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1573_s22.INIT=16'hF5C3;
  LUT4 n1577_s18 (
    .F(n1577_22),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[2]),
    .I3(ff_logical_opration[2]) 
);
defparam n1577_s18.INIT=16'h004F;
  LUT4 n1577_s19 (
    .F(n1577_23),
    .I0(n1577_26),
    .I1(n1577_27),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1577_s19.INIT=16'h1312;
  LUT4 n1577_s20 (
    .F(n1577_24),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1577_s20.INIT=16'h070C;
  LUT4 n1577_s21 (
    .F(n1577_25),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1577_s21.INIT=16'hEEF0;
  LUT4 n1585_s14 (
    .F(n1585_18),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1585_s14.INIT=16'h070C;
  LUT4 n1585_s15 (
    .F(n1585_19),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[2]),
    .I2(n1585_20),
    .I3(ff_source[4]) 
);
defparam n1585_s15.INIT=16'h16FB;
  LUT3 n1597_s17 (
    .F(n1597_21),
    .I0(ff_source[5]),
    .I1(ff_source[6]),
    .I2(ff_source[7]) 
);
defparam n1597_s17.INIT=8'h01;
  LUT4 n1597_s18 (
    .F(n1597_22),
    .I0(ff_source[1]),
    .I1(ff_source[2]),
    .I2(ff_source[3]),
    .I3(ff_logical_opration[3]) 
);
defparam n1597_s18.INIT=16'h0100;
  LUT3 n1597_s19 (
    .F(n1597_23),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1597_s19.INIT=8'h7C;
  LUT3 n1601_s14 (
    .F(n1601_18),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1601_s14.INIT=8'h7C;
  LUT3 n1045_s6 (
    .F(n1045_11),
    .I0(w_next_nyb[7]),
    .I1(w_next_nyb[8]),
    .I2(w_next_nyb[9]) 
);
defparam n1045_s6.INIT=8'h01;
  LUT4 n1618_s9 (
    .F(n1618_12),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n1618_s9.INIT=16'hFEE7;
  LUT2 n1618_s10 (
    .F(n1618_13),
    .I0(ff_state[5]),
    .I1(ff_state[2]) 
);
defparam n1618_s10.INIT=4'h4;
  LUT4 n1618_s11 (
    .F(n1618_14),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1618_s11.INIT=16'h3B30;
  LUT4 n1619_s14 (
    .F(n1619_17),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1619_s14.INIT=16'hBCC5;
  LUT4 n1573_s23 (
    .F(n1573_27),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1573_s23.INIT=16'h3CA7;
  LUT2 n1577_s22 (
    .F(n1577_26),
    .I0(ff_source[2]),
    .I1(ff_logical_opration[2]) 
);
defparam n1577_s22.INIT=4'h9;
  LUT4 n1577_s23 (
    .F(n1577_27),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[2]) 
);
defparam n1577_s23.INIT=16'h7C00;
  LUT3 n1585_s16 (
    .F(n1585_20),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[4]),
    .I2(ff_logical_opration[1]) 
);
defparam n1585_s16.INIT=8'h3A;
  LUT4 n1537_s7 (
    .F(n1537_11),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1537_6),
    .I3(n1537_5) 
);
defparam n1537_s7.INIT=16'h80FF;
  LUT4 n1551_s4 (
    .F(n1551_8),
    .I0(n1551_4),
    .I1(n1551_6),
    .I2(ff_state[5]),
    .I3(ff_state[3]) 
);
defparam n1551_s4.INIT=16'hAAAB;
  LUT4 n575_s4 (
    .F(n575_8),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_enable),
    .I3(ff_count_valid) 
);
defparam n575_s4.INIT=16'h1000;
  LUT4 ff_sx_8_s5 (
    .F(ff_sx_8_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_enable),
    .I3(ff_count_valid) 
);
defparam ff_sx_8_s5.INIT=16'hBAAA;
  LUT4 n1619_s15 (
    .F(n1619_19),
    .I0(n1619_13),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n1619_8) 
);
defparam n1619_s15.INIT=16'h1000;
  LUT4 n1573_s24 (
    .F(n1573_29),
    .I0(n1345_5),
    .I1(w_vram_interleave),
    .I2(ff_dx[1]),
    .I3(ff_dx[0]) 
);
defparam n1573_s24.INIT=16'h0015;
  LUT4 n295_s1 (
    .F(n295_5),
    .I0(n2227_4),
    .I1(n1635_4),
    .I2(n247_7),
    .I3(n575_8) 
);
defparam n295_s1.INIT=16'h8F88;
  LUT4 n287_s2 (
    .F(n287_6),
    .I0(n2227_4),
    .I1(n1645_4),
    .I2(n247_7),
    .I3(n575_8) 
);
defparam n287_s2.INIT=16'h8F88;
  LUT4 ff_cache_vram_wdata_7_s5 (
    .F(ff_cache_vram_wdata_7_10),
    .I0(ff_cache_vram_write_9),
    .I1(n1537_11),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s5.INIT=16'h000E;
  LUT4 n2534_s1 (
    .F(n2534_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2422_4) 
);
defparam n2534_s1.INIT=16'h4000;
  LUT4 n2422_s2 (
    .F(n2422_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2422_4) 
);
defparam n2422_s2.INIT=16'h1000;
  LUT4 n2227_s2 (
    .F(n2227_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2227_4) 
);
defparam n2227_s2.INIT=16'h1000;
  LUT4 n1543_s6 (
    .F(n1543_10),
    .I0(ff_state[1]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1543_s6.INIT=16'h0002;
  LUT4 n894_s4 (
    .F(n894_8),
    .I0(n894_5),
    .I1(n867_2),
    .I2(ff_start),
    .I3(n247_7) 
);
defparam n894_s4.INIT=16'hACAA;
  LUT4 n887_s4 (
    .F(n887_8),
    .I0(n887_5),
    .I1(n860_2),
    .I2(ff_start),
    .I3(n247_7) 
);
defparam n887_s4.INIT=16'h5C55;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(w_next_sx[0]),
    .I1(n255_5),
    .I2(ff_start),
    .I3(n247_7) 
);
defparam n255_s3.INIT=16'hCACC;
  LUT4 n254_s3 (
    .F(n254_7),
    .I0(w_next_sx[1]),
    .I1(n254_5),
    .I2(ff_start),
    .I3(n247_7) 
);
defparam n254_s3.INIT=16'hCACC;
  LUT4 n253_s3 (
    .F(n253_7),
    .I0(w_next_sx[2]),
    .I1(n253_5),
    .I2(ff_start),
    .I3(n247_7) 
);
defparam n253_s3.INIT=16'hCACC;
  LUT4 n252_s3 (
    .F(n252_7),
    .I0(w_next_sx[3]),
    .I1(n252_5),
    .I2(ff_start),
    .I3(n247_7) 
);
defparam n252_s3.INIT=16'hCACC;
  LUT4 n251_s3 (
    .F(n251_7),
    .I0(w_next_sx[4]),
    .I1(n251_5),
    .I2(ff_start),
    .I3(n247_7) 
);
defparam n251_s3.INIT=16'hCACC;
  LUT4 n250_s3 (
    .F(n250_7),
    .I0(w_next_sx[5]),
    .I1(n250_5),
    .I2(ff_start),
    .I3(n247_7) 
);
defparam n250_s3.INIT=16'hCACC;
  LUT4 n249_s3 (
    .F(n249_7),
    .I0(w_next_sx[6]),
    .I1(n249_5),
    .I2(ff_start),
    .I3(n247_7) 
);
defparam n249_s3.INIT=16'hCACC;
  LUT4 n248_s3 (
    .F(n248_7),
    .I0(w_next_sx[7]),
    .I1(n248_5),
    .I2(ff_start),
    .I3(n247_7) 
);
defparam n248_s3.INIT=16'hCACC;
  LUT4 n247_s6 (
    .F(n247_10),
    .I0(w_next_sx[8]),
    .I1(n247_5),
    .I2(ff_start),
    .I3(n247_7) 
);
defparam n247_s6.INIT=16'hCACC;
  LUT4 n1290_s3 (
    .F(n1290_9),
    .I0(ff_cache_vram_write_10),
    .I1(ff_xsel_1_9),
    .I2(n1543_8),
    .I3(ff_cache_vram_valid) 
);
defparam n1290_s3.INIT=16'h00FD;
  LUT3 w_next_2_s3 (
    .F(w_next[2]),
    .I0(w_next[0]),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam w_next_2_s3.INIT=8'h10;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1236_s4 (
    .F(n1236_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1236_s4.INIT=16'h0800;
  LUT4 n1235_s4 (
    .F(n1235_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1235_s4.INIT=16'h0800;
  LUT4 n1238_s4 (
    .F(n1238_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1238_s4.INIT=16'h0800;
  LUT4 n1237_s4 (
    .F(n1237_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1237_s4.INIT=16'h0800;
  LUT4 n1581_s19 (
    .F(n1581_24),
    .I0(n1597_18),
    .I1(w_status_color[5]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1581_s19.INIT=16'h7000;
  LUT4 n1577_s24 (
    .F(n1577_29),
    .I0(n1573_19),
    .I1(ff_read_byte[6]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1577_s24.INIT=16'h0BBB;
  LUT4 n1573_s25 (
    .F(n1573_31),
    .I0(ff_read_byte[7]),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(n1573_19) 
);
defparam n1573_s25.INIT=16'h0015;
  LUT3 n1585_s17 (
    .F(n1585_22),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(n1585_17) 
);
defparam n1585_s17.INIT=8'h80;
  LUT4 w_next_0_s1 (
    .F(w_next[0]),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_0_s1.INIT=16'h8FFF;
  LUT4 n1243_s4 (
    .F(n1243_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1243_s4.INIT=16'h0A0C;
  LUT2 n1243_s5 (
    .F(n1243_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n1243_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1244_s4 (
    .F(n1244_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1244_s4.INIT=16'h0C0A;
  LUT2 n1244_s5 (
    .F(n1244_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n1244_s5.INIT=4'h4;
  LUT4 n1245_s4 (
    .F(n1245_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1245_s4.INIT=16'h0C0A;
  LUT4 n1246_s4 (
    .F(n1246_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1246_s4.INIT=16'h0C0A;
  LUT4 n1247_s4 (
    .F(n1247_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1247_s4.INIT=16'h0C0A;
  LUT2 n1247_s5 (
    .F(n1247_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1247_s5.INIT=4'h4;
  LUT4 n1248_s4 (
    .F(n1248_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1248_s4.INIT=16'h0C0A;
  LUT2 n1248_s5 (
    .F(n1248_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1248_s5.INIT=4'h4;
  LUT4 n1249_s4 (
    .F(n1249_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1249_s4.INIT=16'h0C0A;
  LUT4 n1250_s4 (
    .F(n1250_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1250_s4.INIT=16'h0C0A;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2228_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2228_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2228_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2228_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2228_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2228_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2228_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2228_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2290_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2291_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2291_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2291_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2291_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2291_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2291_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2291_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2291_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2422_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2423_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2423_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2423_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2423_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2423_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2423_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2423_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2423_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2534_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2534_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2534_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2534_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2534_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2534_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2534_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2534_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n2534_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1467_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1471_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1475_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1479_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1483_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1487_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1491_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1495_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1499_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1503_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1507_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1511_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1515_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1519_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1523_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1527_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1531_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1446_21),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1290_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1537_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1573_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1577_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1581_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1585_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1589_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1593_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1597_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1601_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1657_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1658_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1659_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1660_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1661_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1662_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1663_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1664_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1352_4),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1543_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1547_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1551_8),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1555_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1559_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1565_11),
    .CLK(clk85m),
    .CE(ff_xsel_1_8) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1569_11),
    .CLK(clk85m),
    .CE(ff_xsel_1_8) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2227_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_8_s1 (
    .Q(ff_sx[8]),
    .D(n247_10),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(ff_sx[7]),
    .D(n248_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(ff_sx[6]),
    .D(n249_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(ff_sx[5]),
    .D(n250_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(ff_sx[4]),
    .D(n251_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(ff_sx[3]),
    .D(n252_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(ff_sx[2]),
    .D(n253_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(ff_sx[1]),
    .D(n254_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(ff_sx[0]),
    .D(n255_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n335_3),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n336_3),
    .CLK(clk85m),
    .CE(n287_6),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n337_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n338_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n339_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n340_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n341_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n342_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n343_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n344_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n658_3),
    .CLK(clk85m),
    .CE(n575_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n659_3),
    .CLK(clk85m),
    .CE(n575_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n660_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n661_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n662_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n663_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n664_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n665_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n666_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n667_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n887_8),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n888_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n889_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n890_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n891_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n892_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n893_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n894_8),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n895_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n989_3),
    .CLK(clk85m),
    .CE(n929_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n990_3),
    .CLK(clk85m),
    .CE(n929_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n991_3),
    .CLK(clk85m),
    .CE(n937_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n992_3),
    .CLK(clk85m),
    .CE(n937_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n993_3),
    .CLK(clk85m),
    .CE(n937_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n994_3),
    .CLK(clk85m),
    .CE(n937_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n995_3),
    .CLK(clk85m),
    .CE(n937_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n996_3),
    .CLK(clk85m),
    .CE(n937_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n997_3),
    .CLK(clk85m),
    .CE(n937_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n998_3),
    .CLK(clk85m),
    .CE(n937_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1045_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1046_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1047_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1048_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1049_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1050_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1051_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1052_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1053_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1054_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_6),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1235_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1236_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1237_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1238_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1239_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1240_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1241_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1242_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1616_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1617_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_4_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1618_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1619_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_2_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1620_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1621_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1605_19),
    .CLK(clk85m),
    .CE(ff_count_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_count_valid_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n540_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n541_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n542_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n543_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n544_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n545_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n546_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n547_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n548_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1243_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1244_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1245_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1246_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1247_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1248_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1249_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1250_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(ff_sx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(ff_sx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(ff_sx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(ff_sx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(ff_sx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(ff_sx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(ff_sx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(ff_sx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(ff_sx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1024_s (
    .SUM(n1024_1),
    .COUT(n1024_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1024_s.ALU_MODE=0;
  ALU n1023_s (
    .SUM(n1023_1),
    .COUT(n1023_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1024_2) 
);
defparam n1023_s.ALU_MODE=0;
  ALU n1022_s (
    .SUM(n1022_1),
    .COUT(n1022_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1023_2) 
);
defparam n1022_s.ALU_MODE=0;
  ALU n1021_s (
    .SUM(n1021_1),
    .COUT(n1021_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1022_2) 
);
defparam n1021_s.ALU_MODE=0;
  ALU n1020_s (
    .SUM(n1020_1),
    .COUT(n1020_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1021_2) 
);
defparam n1020_s.ALU_MODE=0;
  ALU n1019_s (
    .SUM(n1019_1),
    .COUT(n1019_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1020_2) 
);
defparam n1019_s.ALU_MODE=0;
  ALU n1018_s (
    .SUM(n1018_1),
    .COUT(n1018_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1019_2) 
);
defparam n1018_s.ALU_MODE=0;
  ALU n1017_s (
    .SUM(n1017_1),
    .COUT(n1017_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1018_2) 
);
defparam n1017_s.ALU_MODE=0;
  ALU n1016_s (
    .SUM(n1016_1),
    .COUT(n1016_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1017_2) 
);
defparam n1016_s.ALU_MODE=0;
  ALU n1015_s (
    .SUM(n1015_1),
    .COUT(n1015_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1016_2) 
);
defparam n1015_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1105_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n868_s (
    .SUM(n868_2),
    .COUT(n868_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n868_s.ALU_MODE=1;
  ALU n867_s (
    .SUM(n867_2),
    .COUT(n867_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n868_3) 
);
defparam n867_s.ALU_MODE=1;
  ALU n866_s (
    .SUM(n866_2),
    .COUT(n866_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n867_3) 
);
defparam n866_s.ALU_MODE=1;
  ALU n865_s (
    .SUM(n865_2),
    .COUT(n865_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n866_3) 
);
defparam n865_s.ALU_MODE=1;
  ALU n864_s (
    .SUM(n864_2),
    .COUT(n864_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n865_3) 
);
defparam n864_s.ALU_MODE=1;
  ALU n863_s (
    .SUM(n863_2),
    .COUT(n863_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n864_3) 
);
defparam n863_s.ALU_MODE=1;
  ALU n862_s (
    .SUM(n862_2),
    .COUT(n862_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n863_3) 
);
defparam n862_s.ALU_MODE=1;
  ALU n861_s (
    .SUM(n861_2),
    .COUT(n861_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n862_3) 
);
defparam n861_s.ALU_MODE=1;
  ALU n860_s (
    .SUM(n860_2),
    .COUT(n860_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n861_3) 
);
defparam n860_s.ALU_MODE=1;
  MUX2_LUT5 n1225_s5 (
    .O(n1225_9),
    .I0(n1225_6),
    .I1(n1225_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1226_s5 (
    .O(n1226_9),
    .I0(n1226_6),
    .I1(n1226_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .n354_9(n354_9),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_busy(ff_busy),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_vram_interleave,
  w_pulse1,
  ff_reset_n2_1,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  reg_sprite_disable,
  ff_screen_h_in_active_12,
  ff_vram_valid,
  w_ic_vram_valid,
  w_command_vram_valid,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_screen_mode_vram_address,
  w_ic_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n127_3,
  n354_9,
  ff_vram_wdata_mask_3_7,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_vram_interleave;
input w_pulse1;
input ff_reset_n2_1;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input reg_sprite_disable;
input ff_screen_h_in_active_12;
input ff_vram_valid;
input w_ic_vram_valid;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_screen_mode_vram_address;
input [16:0] w_ic_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n127_3;
output n354_9;
output ff_vram_wdata_mask_3_7;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n186_4;
wire n186_5;
wire n354_6;
wire n354_7;
wire n354_8;
wire n355_6;
wire n355_7;
wire n356_6;
wire n356_7;
wire n357_6;
wire n357_7;
wire n358_6;
wire n358_7;
wire n359_6;
wire n359_7;
wire n360_6;
wire n360_7;
wire n361_6;
wire n361_7;
wire n362_6;
wire n362_7;
wire n363_6;
wire n363_7;
wire n364_6;
wire n364_7;
wire n365_6;
wire n365_7;
wire n366_6;
wire n366_7;
wire n367_6;
wire n367_7;
wire n368_6;
wire n368_7;
wire n369_6;
wire n369_7;
wire n369_8;
wire n369_9;
wire n370_6;
wire n370_7;
wire ff_vram_wdata_mask_3_6;
wire n354_10;
wire n354_11;
wire n354_12;
wire n355_8;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire n367_8;
wire n368_8;
wire n369_10;
wire ff_vram_write_9;
wire n371_10;
wire n371_12;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n127_s0.INIT=8'h80;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(w_cpu_vram_address[1]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n127_3) 
);
defparam n185_s0.INIT=16'h77F0;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n186_4),
    .I1(n186_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n127_3) 
);
defparam n186_s0.INIT=16'hBBB0;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n127_3),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n187_s0.INIT=16'hFF0E;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n127_3),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n186_4),
    .I3(n186_5) 
);
defparam n188_s0.INIT=16'hFFF4;
  LUT4 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8),
    .I3(n354_9) 
);
defparam n354_s2.INIT=16'h0FEE;
  LUT4 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n355_7),
    .I2(n190_4),
    .I3(n354_9) 
);
defparam n355_s2.INIT=16'hF011;
  LUT4 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n356_7),
    .I2(n191_4),
    .I3(n354_9) 
);
defparam n356_s2.INIT=16'hF011;
  LUT4 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n357_7),
    .I2(n192_4),
    .I3(n354_9) 
);
defparam n357_s2.INIT=16'hF011;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n358_7),
    .I2(n193_4),
    .I3(n354_9) 
);
defparam n358_s2.INIT=16'hF011;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n359_7),
    .I2(n194_4),
    .I3(n354_9) 
);
defparam n359_s2.INIT=16'hF011;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n360_7),
    .I2(n195_4),
    .I3(n354_9) 
);
defparam n360_s2.INIT=16'hF011;
  LUT4 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n361_7),
    .I2(n196_4),
    .I3(n354_9) 
);
defparam n361_s2.INIT=16'hF011;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n362_7),
    .I2(n197_4),
    .I3(n354_9) 
);
defparam n362_s2.INIT=16'hF011;
  LUT4 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n363_7),
    .I2(n198_4),
    .I3(n354_9) 
);
defparam n363_s2.INIT=16'hF011;
  LUT4 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n364_7),
    .I2(n199_4),
    .I3(n354_9) 
);
defparam n364_s2.INIT=16'hF011;
  LUT4 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n365_7),
    .I2(n200_4),
    .I3(n354_9) 
);
defparam n365_s2.INIT=16'hF011;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n366_7),
    .I2(n201_4),
    .I3(n354_9) 
);
defparam n366_s2.INIT=16'hF011;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n367_7),
    .I2(n202_4),
    .I3(n354_9) 
);
defparam n367_s2.INIT=16'hF011;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n203_4),
    .I3(n354_9) 
);
defparam n368_s2.INIT=16'hF011;
  LUT4 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n369_8),
    .I3(n369_9) 
);
defparam n369_s2.INIT=16'h110F;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n370_6),
    .I1(n370_7),
    .I2(n186_4),
    .I3(n354_9) 
);
defparam n370_s2.INIT=16'hF0EE;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n354_9),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(n354_9),
    .I2(ff_vram_wdata_mask_3_6) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'h7F;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_3),
    .I1(n369_9),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_3),
    .I3(n354_9) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n369_9),
    .I1(n127_3),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n127_3),
    .I1(ff_sdr_ready),
    .I2(n354_9) 
);
defparam n34_s5.INIT=8'h40;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n185_s1.INIT=8'hAC;
  LUT4 n186_s1 (
    .F(n186_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n186_s1.INIT=16'hAC00;
  LUT4 n186_s2 (
    .F(n186_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n186_s2.INIT=16'hAC00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(w_screen_mode_vram_address[16]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n354_10) 
);
defparam n354_s3.INIT=16'h2023;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n354_s4.INIT=16'hAC00;
  LUT4 n354_s5 (
    .F(n354_8),
    .I0(w_command_vram_address[16]),
    .I1(n354_11),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n354_s5.INIT=16'h3CF5;
  LUT4 n354_s6 (
    .F(n354_9),
    .I0(reg_sprite_disable),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_vram_valid),
    .I3(n354_12) 
);
defparam n354_s6.INIT=16'hEF00;
  LUT4 n355_s3 (
    .F(n355_6),
    .I0(w_screen_mode_vram_address[16]),
    .I1(n354_10),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n355_s3.INIT=16'h5C00;
  LUT4 n355_s4 (
    .F(n355_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n355_8) 
);
defparam n355_s4.INIT=16'h1310;
  LUT4 n356_s3 (
    .F(n356_6),
    .I0(w_screen_mode_vram_address[15]),
    .I1(n355_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n356_s3.INIT=16'h5C00;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n356_8) 
);
defparam n356_s4.INIT=16'h1310;
  LUT4 n357_s3 (
    .F(n357_6),
    .I0(w_screen_mode_vram_address[14]),
    .I1(n356_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n357_s3.INIT=16'h5C00;
  LUT4 n357_s4 (
    .F(n357_7),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n357_8) 
);
defparam n357_s4.INIT=16'h1310;
  LUT4 n358_s3 (
    .F(n358_6),
    .I0(w_screen_mode_vram_address[13]),
    .I1(n357_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n358_s3.INIT=16'h5C00;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n358_8) 
);
defparam n358_s4.INIT=16'h1310;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(w_screen_mode_vram_address[12]),
    .I1(n358_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n359_s3.INIT=16'h5C00;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n359_8) 
);
defparam n359_s4.INIT=16'h1310;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(w_screen_mode_vram_address[11]),
    .I1(n359_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n360_s3.INIT=16'h5C00;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n360_8) 
);
defparam n360_s4.INIT=16'h1310;
  LUT4 n361_s3 (
    .F(n361_6),
    .I0(w_screen_mode_vram_address[10]),
    .I1(n360_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n361_s3.INIT=16'h5C00;
  LUT4 n361_s4 (
    .F(n361_7),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n361_8) 
);
defparam n361_s4.INIT=16'h1310;
  LUT4 n362_s3 (
    .F(n362_6),
    .I0(w_screen_mode_vram_address[9]),
    .I1(n361_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n362_s3.INIT=16'h5C00;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n362_8) 
);
defparam n362_s4.INIT=16'h1310;
  LUT4 n363_s3 (
    .F(n363_6),
    .I0(w_screen_mode_vram_address[8]),
    .I1(n362_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n363_s3.INIT=16'h5C00;
  LUT4 n363_s4 (
    .F(n363_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n363_8) 
);
defparam n363_s4.INIT=16'h1310;
  LUT4 n364_s3 (
    .F(n364_6),
    .I0(w_screen_mode_vram_address[7]),
    .I1(n363_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n364_s3.INIT=16'h5C00;
  LUT4 n364_s4 (
    .F(n364_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n364_8) 
);
defparam n364_s4.INIT=16'h1310;
  LUT4 n365_s3 (
    .F(n365_6),
    .I0(w_screen_mode_vram_address[6]),
    .I1(n364_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n365_s3.INIT=16'h5C00;
  LUT4 n365_s4 (
    .F(n365_7),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n365_8) 
);
defparam n365_s4.INIT=16'h1310;
  LUT4 n366_s3 (
    .F(n366_6),
    .I0(w_screen_mode_vram_address[5]),
    .I1(n365_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n366_s3.INIT=16'h5C00;
  LUT4 n366_s4 (
    .F(n366_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n366_8) 
);
defparam n366_s4.INIT=16'h1310;
  LUT4 n367_s3 (
    .F(n367_6),
    .I0(w_screen_mode_vram_address[4]),
    .I1(n366_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n367_s3.INIT=16'h5C00;
  LUT4 n367_s4 (
    .F(n367_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_vram_interleave),
    .I2(n369_9),
    .I3(n367_8) 
);
defparam n367_s4.INIT=16'h1310;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(n368_8),
    .I1(w_screen_mode_vram_address[2]),
    .I2(w_vram_interleave),
    .I3(n369_9) 
);
defparam n368_s3.INIT=16'h030A;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(w_screen_mode_vram_address[3]),
    .I1(n367_8),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n368_s4.INIT=16'h5C00;
  LUT4 n369_s3 (
    .F(n369_6),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(w_screen_mode_vram_valid) 
);
defparam n369_s3.INIT=16'h5300;
  LUT3 n369_s4 (
    .F(n369_7),
    .I0(n369_10),
    .I1(w_screen_mode_vram_valid),
    .I2(n186_5) 
);
defparam n369_s4.INIT=8'h01;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(n368_8),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_interleave) 
);
defparam n369_s5.INIT=8'hA3;
  LUT4 n369_s6 (
    .F(n369_9),
    .I0(reg_sprite_disable),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_vram_valid),
    .I3(w_ic_vram_valid) 
);
defparam n369_s6.INIT=16'h00EF;
  LUT4 n370_s3 (
    .F(n370_6),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_interleave),
    .I3(n369_9) 
);
defparam n370_s3.INIT=16'h0A0C;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n369_9),
    .I3(w_vram_interleave) 
);
defparam n370_s4.INIT=16'hCA00;
  LUT4 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(ff_vram_refresh),
    .I1(w_pre_vram_refresh),
    .I2(n127_3),
    .I3(ff_vram_wdata_mask_3_7) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=16'h00EF;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s7.INIT=8'h07;
  LUT3 n354_s8 (
    .F(n354_11),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s8.INIT=8'hC5;
  LUT2 n354_s9 (
    .F(n354_12),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid) 
);
defparam n354_s9.INIT=4'h1;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s5.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s5.INIT=8'h07;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s5.INIT=8'h07;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s5.INIT=8'h07;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s5.INIT=8'h07;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s5.INIT=8'h07;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s5.INIT=8'h07;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s5.INIT=8'h07;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s5.INIT=8'h07;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s5.INIT=8'h07;
  LUT3 n369_s7 (
    .F(n369_10),
    .I0(n127_3),
    .I1(w_vram_interleave),
    .I2(w_command_vram_address[2]) 
);
defparam n369_s7.INIT=8'h40;
  LUT4 ff_vram_wdata_mask_3_s4 (
    .F(ff_vram_wdata_mask_3_7),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n602_3) 
);
defparam ff_vram_wdata_mask_3_s4.INIT=16'h1000;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n354_9),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 n371_s4 (
    .F(n371_10),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n354_9),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n371_s4.INIT=16'h0700;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s5 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s5.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_3) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  n1345_5,
  w_palette_valid,
  n1449_11,
  ff_screen_h_in_active_12,
  ff_next_vram4_7_12,
  w_vram_interleave,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  w_sprite_display_color,
  reg_backdrop_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n240_4,
  ff_display_color_7_9,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input n1345_5;
input w_palette_valid;
input n1449_11;
input ff_screen_h_in_active_12;
input ff_next_vram4_7_12;
input w_vram_interleave;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_sprite_display_color;
input [3:0] reg_backdrop_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n240_4;
output ff_display_color_7_9;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n288_3;
wire n366_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_29;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n367_4;
wire n197_6;
wire n197_7;
wire n196_6;
wire n196_7;
wire n195_6;
wire n195_7;
wire n194_6;
wire n199_6;
wire n197_10;
wire n196_8;
wire n195_9;
wire n199_7;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_9;
wire n288_6;
wire n197_12;
wire n195_11;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n197_14;
wire n367_6;
wire n365_5;
wire n364_5;
wire n363_5;
wire n362_5;
wire n361_5;
wire n360_5;
wire n240_6;
wire n22_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[3]),
    .I2(n127_4),
    .I3(n127_5) 
);
defparam n127_s0.INIT=16'hEFFF;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=16'h44F0;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(ff_display_color[0]) 
);
defparam n256_s1.INIT=4'hE;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_6),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n288_s0.INIT=16'h1000;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(n1345_5),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_5) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_6),
    .I2(ff_display_color_7_9),
    .I3(n1345_5) 
);
defparam ff_display_color_7_s3.INIT=16'hFF10;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n1345_5),
    .I2(n288_6),
    .I3(ff_display_color_7_9) 
);
defparam n216_s2.INIT=16'h0100;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_29),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n197_s1 (
    .F(n197_5),
    .I0(n197_6),
    .I1(n197_7),
    .I2(w_screen_mode_display_color[0]),
    .I3(n197_14) 
);
defparam n197_s1.INIT=16'h11F0;
  LUT4 n196_s1 (
    .F(n196_5),
    .I0(n196_6),
    .I1(n196_7),
    .I2(w_screen_mode_display_color[1]),
    .I3(n197_14) 
);
defparam n196_s1.INIT=16'hEEF0;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(w_screen_mode_display_color[2]),
    .I2(n195_7),
    .I3(n195_11) 
);
defparam n195_s1.INIT=16'h8F88;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n195_6),
    .I1(w_screen_mode_display_color[3]),
    .I2(n194_6),
    .I3(n195_11) 
);
defparam n194_s1.INIT=16'h8F88;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[5]),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color[7]) 
);
defparam n127_s1.INIT=8'h01;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color[2]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s1.INIT=16'h0100;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n249_s1.INIT=8'h0E;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT2 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s4.INIT=4'h1;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n197_12),
    .I3(n199_6) 
);
defparam n197_s2.INIT=16'h5300;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n177_3),
    .I1(n197_10),
    .I2(n199_6),
    .I3(n1449_11) 
);
defparam n197_s3.INIT=16'h0C05;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n197_12),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s2.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n176_3),
    .I1(n196_8),
    .I2(n199_6),
    .I3(n1449_11) 
);
defparam n196_s3.INIT=16'h030A;
  LUT3 n195_s2 (
    .F(n195_6),
    .I0(n199_6),
    .I1(ff_screen_h_in_active_12),
    .I2(n197_12) 
);
defparam n195_s2.INIT=8'h0D;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[2]),
    .I2(reg_backdrop_color[2]),
    .I3(n195_9) 
);
defparam n195_s3.INIT=16'h0777;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(w_sprite_display_color_en),
    .I1(w_sprite_display_color[3]),
    .I2(reg_backdrop_color[3]),
    .I3(n195_9) 
);
defparam n194_s2.INIT=16'h0777;
  LUT4 n199_s3 (
    .F(n199_6),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n199_7),
    .I3(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=16'hEF00;
  LUT3 n197_s6 (
    .F(n197_10),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_mode_display_color[0]) 
);
defparam n197_s6.INIT=8'h0B;
  LUT3 n196_s4 (
    .F(n196_8),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_mode_display_color[1]) 
);
defparam n196_s4.INIT=8'h0B;
  LUT2 n195_s5 (
    .F(n195_9),
    .I0(n127_3),
    .I1(n199_6) 
);
defparam n195_s5.INIT=4'h1;
  LUT3 n199_s4 (
    .F(n199_7),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n199_s4.INIT=8'h01;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n197_14),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n197_14),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n197_14),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s5 (
    .F(n199_9),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n197_14),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s5.INIT=16'h4F00;
  LUT3 n288_s2 (
    .F(n288_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(ff_next_vram4_7_12),
    .I2(w_4colors_mode_5) 
);
defparam n288_s2.INIT=8'h02;
  LUT3 n197_s7 (
    .F(n197_12),
    .I0(n1449_11),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam n197_s7.INIT=8'h10;
  LUT3 n195_s6 (
    .F(n195_11),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(n197_14) 
);
defparam n195_s6.INIT=8'hB0;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n197_s8 (
    .F(n197_14),
    .I0(n199_6),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_interleave),
    .I3(ff_screen_h_in_active_12) 
);
defparam n197_s8.INIT=16'h00BF;
  LUT4 n367_s2 (
    .F(n367_6),
    .I0(ff_display_color256[0]),
    .I1(n367_4),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n367_s2.INIT=16'hACCC;
  LUT4 n365_s1 (
    .F(n365_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n365_s1.INIT=16'hCAAA;
  LUT4 n364_s1 (
    .F(n364_5),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n364_s1.INIT=16'hCAAA;
  LUT4 n363_s1 (
    .F(n363_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n363_s1.INIT=16'hACCC;
  LUT4 n362_s1 (
    .F(n362_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n362_s1.INIT=16'hCAAA;
  LUT4 n361_s1 (
    .F(n361_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n361_s1.INIT=16'hACCC;
  LUT4 n360_s1 (
    .F(n360_5),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n360_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT3 n240_s2 (
    .F(n240_6),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave),
    .I2(n240_4) 
);
defparam n240_s2.INIT=8'h80;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_6),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_9),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_29),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_even_we_4) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_even_we_4) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_even_we_4,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input [11:0] w_h_count;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output w_even_we_4;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n7_7;
wire n6_7;
wire n5_5;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_even_we_4) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_even_we_4) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT4 n7_s3 (
    .F(n7_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s3.INIT=16'h7F80;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT3 w_even_we_s1 (
    .F(w_even_we_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_even_we_s1.INIT=8'h80;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_12818_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_12818_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_12818_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12818_DIAREG_G[22]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12818_DIAREG_G[21]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12818_DIAREG_G[20]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12818_DIAREG_G[19]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12818_DIAREG_G[18]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12818_DIAREG_G[17]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12818_DIAREG_G[16]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12818_DIAREG_G[15]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12818_DIAREG_G[14]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12818_DIAREG_G[13]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12818_DIAREG_G[12]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12818_DIAREG_G[11]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12818_DIAREG_G[10]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12818_DIAREG_G[9]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12818_DIAREG_G[8]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12818_DIAREG_G[7]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12818_DIAREG_G[6]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12818_DIAREG_G[5]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12818_DIAREG_G[4]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12818_DIAREG_G[3]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12818_DIAREG_G[2]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12818_DIAREG_G[1]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_12818_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12818_DIAREG_G[23]),
    .I2(ff_imem_12818_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[4]),
    .I3(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_imem_n29_DOAL_G_0_19),
    .I3(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[9]),
    .I1(n78),
    .I2(ff_imem_n29_DOAL_G_0_21),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[0]),
    .I3(n87) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(n82),
    .I3(ff_address_even[5]) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(n86),
    .I3(ff_address_even[1]) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(n80),
    .I1(ff_address_even[7]),
    .I2(n84),
    .I3(ff_address_even[3]) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(n87),
    .I1(ff_address_even[0]),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_REDUCAREG_G_s (
    .Q(ff_imem_12818_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_0_s (
    .Q(ff_imem_12818_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_1_s (
    .Q(ff_imem_12818_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_2_s (
    .Q(ff_imem_12818_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_3_s (
    .Q(ff_imem_12818_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_4_s (
    .Q(ff_imem_12818_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_5_s (
    .Q(ff_imem_12818_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_6_s (
    .Q(ff_imem_12818_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_7_s (
    .Q(ff_imem_12818_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_8_s (
    .Q(ff_imem_12818_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_9_s (
    .Q(ff_imem_12818_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_10_s (
    .Q(ff_imem_12818_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_11_s (
    .Q(ff_imem_12818_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_12_s (
    .Q(ff_imem_12818_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_13_s (
    .Q(ff_imem_12818_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_14_s (
    .Q(ff_imem_12818_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_15_s (
    .Q(ff_imem_12818_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_16_s (
    .Q(ff_imem_12818_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_17_s (
    .Q(ff_imem_12818_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_18_s (
    .Q(ff_imem_12818_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_19_s (
    .Q(ff_imem_12818_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_20_s (
    .Q(ff_imem_12818_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_21_s (
    .Q(ff_imem_12818_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_22_s (
    .Q(ff_imem_12818_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_12818_DIAREG_G_23_s (
    .Q(ff_imem_12818_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_12818_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_12818_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_12919_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=8'h80;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12818_DIAREG_G[22]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12818_DIAREG_G[21]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12818_DIAREG_G[20]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12818_DIAREG_G[19]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12818_DIAREG_G[18]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12818_DIAREG_G[17]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12818_DIAREG_G[16]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12818_DIAREG_G[15]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12818_DIAREG_G[14]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12818_DIAREG_G[13]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12818_DIAREG_G[12]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12818_DIAREG_G[11]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12818_DIAREG_G[10]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12818_DIAREG_G[9]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12818_DIAREG_G[8]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12818_DIAREG_G[7]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12818_DIAREG_G[6]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12818_DIAREG_G[5]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12818_DIAREG_G[4]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12818_DIAREG_G[3]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12818_DIAREG_G[2]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12818_DIAREG_G[1]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_12818_DIAREG_G[0]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12818_DIAREG_G[23]),
    .I2(ff_imem_12919_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_imem_n29_DOAL_G_0_17),
    .I1(ff_we_odd),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9009;
  LUT2 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[2]),
    .I1(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12919_REDUCAREG_G_s (
    .Q(ff_imem_12919_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_12818_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_12818_DIAREG_G(ff_imem_12818_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_12818_DIAREG_G(ff_imem_12818_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n103_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n103_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_numerator_3_7;
wire ff_hs_6;
wire n217_7;
wire n164_7;
wire n161_7;
wire n158_7;
wire n62_7;
wire n75_10;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n159_8;
wire n157_8;
wire n62_9;
wire n22_8;
wire n75_11;
wire ff_h_en_12;
wire ff_h_en_13;
wire ff_x_position_r_9_11;
wire n62_10;
wire ff_x_position_r_9_13;
wire n62_12;
wire n103_11;
wire n157_10;
wire n159_10;
wire n160_10;
wire n162_10;
wire n163_10;
wire n165_9;
wire n215_9;
wire n216_10;
wire n218_10;
wire n219_10;
wire ff_numerator_7_10;
wire ff_vs_8;
wire n41_10;
wire n22_11;
wire ff_v_en;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire ff_active;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(n75_10),
    .I2(w_h_count[4]),
    .I3(w_h_count_end_13) 
);
defparam n75_s6.INIT=16'h4000;
  LUT4 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n103_11),
    .I3(n103_8) 
);
defparam n103_s3.INIT=16'h1000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(ff_v_en_7),
    .I3(w_h_count_end) 
);
defparam ff_v_en_s2.INIT=16'h1000;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_13),
    .I3(ff_numerator_7_10) 
);
defparam ff_x_position_r_9_s3.INIT=16'hEF00;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(n62_12),
    .I3(n62_9) 
);
defparam n62_s2.INIT=16'hEFFF;
  LUT3 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_11) 
);
defparam n75_s7.INIT=8'h10;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]),
    .I3(n103_9) 
);
defparam n103_s5.INIT=16'h0100;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(ff_h_en_12),
    .I3(w_h_count[8]) 
);
defparam ff_h_en_s4.INIT=16'h1000;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[7]),
    .I2(w_h_count[6]),
    .I3(n75_11) 
);
defparam ff_h_en_s5.INIT=16'h4000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(ff_h_en_13) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[5]),
    .I2(w_v_count[9]),
    .I3(n62_9) 
);
defparam ff_v_en_s3.INIT=16'h1400;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT2 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_h_en_10),
    .I1(n22_8) 
);
defparam ff_x_position_r_9_s4.INIT=4'h8;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(ff_x_position_r_9_11) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT3 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n163_s3.INIT=8'h80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT3 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n160_s3.INIT=8'h80;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT3 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n157_s3.INIT=8'h80;
  LUT4 n62_s4 (
    .F(n62_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(n62_10) 
);
defparam n62_s4.INIT=16'h0100;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(ff_h_en_13) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]),
    .I2(w_h_count[9]) 
);
defparam n75_s8.INIT=8'h10;
  LUT2 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]) 
);
defparam n103_s6.INIT=4'h1;
  LUT3 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=8'h10;
  LUT3 ff_h_en_s8 (
    .F(ff_h_en_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam ff_h_en_s8.INIT=8'h40;
  LUT2 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam ff_x_position_r_9_s6.INIT=4'h8;
  LUT2 n62_s5 (
    .F(n62_10),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam n62_s5.INIT=4'h4;
  LUT4 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_13),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam ff_x_position_r_9_s7.INIT=16'h007F;
  LUT3 n62_s6 (
    .F(n62_12),
    .I0(w_v_count[9]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]) 
);
defparam n62_s6.INIT=8'h02;
  LUT3 n103_s7 (
    .F(n103_11),
    .I0(w_v_count[4]),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n103_s7.INIT=8'h80;
  LUT4 n157_s4 (
    .F(n157_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n157_8),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s4.INIT=16'h0770;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[7]),
    .I3(n159_8) 
);
defparam n159_s4.INIT=16'h0770;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n160_8),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s4.INIT=16'h0770;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n162_s4.INIT=16'h0770;
  LUT4 n163_s4 (
    .F(n163_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n163_8),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s4.INIT=16'h0770;
  LUT4 n165_s3 (
    .F(n165_9),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n165_s3.INIT=16'h0770;
  LUT4 n215_s3 (
    .F(n215_9),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_numerator[7]),
    .I3(ff_x_position_r_9_13) 
);
defparam n215_s3.INIT=16'h0770;
  LUT3 n216_s4 (
    .F(n216_10),
    .I0(n216_8),
    .I1(ff_h_en_10),
    .I2(n22_8) 
);
defparam n216_s4.INIT=8'h15;
  LUT4 n218_s4 (
    .F(n218_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_numerator[4]),
    .I3(n218_8) 
);
defparam n218_s4.INIT=16'h7007;
  LUT3 n219_s4 (
    .F(n219_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_h_en_10),
    .I2(n22_8) 
);
defparam n219_s4.INIT=8'h15;
  LUT4 ff_numerator_7_s4 (
    .F(ff_numerator_7_10),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_h_en_10),
    .I3(n22_8) 
);
defparam ff_numerator_7_s4.INIT=16'hF888;
  LUT4 ff_vs_s4 (
    .F(ff_vs_8),
    .I0(ff_vs_6),
    .I1(w_v_count[0]),
    .I2(w_h_count_end),
    .I3(n103_8) 
);
defparam ff_vs_s4.INIT=16'h4000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n41_s4 (
    .F(n41_10),
    .I0(ff_h_en_10),
    .I1(ff_h_en),
    .I2(ff_h_en_9),
    .I3(ff_h_en_11) 
);
defparam n41_s4.INIT=16'h0ECC;
  LUT4 n22_s5 (
    .F(n22_11),
    .I0(ff_h_en_10),
    .I1(ff_active),
    .I2(ff_h_en_9),
    .I3(n22_8) 
);
defparam n22_s5.INIT=16'h0ECC;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_8),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_9),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_9),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_10),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_10),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_h_en_s9 (
    .Q(ff_h_en),
    .D(n41_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s9.INIT=1'b0;
  DFFC ff_active_s6 (
    .Q(ff_active),
    .D(n22_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_active_s6.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1635_4;
wire n1645_4;
wire n1669_4;
wire ff_vram_address_16_8;
wire n1053_19;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_vram_interleave;
wire n1345_5;
wire n779_23;
wire ff_screen_h_in_active_12;
wire ff_next_vram4_7_12;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire n1449_11;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_7;
wire w_status_command_enable;
wire n1531_12;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n127_3;
wire n354_9;
wire ff_vram_wdata_mask_3_7;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n240_4;
wire ff_display_color_7_9;
wire w_even_we_4;
wire n6_8;
wire n103_9;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .n1177_7(n1177_7),
    .w_sprite_collision(w_sprite_collision),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n127_3(n127_3),
    .ff_v_active_8(ff_v_active_8),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1635_4(n1635_4),
    .n1645_4(n1645_4),
    .n1669_4(n1669_4),
    .ff_vram_address_16_8(ff_vram_address_16_8),
    .n1053_19(n1053_19),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_even_we_4(w_even_we_4),
    .reg_50hz_mode(reg_50hz_mode),
    .n103_9(n103_9),
    .reg_interlace_mode(reg_interlace_mode),
    .w_4colors_mode(w_4colors_mode),
    .reg_display_on(reg_display_on),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n6_8(n6_8),
    .reg_left_mask(reg_left_mask),
    .ff_vram_address_16_8(ff_vram_address_16_8),
    .reg_scroll_planes(reg_scroll_planes),
    .n1531_12(n1531_12),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n240_4(n240_4),
    .ff_display_color_7_9(ff_display_color_7_9),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1053_19(n1053_19),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .n1345_5(n1345_5),
    .n779_23(n779_23),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .ff_next_vram4_7_12(ff_next_vram4_7_12),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1449_11(n1449_11),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_register_write(w_register_write),
    .n1669_4(n1669_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_vram_interleave(w_vram_interleave),
    .n1345_5(n1345_5),
    .n1645_4(n1645_4),
    .n1635_4(n1635_4),
    .n779_23(n779_23),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_4colors_mode(w_4colors_mode),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n354_9(n354_9),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_command_enable(w_status_command_enable),
    .n1531_12(n1531_12),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_vram_interleave(w_vram_interleave),
    .w_pulse1(w_pulse1),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n127_3(n127_3),
    .n354_9(n354_9),
    .ff_vram_wdata_mask_3_7(ff_vram_wdata_mask_3_7),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n1345_5(n1345_5),
    .w_palette_valid(w_palette_valid),
    .n1449_11(n1449_11),
    .ff_screen_h_in_active_12(ff_screen_h_in_active_12),
    .ff_next_vram4_7_12(ff_next_vram4_7_12),
    .w_vram_interleave(w_vram_interleave),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_4(n240_4),
    .ff_display_color_7_9(ff_display_color_7_9),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_even_we_4(w_even_we_4),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n103_9(n103_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
lZlGDyXSv3oVLKDLp4uYfOq0h7sS2yjz3hTwMIconLLIk+yywI6Z9NooP9YNy3F6ZJ8N3j6BcMv5
P9yJnzuSJIuhUXq+EVZoJ8l0czsFwGZqXNPR/FmH1VvzVIpwKXnPiU3J29Sarat96+kdXprhhnnN
EBoMBlsutqHSKkGugFpXwIoKWoa3ns0XrrtKcRiF2qJXIOH3Jdn1P+I5AUrpWMwTVZbgGcs375BI
SqJWrxJyYLnUsXaLYAEixnyAe67gSZcIo+8JtEhFO3rXnig9DSA9P+OcbGJ/uw7PKKvkQ9Jg4oa3
xqQYEAskjWC6OYyqNZ9uCfKB0ywXzXp6By28LQ==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
CpLWZNiS07VVD8ABah3st3Nx5aYaWIgq90WWcyTjmC3Wu68S0b/c/kdZ+vzVg68EIlpNdcg8nQIh
opnuVBCat5n9PgzG+qEo3uUk6fiC3oTThE+u7MJ/JmBVYwv797K3OIW48EldIEqjFJHx5NTEzBbE
8WAHNqpk26ZVCNibYrjYAE5bmMQ3kbO0T0LGj3ZsAL0OLMAOk2cJBArURI3SBHyKr3CqvGmOUcSX
INH0nl7TAVgGTcFbAZxQshEOXBnYcG2N59cncrEmjayyvzbP+lNc0zHTW2gdQjQyHeda+Z4ftlvQ
kqv0PM38uEVBFJK4yJ7j073nRnbPmajtyh2b1sg8nOR/QvZMvxuxCq1IETWGWQvqRI+UnrhuRC1J
HJ3AiyCVmThkrBGhoUt5tlyatIEFjZg9G83wmXX1ZXzNxGVs2z4QyIbYdql6TiyR4vzLAAplw8mD
Gl97e3it+JG8ekvqJLnlB3R6DnGa3dZf9dNR/s6NtOC+VkNAODdG2wNb5P3SjdKrKQUOHenZCG8g
nvzHXYz0QRXMH/AF0WJ7Gyx03XBhEDaPBC4Wo7rpLhNIjdw9oQjgF84Xgv03hgxDAkjX4Zc3YoJx
xLwqxip1pi9IAK8Mlc0MWLlZu3kbtKzaE4spQXoy5OTZRsnCUQTbaBQI1k7go0RJTUmfBvP7k90J
ugwWRbNtkvZmBQvHuEY47Xmqd4J+ecCT4T9N3qEGSbM2WiahPyABQ8nF0fb6plPtVbixu2Z6vOOL
tWqjLEGsFuCPoMnnAX9O+H8zag4aGnEjWomtR9rMvCxz7wHM1rfL4+Et7vPBpmbY4WQk3RzTlAhT
hVDHK86zCJtZPnzUVYpQOsnFy1bftug4acbj9+weqnZYGiCirWdrYoaBjV6y22WI3ugOeHgE8EAd
8mz+r3HgEVw0EHMSA7KTJSxFPCw3o65Vafi1Iwxc0Vt1SwFonalc9Fxyw2y2yPrzf+Hr1qhy0xmo
CFuUWZ34q4J9MJcPjbhqDpCBZy0hrtVHFaMQrPKOV/AnatQMStyIwtRBtz9Q91AIaqb2ywhLk53x
UBsWGU/qaCq+RMxITKnPNEnUElbLeoP5u+U03dnJJSIHxgTzHfs/uywjFXcx5WhV23dORBtnkhMo
GP6UL6HhO3G+T0p0Ca1BhA1RVIA0bky+mAtWIvF8ScBw1/I/AO5/d4Hhq0FZ0o2vtkmqx3ct//rl
aNbhAmY1mD63eWPfS7tYQuzBt94xOa9KAdbYFNq5kAJPDQnmuPAiZ0F3ctyIyWkwIQNmh/oAHz/0
Wcx36d4MlGBLK9GQEgiBBCFz+FRduGuaOpsajRZlKxjP5Wv2MwIcQB5Clp8gnAaZP9V25Y0b550C
PEWDnYY3eCa25ljD/80DwE4Fg0jI/bIUPMrpiVDYfusc9EjSGzodFgAY5UvywmZ1he9rdXJIpape
c4CEeXplfnoVBbLk0wnmSbrDu6Rif+CloJlj5+OG33RDXsWlOURncyfekkHA+nbnXaVoTEQO0zhm
nTWLjQ5PfsMLzcp7hI1fDomxqyN4DKFxf3X6fhQjqqtC3mUJ4qkhvYZ7A0D4shnwFUXnM+KXWcA4
YUBAZ9JyWWPahgv0j+SdOTGlr5pYBRRp+lofaqhZVz1hKT5LXuv6vNDZr115feo6pioprMT6U4a5
wSKnfvp5hLWrhv2qPKpyqIoqCBFEmWdh/nDjxj74l4n46zNvUPOrk1SE8Yja46X1ZDFi5lw6ojAG
3RscOmU40TeuWzLTHrQvOgHJjvsp2bSR+3Kj09OaiT3BmbBuKyOwnpz4PFZRzOhR9gxUoQZlIiNr
cDD1cjBsOtLmizWww+eMFkSXGYVPWYvtJbAQbF8Dt1jgX04i2D44PSY73yjUcXRIPgrvQJtvNuOn
bL6NNoKS+P6v8Rh8oZuEYf2R2TTLCvNWFO/gTEj8JRvqqdatM90WDcNbfWbDs2nvObRZQIyc+KY8
LtmJblT2SWSUPVYIjpVFfrmOza3g78kkvz9YcBd639ZyjhOFfumIw6ZiEOgImj0jW8BmaempFRSL
mWWSnZdG78s68HynOpmhLAUG6jHQ51acVFSRWqhU1uW+RGyPonc1I9dlD8LB999xM695tcO4v6DW
aJfs9xqp4g7tEAz68bz9iaGyw5gndFxFbG+6lnHkMyHmUeR6S9GyaxfRiVUBvb3BZ6fQFRQTD/YN
+PmLipWzteffKtjFt1Oy1SzpmeYJSrUoKzwzHAgYRiwrM6snnqsP27iPkdvvclnMWdA/Pg+vtmv1
IQ04i/2g8NT82iT+ddZSeVWWb4waAmZhrrBPNuuNEJjoV5aQjkyy4FRCike0Fq1PfCB5lG2hpEsL
dbXbtwQ6KUVaveUWbuuoG23Jm8tUx8USQIe/MgTAWGJhGD2r0q1lIxoQY9EuqiuX08ncNSfMhcJ4
Hfl8bqsySilSGJWBXn7YbnyAdCfUtrVF5gFIo3POkFCI2RdSj4i2Y9M2pOEZrLnMnBetcfSehkBv
mYZNt2t8gLyYhOvBwshmHhk98arEKyRam3F4O05NnhGXtOKQxd6gBgb8sTmSg6D1YsDYkpkQ8wkN
c4HWW+d5kQl6dcxHoRQCS+O3FJCQYilBIXESTAUCcw9f0sj/kUJd0GElYwRk6L8/dL7hKwZh90bw
Ky+fiwzPqS/OvRmUdWA7a5vWZ5aI2lpWHYdxKFm0wPONvTdz9z2H+KDVUyU0qLfqr6fmbYrJLJPd
VY0hmddkAF9lFJWSuBsGAnAZ7IINLCd+QPT4VZ9mypcx37t0MitQq6nDrZIxdKRRzAIVJ+0Orjqx
1t4e3KSFOHApW/+LPe/a68+FoqGR8gTlDvUl4sCUxfYKVBLjBBPiZIeJaqqxjc74i09o7CU9pmwy
b0DXcAHC1JMJFt2R+Ld6/0e9fLN7qvHrFi4YF7kextM0CQ3kq5wCTfES/58rzyZZddzQz7M60v9r
6k6+w4n/xu/wPtbg2d1v98kNb2D1Dy6OrIuL5FPydknz528OMWGE/UXUCMC1nNtxLCgpu8ho7j1Z
NPvoj2qYzuFbWP1/cR8s1DDD86yyCv0qbTIhVHCs3a/J//VBX+VJXoT5qCfqDRo9ymgCyiGB4ZJ4
XIHB/1xHSDAP1ls6M8a1wj2OlxQAOZ4+PDmP4pzFalMoHkVfwan/t3tNB9PgHQdA6xBaLWQvIvsC
afMVXh8bGb+zVdobXmyV3VdA/tBsHQpOG0n5knO/NAW22wGkileFAx2MIYelX7qGyc9W6+ZBv1Go
1xcxetXUGExbnmuT0SrRBxBIrgZ/jCweMiOProtCVN5CSUwWPUYynXUcGcWh2ANX9Qy7FcZ8e366
2mcHPEiSAXHD9AFaYX07Le9tinxqe8aozTQcUb5NGGIplC/XVEoIsNTR1qpSBdRtFGwh7GVdEnX6
qclbBcbZLc1dMoOvPp8+QFdF27ZiOFpp3u2bngCXN0GgxRn1xlOwxmauPVxzeNDtJUelQ76EImRN
5s4moOQ78C1Kc2ZDEmnFfjIA0FTmYsue7BzISDOJGUGg0+E30PCOvp7asd9SUVY6ZfM6o4rwPXeo
XkIMiOJHT77rQxfVz7IjB5iorqiSsqw348mG3BC8E6WJ97yizpY7debwLtPtalTLbPUluLB4vZ+A
inTjlhBourRljwG7fUc48F49SesHoKWh9aegvibWz1b2oP86Zc+WvEhT1ku2twAHjCM0qRBrT9e6
18hjGzC7vPI/GtVQZVJRWS/pB0O+Ne/Lc4oCzLSw5UkeCiqnSp7yyFDihFVk+hKl8ZI/0PRYFFQr
/yuYuXITbiHQujBSP9lK2ZhaqY7ji+5q6uwjvsrpWj0HF+fE30IxYIpho6k+V8T/rdXJd1GQfeFd
8pKAN0v3Mmtk3zZ9XSR34ftYy/O8JuEV41jJNXFtlA11b548qICbJxTHS8Lg3jiqodO+X3gKZli3
c5+wpyUAH+YSWmQmFvdysWp3uBlh5Wmzuu5TmRSXV5EG+T8A1qboFIpQEDyfKExztYdVL5CXBXbe
QvOACKaWHCMqYn+DUCeyMI//4boeeExvm49CMhRx+zuBg24zWsYyx85bvophsT3/An+Pb2c/q3cS
14jDNM4AlsQ9tqmv0Fr8zbqQVjNLMDZCaYT5NE2daG7bpyw83GalKVELhDPOC6bnI2JMDDmaTAQI
IsmYboIhKfKF1EC8nFq4X7tieREe3y8CL2F32IGuuDAmMZcKkTleS2UNkpZxfwAzl+ZPhkzdqsAK
DCsCM8K/gpy0o31IpNi8i/CADm0zBL+QSIpnKmLCZmJytYaubt+bazZiKszRk0JAi9wQ/31H7hDe
T/NETjGqKHDJcA7R7cT71bZIXHmxch3R1ykgAHo+9KURGufzdMQe27smU6QPAiVW0K4Pr8o4vhTH
XAMxDzSxXWdGHyVw1NibmD2N2H6bvVkuh0ZCCL8boNUbdlOgMj9XcKAzk1cnlYB+45rqxbYDDBDT
soGWeGCVWJAtedYCEcu/NprIRSv3L/mOF8Ml+qLaFG1PQeItklMx+uOtK62Yj1pEod5S8Q6Hi9zn
E4ccyHJB9FYwSLUxNdcwB+m2xXsc5A7mALpZF0ayCdHw98dAHZY69/SkITh6rC4SY93S9fgWlyPc
cT6dD/oxzC12ZjLvxhfmn2JzxjqwdqdAeXJREOAwG86F+DDHo38BzibNZIJrsrtjCu2BwQfZT7Dd
/CR+JVzzGwUC+drYbNXzpOJYidV//MeReYWcdSmdkWk5qQtN1Ugg2dIv7k4KdmdmdUPHwWCmQ8/X
9jnl0gmPclRwsNmdN5o3R8Vin5arOAMqYbh3Z9jkODsU/gNXaIILmEaOcSk6kqdCF7g68xgrLs1E
ZF+aANPkwsniDddKZiqJj89FtBe0a+k1j64W6h21M3fJggDGi5ttdU6VFMi5qHU9gVVW6xfFxB0Z
rJyjIKzxkTvUu9Bo4I3fdHAtUWanrbXBjnRqk8aWJ9pYvXOgpO3mfvstYOi3u2kLgdu1UrwlSmLq
N8Um37b7QJmmKOd0ssP0VY0IeFvvVQTzTVFBK+Z5IqNujdFePHIAFlCsJ9bizNtF5a5I5aycCaH5
BdjohNcn9hvVLfsFTRYlxuP4+PXay1/mnAWW07Xn8GKdA3lohOcuPfEfXtOAG4VEhmnXwLWz+z0h
byiUh+dkBjieyTtD7oYvLHJ2bkM6YQTzwk5Bmv80aRheJlshNhdO2ZBoohwcFq465IKXs1mk5L1C
MutyyneZwjUy8Ytq3QU6iIDwgTy/ajDyKDtkMGkt7tIoJMX3QwTJSA/oM/ynfY8132ycKXxcFQ+F
OHKr67u18/TMiFU2nPkm6jXJfDL2O1sn1Xog4zeDMXlA7WQm1ufVxwAHkGeZKi5PTfUGTXCckxaW
70MHbi0v/lD3I2ntRcN1Fu2LRYVSKi9088U3r0HLZYEM3RPfbbNdCb5q2w2E9JrSyeRPR7apJS0L
CnwNCuiAwmbNfVvkIAGbLtHDTkIvLPLMCFxENclQLK0665pCOyVkcMqdGgJdIOKs6kTaUv8afICS
1qoGMeGx53268RSyIHz6sWHuMJo15rIIKqvZbMXUzr0O/nZPpYSdU64S74HnSvUL+2YfEb+wDLm+
/QJEFEXWiiqXn+knqYCfkUVcPGl0gsSAwLWMIoYV+YUzCylK/gvcZ2NWgqgMYOjZ2TCqvVzLJ2V8
VdsxTrzioc/UfC7LnaeJGgFxZUUUX2CMhD3c08D/lfg9l1FnUHAMUHNC5D+zNip9m5dojkqzpc1O
bVAScjYlhCdwUg13jhWeFnqyUcaI81+GjnHrpOvU6i9kf8ujb+Q5xgmzkBGFVrTXUFf35DGyxpx4
R00wSGXu6J+CclbZ6nm++4sL85+x7yjz0L86rR0rLFsHJjxi25IViwS932FAkmMIQWYmhXj4L1Wt
b+axyBT2ko0+C4LMNu+qyZVxHFgje9QHdShFWqfwOcGnSf2NS+AYVfE7g9Hvgt/5FQAj1XpnV3U3
GRqH/phIRwTJtP9Z0EnRNvIBhHYSiIJTUgfHaHG7Cqlec6BH0t9No7w4VQMkckzqatFTKm4WiMms
he/61cJLOt3MecSEc1uBpLUr5aO3xYwfE4kCWQfzdNnkEyEu2DTI6CtutlTFEw95xF3BfdmhfTf+
4X0LEHRvsQ55/yGVJf9M5YHvUK4d9sCf5YiLLzC4yjzFdzz9TZimxKaVBGUTkAj+BiSO4PzvLpSd
msZY70n0oOkG+S0Y+IL2RkmBt5ZQgMa1Ie+YconIr/LvaKTuDTa33BM4NIz4OfpMLOaQBpNrOiU1
/M2LA4+Q+VILx0bPRiz1zqQ+m4e2SlHDZ6Xp8WCXQ0g4zRg+nGFb//aXkSGC+estLU2HDkA1HYQr
jZdHWpgb16jZChPIuT8qXq8tMZkCvT1rk/TjzyPdIVpH1tKdychJ8OT7CHC5gNgDlV4NKcjdDa1L
2GrBa8kKmfFI4lluAzcj4F3FoKXQSG2jWuCi0aX1SQHK4PYeAdrOmp0hJwjwUlLmZZHCxOLyEZt0
gCS0Cw+BBfunqYFmpBCAzq2YA/7lk0BNHDqk5w5G2UtAJ+5CixhLGPGQU5AU+0+Ip06vbnjb76DU
LSqdKdSGR5G78bo7Si4Spn0zS8fDaj/fQ54UUKqAYt8QMO2Z5uLg2NycE+erUnsFBvtFYAb9HJh5
Ztgs1JUrmLP6r4LN8ba2D3iN0fveXvnPuBo/qc7Veh4i1VDc/psMxV3LENueK69qWCENFuCVu2FM
ZFpdS8ySZknugn3ayIQs5DPYqsLhj6Hmwl8j/Yi6X9MU7or/Zq20UGCfbL6v8Mt8OganOUftPOhH
NubaKzMhHulQxrOgrOkJbcrZJvSeq5OlTLI/eKLjKjPmqkT9u5ZgGqQ68t0ZIOjP0iAA6vLI5X33
U0DQ1LH2uuZINkAKlWny4en4cjNrm+btZU5t43ma9sxgr3jUTuWTMrv2esy3Ojdoc65r/oHMnCfM
go/K8RpwRb2QitP5dhbb5dGB0GTX+xC1wJ6dZz3euKu46k0afx6Wl942CziN364dxgtYZPBrNu0w
YUipz/OujAniCOYB1Yhpt6th2F+wh+UDl9CD0cvetuBNDx5qUedrWaNbIhQ6XQbspIhlOblj/3oB
bKqG9urfVxmsYFtV3A3KjW25tfwGdP+Z4F2o12661GSRTVeKUh1EA698wPQgX5muc//zLLubkRCR
kBAx63YWK2NrkoyPp9xWJvBzYAQUIr5aYQGrrgLNMhAZ9POhSIYxBTufjCrNupjJnM7IN5Wmd6Pg
8mH0RLFAAgkfk538iz6XZ4OjZwZ/cMi8V9mpcK+2XKkJNkHpXx2klwmUM6c+OsB4xCoFQfXKdity
S0y6mNkKWc8elQmHFLhG8L2jiv1L3vk1zFcgdvj8VZY/eybosNNX7oIYhXHZXYfsA0kZJahrY5hO
rdF2w1DTD+ANeAp2ySoXnoW02eT9p81hoz3QN2AhBy+f8B4FbIA/YSv4C5n15u+jwou5bmDhTEik
HBrfLLdh8jdCaZpHm6tYwuSSS8um65M1in4mT84eIGsvKO7y9/2e+0NB7sTNwRCPgZ6NKIsdpdvC
7NdNAv1ISRSXm/sn/UCFbU02lbRxsRbQabpU8LVouMSeHCV8dKtVNUUarPckoNn7HQ9XYPxT3cUj
A/jMTGHIxM6SQzGz87T+qoz1Xut45+7q9nH581t4+Pc+8ZB2kUKjoEuqebxv07sq6DFQJNrE/9iv
Qn6MDwhbVsPqQo4doYp3ayeM+hN90GvaGFa81YALrBwJDeBmPSyxH173wzAjkMEIV2c9MVCIh8R4
Ky0mckmHa0z6hnrTM2YmGWHrbbn9pPKL54QaXjk8GaKS5rG5Qxz6RMUJv/BIMllYdaLv55tW7vxR
i1ZxQL1rCezh8aovrzhy4ZuFSMnTzUDWspfJKUh91EIp7NODBGF/rVggargAJxFpsOezgwy0pgd8
Nrzkfga7VwDID3vtZVHQQrGYksYn5sOGa5riY3BfiSAgFPWz81IjAkUs3xRK/ypD13aiJWqG7O8i
aPVm8zRZ+zQduJmvwhxeAPsstNJLGX03Uvm/EllXOgXZwijCD6vaj4Dl0Gk1EeC5q5GyyzEx9UJf
BCa7hJD73oUYGKP9FPEpb95PzBV0MahoTqG/NQKBgMJcWtxzxigRFLxTKNQY5YwqqlJxVL+BT/Qr
8IXD6yl7bDyBdsjg2QZs1MSRR4Pw82awL3Qwm2Nd1g7dwE5DQUd9r92JcB3u70bVzkRilir3WAxw
lzwEzxMRVimwaOtYsMSpC7LLfUI2mhbIEf8v7LBJKOS6ILsdVXBnOhouzNtO5iZSGq4RAnUFpSHT
5xsOPWQVEBc97u56bcUyU1YFFmLP6++lsQJ2uOZWKqYvW9Ok/+/Xs6aZMlhxS74AzvdQP4C2jVa5
w6qkjMcFefJAYtRwRtVSXCiihpRQTsHW2uBcn64K4+spC/u9rbCHA5DjplnXPmZAyWLURc/gl33B
YjsZ3vnPmY6928jpKDw7eg2CCoXllNs+LDRDLdT/MerkDQMg44POGgCpReK8bie9T+77abC2L/PY
T65ESyuaUjpmstoDesUiOlz6RSfT7yXTlBfPbK3i6VJ09iZkr5eNGlqBMKflS1e16Dq+xgbw6eKy
NSppUMzv2bYfluxMbLJ+IuNxjOOwt98ne+nWpmSmo+Nganjb79xvl/8heZOIFSkzc1Y4Mr89z27v
4vY/N2xZQxM6cyNqS4KA4nQwLqxcDOlQYA7So4DDIXfAgQYLhj+HcdPRG5xzxHXno8mqEK1Ic66S
hYbLrD4yIalzpczVTUWc6ctH3dq5/OZcZGMWyFzoaFezpv2pPearik3q8LMQE8CSxwLqXlglgFXy
E+DtIYSXeNKldrNODfmCxtmWfEAboerTPmGLQQbbgnqEuTdHZge4IYWPUPqha/QfVcYDRhQImQn/
bDjF41kREQGVnYbcrbaQs3h/qumKfe6BRSSw+p88wpNjCaTYvyk0gpSKBvLaIGckQvNINbMKIEgu
Jc7Cw65D7P45pQnkFapTMiforpzlg4hVYTOqprQibIzR++hh8iVZthVMdta1ZfP2O/iPF4l/fTLH
Dz/zBOeq2ZeDezmm2ToI+tvQy7RtADdo/eU+K8szANhn/TzOwySqyECOoywVkYOBffmp0kbWU0Ay
PHQwXNW9pTPiIhfBLN9no/Eh8EJOHQ3sEBdDNZSYGSVN/3H5whafaQSeUs49oHayQ0JNmXmT3+c6
KkPTlXBj/Z9KM2RXWRrfxufieEPyUkNd01d96VuoMaLkjAqI7rHHXuAgTGDrr2Xc45mJuUeaFd32
ZOKom9MQD+HTmchjAnljVvAjsK1gKKURsxaI3iguJ1YjXbnDVfW3Xfnhz8jh9cP71WEYGMe3Hy8T
gTnWJIGnKZcflIBy3shyHxQrm9In1R3j4MJNPGmA8k+kNkj2n9dIWRhSweNi119YNNUSsAk42tAD
rpjG14iMmUbRZmd4CgvC85vYNUtPB8H9N7n+djM4knrC8L0GD/oCSeSS0rwR4nSQvTf/4lgPnwUr
3m3lufU01xL+xDRfmnXmoiosyK2T97RhupA1YbkbZL84fnyYKd4Vp8+UwKaGCuBqI1yGYy0geQMg
SDPa6tgDj4+RdVX4pJQ8VvEI8l8yHExsbTWh170spszyK0RmN/jQZnj9h0+D4W6zQ82yiXE0Q/Fl
GYDuZ5jnW/hW/OvdtiaNfi0Bf1C96daNviuaYNpwvUs/5j08DCOZFqS6T1n2Uqm/Cq9jgvn4JJkv
Vi86lwr/ahHTzKo0k08j/FZUSqSjUKJE8Pj9PVv6mtQQAbzNWh7mqv/7joqXO1OXdXf/72sBwP+z
09BKsokTudEsTUTHkJ+8EndrWvTnLgm+Fd17NEu44O0NU8LWUSRHz+SpF/hf2Cnj9Im6pgfDhURa
PjMMbOCyxWbbXkogh0ntu/X4eH1ZGsXBsMngfJGC6WMDlUOYaPbij91oD0SZsqspPrOA0TwJVKD/
eF2dfmUW3/o739OxNES1v2Lj/ZmFz9Gbq5NGt5+eIqkU6VuALss3bPn1xA3wzikFzpQ/iVdbZrvz
tN4vAzHCOV3luUWXEgaj5WNo9Bla/gv/7UxGCvu8giX5sFpdbO4p07tqjYYonVEbilgfCCihnjL0
UFj8N7axAtGlgdFp6ObnCNUZUhtkg+mVxRgYYyi+X00AN0gAI8KX42x4O7L0aaL/PrgeFysgRxd0
1F732syltOwetZQ8gWzv7E0++2+KlmxS7l6JfGC0pcPhk9UUSxyu/k/mD5sMJiLJQKcM+KOZ+qTq
fQKuqZ6YXQn6hZD1z7iMHZqe1yuiPVEcqvcuWWGFthUjAOMvkMCfekLMnJxcyynrcnfqiJMTeIRL
w51G50ou70po+w2+0dWvbW1vmeV0b1gjvATvU0Ai24J6zKBMzPxPjZkNFsgiwWqY4Lf1g87asySv
I6UzWQEOpUVk7QTqowE5jsMFiRE+jhFK4zwozIMUq81dU2Jm5GqVsoSn+yjAu7eLpwoJltaEfa97
SRHES8ptU9Y8gW1YtBFjU/h7QFQWnR7e27NljDzUnFHX5roBmVnBp7/g0kTi/44rUEOdM3NZClqI
ZrxMQNcXgsvxI/F1XeAqDxHLb2hDB3HUh2fmwSgOLqjlSkdUuQie8JCwhYzXAfAIgsocuz3Zr2PJ
93yTfujysMQdtoqE4YVESh3tsZZWwMy0KMwep9blM7ooE40rGi6ZA6zCI8mIJx/Dmx0kHP3BP5lx
HjdjsWMip+cOjlRFsZWqhiLaddQHOr6ukAa3s/hFOPfgCrQP6XYxhidnXvHJMqeV3AeJXvjFI5Xt
l4uepbRXjVyJc9WY8UYgFUR8vCrLaQkUnsPY1EZN1ZDayaOM/PG1KEtN3tm6JWYbf+Ef5vDQpsXI
WtMll0eCXN31HXXbG+IR55zZ77wheNyvRQeXtC1UjPirc4RmlHOgtecM9f27/YvID4NDhJ/2/p5L
Yl59G78x34v7Smsm9UAh+F/7jXpkvIyJpI3aKI9PF743YRUDwpl9ZjaWSzo9MMA6Ps95EDiYrRba
EvV9Ui7O9vTUZOU/jh7iOyuuJyutjcAKX3q5ga7SEQVMbMsCCxV9+FHW4920sJHeSzZ/hHw/iaDc
vr4K9zrc6f/9mx+TVV23NGuHw51pRBigr0V2O7vHDNG0mMS6/i+Y6cSsIIeoeFKjT8bnoxani4Qh
okCcmeJz2pgFIu8wR9LwritVBvzUj72aNc2xromNbns/vG3YlMZ42EZX4NrvzcP/eh48isDERQgt
iDciJEQhFEFYTNoK0jeZO0AMc/jpg8Cg9+Wu5TAXmd7GOqU4mMjsQAf+pb+qCpSgnfyaSwz44itD
MdlIosqIenNG6uP/1lKvHW3r2ciqtKJemyaCNOLec7/+Hm6INyneFjKH2Ihce+lO5W0OwfXnLhUL
RQpBf+wuOxEPqoIos61/1iYAb9TOZ+NN0kzlod49E8krCwGAgG6dWtrFiCNHCCDIUJCoiT5Waj4F
GfCIaoTB1TWRhNYaOL08aNSgFzeQT15tuxGWZakKZPzmT1uq8H3N+pXWIxReIXh7lQmJrU9J1T7f
uY6ts1KayMG3Kx0wqBGDUOlmf4eqSvgoXEy7c6MRbWGfdsH623ZvrjqyN1nyMwy6mHao8pBqhdR/
iGJVrATzSvuORBkh2w1pUTyv4L2O9KEV/Hf0n8ZcyBosLdJVs8d6u7zg6E7GvMDGsmBIyVEYVOaS
/lZF8Bqf2ljLJ3yxcUFR53oLjSXeZrzWIp+DNr/Kp8P7phkvl3/oDtEQ/Bqzx9kgFCVzuofhl6C6
p6M2so7gO6DBa49vyWQ6wvxEJnoDrMVCZFUulvSsy3uqsH6H1NaCCtTcUP8Ef9tUbt9w5IzWHdEL
OOXNrUOkaQcTpLOgIH4OqP+ib1F6TpWdYBM/DOTZRXfh4c1IRvoO/Ap7dNw7OyjE+TOQS6VtmGZt
QDP1lPypGRcRo5uceN0CElu32JlrZVAu7a4lcZZTEfam4ybzbrA4CbcPvqUc4embH6kKJy5RzBfK
5SwqY+dDIlWexCIotFwXb01xDBkQJpGluTPiNpLkkWvc87F4wCT3wvc9KaTswKf7MKPr1LPm5zHO
R38eLsVK9DpLgHEXHPlwoJZpADqnI6mrRoIktaJCrOOmzhL0ACSWDYczK865H7J4GOSNGqOTB+4Z
fAuq5eve3B4qqA1XfkwQtUeDdg4sINGvmNeN4gbR2h1H8wrVwNIem7OFxCNBw4zyC5+BmkhoERCz
1JlZX9sAKruXR6jtr8GbvB2KxfLLg9gJ0oO0GohObTqgZSRJM1Q3WEeFwIRg3ywwUqhVRT4q+Vnl
uQ6S6YuqPRf4P/8NWcfvO0GEc6P2l2u4B3UeQScGaVvDDBFeqtRO3FhZ3SWc9ZKLgly8jHbpYjTC
2Xjw9qLGbv9v8KE7CRwigQsOwNY1e03LXSZ+P7oo8RyLUCPTEWpO4pVm1/lSm6tFHXToYgx5ITGE
wFM9GRstKXxhMpDhrF8UL2V7fxufzUvKmQKjOZsrFKn5A7R8pErsvuiNMo1lRjFSx7Exep6Ruy7F
klHH1txAdp+/KDGcXVz/jzmKZjllwnqZO2So5T9XUiebGmjDz403Kh4KYfcGX1AqCSO5P+1cRdRG
lfewkzqSJMEqxJu1FU3HmFOm4J6tUaqxS7BqBNOIF5yKDxge8n7yoT4Cw+mvccrGLsOlqIWqDc6K
Ve5tKJUF7EOIvsJOod6bBZcz8D+8akm6HQ4mcm/Fp83ZHRza68YYDa1ynFejuc2N5ZdzVGu4s05b
fEspPckCiu2gjOLBdh49rLqDkuDbW882Gr41IxogQazP8FapVOOPJzk7KvVG/lJbx3/eMyXc59ES
9cPydm0JPuK8wSiXPS+0OblEV2ekwmkaXZWIKMhI931cPzOb3T4oYy9hm/wgrl275T5NRWspUsNs
/eFp11B+9/MLf9rh5KbuAIhPGMPbVsmLrW8NNLvPQcKYHbUbzJjKCVGJMcn9JEjtY9Ow1cNP8pLx
5USQnN7bb9/Oj6lBxloPiSscd4Q+g/vTVxqF2p+ARaQpAcc7kMWBHSRvPNhwAvFJlgIaYvCCR9TH
w5dBDY3mS9DVFXTkmNSebPS+wWS6QtNb0aQ6r+Po8nP5tKwIR5u2u8FX0S+cF+oPpfi4ZBY50Jkg
qPZuaaL5gKuZTP9IGxlYBwgPsZEikUV43TGZmE5O5DgY292i8dvdSarmU11OqVpXWoB9nqHMTUJS
Uy7+rtBQ+AAnOWtzqCcPPSkLZa48bLeCiCdWpIu6i8IuUXH57MRxGZEsfde8IGyKeHWur/PfjY9m
Y5gFBgpSmrmY4Z+45FkJ7XD7SoB4JyNcPSM4M1PPlg0IzRp5k51LrrQOH4wp3OZL6j5Aexgw5URr
XITZWQRdWHQZ4BB6SD9JDMs7WHK5eVG5DlX0Ubw7CuM1rIfQn5V73YgEjRYQ5MmqWlBJDCHw/xvh
b5Lu8P4kZfFtdSH0mQkdKptu+Kg4jh+nqq716HAm0tiDH6FfF6+ZJ2QFbOec6SiOOi3ZQVScvVof
ibUmheDCITTpehIXeKo9e5aV5elDEVfz4XG0K4rnL6RFsSeb6B7WrI53PMIoagnX1zry+CaZFvcf
mTUHY8EDLRj9G3/FLDifIAHDZnkggtqY7+3q9xPpAJdyLVpGXzGq6bV2jG82KwfN9Qde3QD0BDdK
Jzx3XOHe3SNS93CaEV6IAgS6mCxE6e2wgfGhk33HvoReZs6Lj+rhMPSoDsHrynQEnao2jczTlx76
ObxIza1Fwib9eLF8Yie8LZnt/5D+EOZg0sIPu9+4LWlFbyAZVZKv2nRuo9HuYQpKDhR5558jKr3p
YYGcpndkprFLvdmfAkvmbg2pdYf4gsRD+wyN9zLYcU2ck7IMEIhtjJYa6LlbBwhZ4Gke+32R0XwZ
nwH/r/kQzgdf7bTJCmiF4yGLN7Sf6eLQM/yM+/mv6liw866W/6MgdHSQA5QHAYValO6UrDpFBj5A
x2/o8DHcvTov/95NYN4w/H/Mj6trh1b4B1Le8cGDWj5W3pGrZFGIZQtChgy3bE3v5xIB+wEQ295g
wC4FF4JaE1b1xryVs2FaIRFTDFfBH5KgtjC5gAuc0AVVotYE4bc8lBW8p6MFTFEOeaLsrgYOvDk/
IakDGXrPYIyExohcFHG0v5SYTk2LTuwdSc0bscyEZSTLkSbQTIeLxGa9dxx8pxDVvdin+MrQRxrK
A6Jtyxsfzl59BfpzED8rwJLoSwPAgerZ5JA+r5EBItFI+LWxGrjDmgQwVLxz+hxz1Ky09jJA+eyh
+xIAstI+ztbUAEluQO0PgItQmwuXDAkSE5dhbRBrmrciXmJ6VB6hW0d8eD+xmjzYuH9l9oXC4bJ2
jYqPUuhVAZ1BB5VLUjXDzvhH8iseR5AVbcpiA7jyBTLCM93DslzyoXBfg9yueu+6x3lLUu949XkB
L62zLX501uvrR16kQ1wGSzV4tUxyX4RgCImXVgZc20uoXRWOdWPFfDYmreSDfllfY1f2gGygsHQj
T5uA2jIOni6ms/lN0deymcYPUy09isJ5rRTZaKGrSf35SYgJuLiAUZ3s/h9Bmf572YygLUhW72X1
dirXAipdCfBHizDXPWtHN3+qEXB9ENP2VJN3/4+gLNh1ycERLqS8cALXRMdi2RzBnfeXaf2iZqZ3
14d9zkFUOgOUTckZSSik/SvRy27YZb9EDhDsCdx1DWyWcyYMcIPi+f2MGItqugTVd+ISztYr1X2M
+T4O9KR9OGeesPvu3tahfqAGCXDFKV799Nb9vj/ypHxTCzLVN17NtOfUqOM6D3IBtzYI0x6YYAaj
br41G78u3ORpUC4HQ50sfUEtpilnFla44Op00jooRLsRh+gZCmrQ+iLF+7nDCtcsK7v7pZJZ2L3R
LPXhjkRQQo262H7KI6OuMXqgN5bngiT9XuZulsksbDpmXBqhYxX3JkwHdRJZEN43FvDVymtYYaMC
EniRYg95EJXRBoevmvZ53T+tXhX1g2A42hWzYBqAQ1MLApXv9Zb6JgtN492D6gemvLI0L968rm1n
rQEKVxD3rfMDu/zZHATY6d/2yudzEtOPV1UitRJk5OHuWuL77uc9SRZTPYFgdc86Pfo/FC5UfibR
gvTtqE7C84uNyOkMPsEWMmkpO2Zr5B8VqI6ivtMm5y74QiMXV1J1u/MIzfX2bXThAF+52XQMQwv3
f2Scj+sTgSuibmZpR+hI/NMLEy1HTBhJKUTzIwUuuKJpTlX31Art0EcXCyptvRebFhaMjmA2d7uE
sFITkIaypEb4xi6ZezZibFyCkSVOHqYmPplLtMCsn9MNlku9STK5zYtAmkMujbAMp7LgxYjB9stM
+YTqlBS4MNXDWsMMJwRKPzGE7lJjzEVBztDR7xSJX9P9b4U23a+gVRJkYo107ETfWu1XX+6012mU
tAeUu7to2ie9FXpvzysqfQEF0QDPLZ2EyeOmQerTmPd/CoLJA70atW3urIoyuPWl9llmEwDkCs7T
LWqVOYhzQdNL8m8OixORiyiIA4ZYqE+/nn+ZUKoeI+Caer4waJfADx92rqL4ANhR9DXAP/H6yXvU
w1+Wdg8xpsAPrYT2ZJrVKEGp8uez0sUSQ8tFu6Xov7xEQM0K9bSLqzplXIOBTQltsAirPOxTmsYh
xuJkTSXfXvjZRo4GGWLrjsAUFd5WGALmF70efDddOsic6GCg5o0mmvZunC7ZwmCfm68HzMfgaUzT
Kdt6WObjnaoE6p8HqPV/JMcbIsodhsLg1FQlfYhhwBc9OI5/GwniSSp8ft1yI92G/dxEsNngXLNG
yaZ8XMUM/p73ujspBg5uwDqMg10OaB3pUpF7EpJH41pruruHejZi5wZ8O3ksc/T2oALiVGAejitf
IBw1eMF3BgAsdow4TOCXHUqZJH3ODVUEhL8ndCA0tEfkcuBlyVlXQA1xjfLZl5Y9VRui87KkgLwj
IMa2EKRqN+qTXUbe2FZ6/6ps1cc9A41pSPDRH1GNCyUwpaW57CWxdCxuw6949P4CkdujqfRMrYJi
eIST7PT9quSdXtV9r0zV8A3Nd4gKNou4ojuDpUzb+Hv8CL14FM5CfnaxjdbHVvu64f54KZMEtGkl
fUOi32Uf3lpe4+1Kww/qILrepi2+9dkvd59hdzKPnQVLWNKSwhIS8+ZViM+MLV5QkFLn5iRjRC2L
LjgQwvVkRVpPGSwKArcvDVbU4tj0qdzmeCZTfpDXHf5tl23kL+7ERKPdoFbLfF1Hs42MG6mQTSt2
1AL2O1Kic+gJg/5yUIkMHHEfNBCJxytzEu7GKt1IVcYjX8HfWr+J2cBmJSTeq4A3+FE/VMvPs++o
95p55BgbYVdHx9V++/c1TRQpFT8P6gaifZCz1b7tVkWBO68nw3xiG2SaZKrZbdPvpvOl+Z9b4plP
5XPkk6osCc+ZdnlT78C4nqy+1FE2ZQthyxiyGstbGmHeWBI5u20cL/2xnBLZazsFil3sHNBaZ2zN
BEVC1Q13nL7nhbpRh3B4+KsIRlw/qv2E24z8DlidNq6uO6Pednim12PSptla1xE3XYxZ+9rTLUvz
SdaB04r/FR713kSq2wXlmN8zG94r/EtgIFlTXTyQTiZiWrBMWjpvQU6qGJNfwJMD/mxV8icd1y4E
jKq9MTviYAps99ZKp/oynHSQXHTgKgpsy3b6osNa7dMviUMKwho4maGxSa2qi2vdjGBPz3ZuxXEW
Rs+rv3ITDjK6kXLoEFuFIIrcAySS+89wV2wcf535CrVNCOAOWyxJlzH7m9Y1+R0wEArMrJ+U81f4
02kDjnfKOOySXrTlqfMflK5P0udhU0fx37eLLc/5ZB6MZ8CmYg8KEDqYW9tTErocXz1hX4xyyXE6
mAhFuXcUNIPEdfn9NC9zRVzoHeQRSNLTm0n1bzipou9Xp54NliGT+At8YeaDwOY4BbNz/WYszcIH
2yr7FNFdlhDhiImMM1H8spApi+Gh+brrD9D49+3K77S74zsQe5KnYtEH55UEQPYRGSC5hqIxXdEr
1kMYaTw0+hFi22b/+w0uypPAqCFeYjuKcxOQ1+7FdgbPK8yEjYfoJ8/KtL3wqwZfC1xZvBD/AvMa
qT5j8EgvOSYaND2nhlOpoi4Is2RxzuZPCBY+cnsoAp/rC9F57mF/GChrWEm5RPagaDyLQ19CQsgy
Glt/PJphj4aoyExkAoeMPA2Y/dLU7RHFMmLTVbWnUaUxwHf6aD6bSeZApVpaSgm236S3N+QRevAK
bjqIioIgzLzvyC+2O9s/3ej8kguItMX9MwtyErzFxYDwvTM1X4CGNEJpRWoXKG5awRSU6jF/mVcg
AUZjVrUOYrMGaw4ImxFisLfTDMO8VezXplYVibvLDxovAIgqXvuu1mZ+X8r7mItlTLMUuV+NTa8c
ULPA+OY4nBsSsa2+HZpCvInnoOTWfVcsSXDrGsajlIg3hrnDSk3VMOsURRqiK+boqyDy/1smF4Jg
mIiyvs458mgNDGCN4tkjqT2ahCPYYRZwsopOUxgZ2G3zdayj0Gw9B8rAghdSQtK+1iZheddDQ2oa
TLeHAU+ZxdHN0V7PSB1E/8GNcg/agJJwmbMQd/lWOWd43K1LJIY/ZnJmIyWHobMK0KRcvzygXWD6
krvslpMcraVNdR/FI0MzfxAhVt/DbvbmtTca+Q+4kO7ol1A3Qftx1SA6XeTs0etaYkHjrwDSdq2d
ra8a1MXnIROxzhMs+a0XxDGICQHaJKSRoMdWqYkvRLHKyvmjzOa+lI80F83LwBXxl4ymI3tOb7iB
lWG6uJPTZ32mVYCJS+bvC1kSU96E+LWm97hNZzOXFjLD4EO3udianG8jC+TiV+zYEmf7dAgdO4JV
Zeh74UW+pEXzVI883s15kS2+n2gW55aNaWjdvyMroVnmYOVGxkQcaGHoR7DEaomQ+SrQWTwZOguV
gfjekARVbs8YLTscIIALg/5wfqk4NsT9ChmkLEP17RqwOunfVDzcjljPUTj2BBY1KwXsrdFk5IRX
6Y1s5sx64txJWqRrwToISmxpw3k/RDL+q4UkjRCMBGmxBtXti9Urii8RjVAgULwW72OV+xzxWn7a
FIih3KKN7pnYPIqWcCUUD4fgQTjkXrBSKbNkTKUjEhNCPPoN1uXtRV5HaNaNeAUj/g6Dokbiqqdh
B8mqPnNohybrF7F9z1WEoT6+HT1LZgZkLo0gzHGmJeKmoYSjIHDzBB3k34vxQQT3Tc53WmCaOleF
ePz2kJfA1XHg/NdZL5HpgetRdBZDNyielzef8AjvG2Zd6ZJtEQPsNXVIohREDwmanqHqhzvU7hx0
7MwTaftlEbleikqDPU9aCQN0MJYQqLq/cooHb5/mkEx9dIrN/Wvp0P0zue6dDCbwvQxlSxwDpLXG
Y9iSeGGdbfn+9pkycofzSkj7r9ioID/kWKvc40U2d3Rq/FgXjkhgOQuVn0ZL1xpB/6h94YlJ6Nfw
yB4zZdqDIsAArzx3sdSUdcvWw3FaTmEgbTgqVmK+f0Izok7ZJmJOhwfad9IDx37m5JR+T+WMca46
Z84KYYTR8zFLJzE3kbFFl8jxNil6jEV9Hc3GepfRmX0NTfB434PX8TbxTeH8urX9j79bunmfJtis
qbzAscYz9iiXq71d+JpZpAv/g2YRmsRjjklfSe88vJrjgWR1/F5DmDXey27o45uSQHEEk2o3VfNV
z18t3ZZGXzrAReMIWajrYr8mRjNZRZ8WVSPSjPHdPp5uueHKNA3GKO8wGOHVIXRLhhrhkEzjTMIV
+SErc+6Y8l5DS3aB1yo6mvUQXbbKhkfilitNVZxJQSzjMOrO3XiB96gVM4PFWvYzfUWXzwjTej3N
zwQWBuuLmYROvhvGr05Yj6renxRiICvoEUdv97VQ2PMcM3NMcZG4JQdoHtendJVbD+DsBBtCNnuv
gr2frA3UvQi6LfEyeopKZUMxVAHC85ydPvkCaTVJbqDh99DbhHln9l8c5aHOmn6iHvAGexJxNptW
51CNXKWcr5dMRKwSAVQigSjZQq2J6a4mHo+jLJ3PfxZ+y9ZIQnq7B1XMREATMPxiz/ln+2+BtIz/
qbLFwJ+IWmfvaWgCRaE+714zVGDIUvSBUtuuMPTPlPXjkRLGE4yzty7odAL9wrhXJK4fTpDI5eg3
xHTwNrjzbrVqOPKt5pGQB1whSvkq7BjD4B72I9RVJpXuGGvCQ0msNxSznVT530ptDhkNFcIkTfri
luBY6xZGgZHnDJEoEKneoY2S6C5dJgxxHFonnMQCYpdSzHATfC63gnvzTCUTsvDLxUae56714Tfj
NFi6UckcB6ssGcnWRWJIK+Y8M8TvuPyNVfQ7yPD1GRui84KmLZJJjP8iSKXE/L8JZduXNgJU8MSJ
uffMRIPyuKM30npe0G6kjJy8aGulXHkCn/PvWt5I91u3sHQY6wN7CesgF2AiTsFYrPcb5HL9joXH
LJdUmUdXbImXOHgdz+rvmtO/9rI6JHtOtnYWmzvV176ijJeyIOfyzvXBWPZ/J6aB2SS/bOoqlUMM
QP9X7fzfePfcl9G7PoZsNrMVKa/HOYadvo3kpwCox7EK2JDdrGW+7ooICcxvZ9bYev8N1us4hJwA
/astQRND8mVgEk00kwRNTz2IIKuauxDsBYAY1AOGRsJpnr+p9cFnYN9cZWDp8kJf9LG+OtCfZ4jC
IC+SypRiSVpY9fKlod8QaCTQp4oqMhMBM9K856fWe+YIxwyPdpaY4xYQHlIpfARk60PPdqInpulx
kfEkSQ6ZodUzqHlvVMmqKtrALDDqScnI2w2vGFn+UnvEqEtERc8sF/JptjEkc8mgKj+Ums5OZR/1
laBQtrmh0z0XXOjsDDp29e2NYFWNVh/XEshlCELjkxx9udpZ051UviMDYRQyC/7uW4Y7uoo2dgY2
WYl4qel+qqOtwWEqjG9kDtI7EqqCAEulrtyjnQ3iWyBImhuaaMgRTG1cdk98K/oFI7V5hwMweDaQ
OoHpQ8d1FLowdrD7qOCp+N21OS1PLthSfnrLKyyfn/iVgZ1cEY4YdVgWt7M3pm0pQy/+txI3yrLN
y6jxCRisCzLfI/e0dlA5oZzcdSWQdAsu7ETyTpZSVs8bykbtLm2H0JKn3qlMSwvn7TcZXjMLLW2G
SZx6ZBm9JKyTvU3yGP/KH4jhy9n7TLoFevjI6OrHBsn/0I6SODi7f7MwBBZQiBhMwhMQXGekFCGb
+lAoJ9W+cchbwjFebhhQTkMjY3gz7QD0BPz6uP8UzpJ7iIraWLB0vZsZzFDrogmLHXa1RPpQLiMU
XHg3jsvW/usuSOIAwThp6vicH4tJbt+kyOhsK6RNETeuLByokbbtq1IrdItSKTGdu995n+g5jfpK
ibB0Y1I71RL3T1W1oawTI5EAyZuW8SKk5moXp1MEI5IiUEiogigJOAE9pliC6KCBBx/v/H6P1VPn
an7R3oDPXDnxXoNp/UrF4xXaHcf1GpVc/KxzfdAlpRmy3hyJ8YSOaKdco3nEavoWCBrZIQcc4BSZ
fsYV5LUZF3d4KaqpWvNYQbragcBGdDt+2pt/80Li89yS6tiuftLsyrU8Ahk2uEcrPQpAkl6TA28g
5M3vMcMBXBGET/9Tu+xPibrNdtgeLs/w0Sk6MajY3nj+CW0cCnQP7SfCgtfjDmWYocRitj8NUbvu
5Uicy+JNx3PziCIsq+/VBWn47Rd/oSA2VdA2laUubQg+QjwdZfFb5fgHCTF5hy7G0wVskiIlVyyl
xuOncoM2YIsS3u7tcHT+6W3gisWOjgim/h/cGUgM7bwNnxAhwriUnwtwnMmWmxljyrm/RnSE9k+b
XxbWlIQX8UWGa7P8FEh5OvIXodguze8mu0rGyZAXNusZoOpXFepXn6dz793y7gFt5fqw8izib8Sw
O3vq7o5agKVEMS13nCUdwg8LkjWEiaI3GY7jtcFA8860HnjEpCRiBkcH6KRZ1Wc7wUxylqVOVz42
6z5ANow49eKP4QkzRdc5YO+XOuFOxBBtZBoOVOVIRgsrzOmYTkstSxCQU/Q5KwW7D7FR3ZI+XkmF
SXwwMGicoQ1R1wEPQ7bdouVg5p3r2woV0nVBYDs4Ttc5E72laGHiNIBZ6io+xys6GLKlH+4MOuBo
ZyD6hMn5Tuikn70rCHuXF4qEYDazqmJ/lWIjZTFhhhmlygJcUB1WiSk3Fr2rHmEu3MqnFUSf4SeS
tz6qaJDXa9w3NQOGa37Wb1dBE6zHGDyVNARH3EasYWLOKUgXRJ2UHk5SMNaCfoXfXSFPuRAUOmAC
Vm7PmOWF2hAQQf6Ms/gb9/EFloa8+yE1ftSCEvt6mwai06FHs0q0aEViQDVFVtRp8WZZD0WplcMs
QYsTl/TCfb4YVEsIAZXBpTaRmDkNSEFqYAQebsNGaayHaM5tzQMAA5Uj7HvX3KKms/oaEkwxLN+b
joAH0iSkaH7lQg7Iajr1+VAzELVhVLCaBF5DKrou6dkOFFwvKpqV1TmMraeUTYGg7jhMsY1hjDEe
N9/cL3HxD0GJyluOtrffEpSiZjeKp6L1eWdDkwQNnSm7b66iWFEGoByw1cCOaG6XeZs/6NH2i1iI
7nmW0kaldEW3Wj50bMt0TN+pzXPzya2xUZtXdLLEqyNxWrDvqactPNQt2w5s3EmfBWVnW9xHT5qx
23OigXN0x8Efgd1Oi7yCvJEXHijB6iY3D5NC/KJ4BQl+8Za67DwJaONX7DuPRS/MS+O7agaVtuUV
4sEoFx/z6tThO23S4ZyMyYs3CDBjg2vTaUmhdgvT8SMrsZT61vYAnTJzyCT71DB/WQAWlaVTrEgb
G2y1U+uBGrQsHbDDPlxmeCoNnlfU6GYF9YadkOcVFvhDx44kdfexRiHq0R9JYGW83AyLUHwomzQX
w1zAJCKw7Vm/5yjji37ZOCHjA9S4XX09+yIP2ShGMiDtL5326mZOby3Benzyo+lvCn+c5hycghid
T/WA86Gb8qp9qltpZ5Cq6PPn5XfKoXGYauxY8cyg5nB9w5gULiWbm/OJE1gd4I9gAKCHeZLxgJZk
2PnD/x5f+u6lzSWYEo2U99Hc3oOVLoUOavUgvgPM2KEQWokg0AZjwXJ2/KtrxRX9jID6bWEWhPce
oTHFvFlUOESSpSuUWuv3QdzgjCUOG0JeFbDdiJtmFFskpcErAclC3uKp8FNh27Adz4tH9GkTmDLO
h9EptNAnc3pnkoNXL5EnXFqGj45ZGksdG2gq5JR3t7AgHWtSr7voJQkvd2S81zKuKvqAtlnU2WSA
qrWLYZHOMxX/JAWM1cRts4wG3ASOzkde3mU1nfF4N0/wSSC5iuDx5+7S4mUYflWmZsQhrAEwN7vt
rYQsVkTqI+BFq+rWVuQG6weTxuVNP/avkJZwn33SAsXlwJvhGbwY1ejNYNSMqznbG0cSTK9QwmTT
kG7jiHuE9RxkQJiVruXtuq72F7yaQFs/AVuCy69/s/X+vh10W5pVvQNb+KdY5r9qMMcvwRjgSAkH
cDtEyBPsUchKrgh+xXGmf9JZQ2MOWIf+46wmkwiPcnikpNNabBtv3XZqIFPrHkNlw5FNuH5q3eec
qpI8RHyPtAeNSUD955FOwvRKVS+FW3es4ntARao+fPIApa3tFSFthaLVB9sXo6839SGQfC/vxdoT
E/wn0HtnBKtxVSkAyP+mPA+E0pxgpjRWng6ptxSiBThg7HgXJdASXRl8m77pBMPD76R82PqHWIUj
SKkCE6NHO7eB3OkdKrkScyXy5nC2UclwbtBM6savPNBJ8bVr/mjeEZhjfjuFSGQ7ugNp+CGx/rX4
bHa+4EUY6XVKrjVC1C5o7Sps1PAbDPFQrETAVsc6AKPXulIlwZuC4hxM6dvlRjG2YBKkr0K+tW34
OXMkBzhk5HYGL5uGBpVg8fHYcvlgcYxpLn1Mm+nZF2+dq9m20XTfnlJKxmucWDYkc9u0GDftx6bc
0zFZkf+Afu3WjukEf94IVt9kFsv73dad+L9F624CQvcsJiSEckjUwOlLlxwrAowYtzMmO/9OlQzY
h1Po+UzYIT6tb4yXem1NXSJXneaBXRmuxFgcRBr4Ky8oTgYIjmgeYq+z0WuFnLtMI/LoqXPt3ZxU
APduwXpYdvHSr0EFOt8eZufMOzin7VQbkZOx4qT7NcUmeQDmO8X07DLiW4D3TqQQPrkay70qAa8d
TLv2Sp63uY9OtqUCYp+yTcXrpF+8jPhut4x50A2MV5o5w+1RiRGCRf4GAOUr56gL+7c5mLEUfGQ6
Kk8tXTH8uSo/OiX20PmrRvbCp9UzufEMQQx+EnhOMVbUn4PQss0lmkXaW0S1Ijd4moCcziB6vBXJ
/LR84+f6tQGpwQ2y2Ov/LBsx6loKQ7iNwaUQEDrkSTEKT1TAXvJNhmMeOPPECp+jh5PN29OTDZSd
6CJHz65ocM6SXhgKYt1/7wp355PpmhhMfQXmIhxRfEfMUUGqlri1XCrN8U/lDM1eBicYuTvYPIZl
aPfnfbUM0W7GdsC7NnET5CcJdlaAEM6yDwcgVKOeojFD/mzTMqh2DIjxdsI1KWpTdTkLi9qOEjpv
T/raoVREDQgwuBj0+lvM/jN6Q/0oQIkPUYIN6sSYokTOIahLbZlSbOwlaUw3P6+i7fYcHdSwdtAa
KmAZMMMj4qcZeiWcg2h6puz7h+4yAPQxp0dM5byLPA11YZG1/mAiG+LBPe40jYrB3xbR6ipB7hvz
c4lf+OyK9r/XuZLvkUWeWGrYvobV5kwulvBMHLQ76BdhlFj/Mn3zXwOSz6JQec17FdX0AGSRBbYk
oQfx+TIpr5e5sLJv0NbnjL1ANAPJvrqXHCnSDQSPbaWJ44mKi+68OW7R3qDJ++sK4y0dVDZ1HhDA
L4Xju40sYpyhg144JIajyjfG3dYDqHG+ajYQoNs32ZqyaDf0AsrZRxRSYXDVKYGOqc0d/1lwawjS
gQcsd/nu3pw8ap1dlUwJVBYfn4nxWXxbV84PPk5jGivj3MH0fmzpo834F9175cw1YV5XyX//Nu9V
3CbSdHXLIMQVWau5tj9Rryb+RfSV+xu/9v49f99Y6jw0HwtbCQdipuXTEwe9aZzMi7BRRNRs/VaF
GHGz8oJfzgrb7VFnpF2tSNRa2dPEdpVT4HiKAFnICnjg1GWIcVwEQh5JXReBlQ8ywroRJnNXDnEi
kXvdv/92tb3Yqu4/LsyQn2SzAf/sRm4CbwnxV62dDEmm5hc12RQ45mk/s8tEux7+ms0W+TDe09JR
HQny3tn0yOUVeUNWABMytQ1dihgNQqFo7T58RhVcxpEJ5/v7JSqKmMrivH4NsCcycMkg8Dw6GKVf
FzLGXi043k1Af4/DJFcSLUEzIsoL3MRNlRb/x1YRaNM5D5QJtxpsKuRdOz4JSa73JpLm2N2To86A
YuiT89e7HYltloYr/mElK4a4UAU2fPWq1QWDwFhTZCjt9ra6cz3GwlX4GJ/KK9JQN5I7yHBRSpkM
mOL+0n4d115x9zW8ApxLhpMG9MH6Q3euCH9UDv+N5H//026ImeDsnHl3M1E/TVhHyDQbzPh2I41U
8nJHmdyL35nxSC5Np3lnN9lgUANawjQ4P4mt+txtapZjjnGDKGE47XeB2/t/NpoBM4lt+/j8P3Ii
sFgcC5lOPXpsP+RQF9kPXt1yL24MBmDDi8s3NQDfB+h3YNElSdEMoNFWE9Cs6fVyQsrqoL+moolr
ZfISDsa2OmxgnJEQJnF5Ug4kvdzjpifXfvQCtZKOTxyrU83mnx5V3520LoB43pw2Trm3NPiSEmwc
o+M9DU6MiHvrYaf/RgfAUb6JaeNYHaeJEVzHoX6BvpyOfu6qdz68w7oG6RliV/pFnbtHg5viz3r/
nJhrfttnY8pwG14TNmSVlF7cKudpx/Cl9Yxcn2HgGo1wypBA/M4XwX44yIIuTTJ7W60ohlW2s2pN
5NC7rBsUvjXhLlM3OGvPf5qOqUgg1Nj0MrDpIAFkR8XY6a3tGS5/jhNzFzcVCkaF6QcmavscrRAL
NjKdfsWvnHphFYL55NE9svKCmw222Uhxknqd2T2XEbVqTX9zdFEEDmAJ1wWaKqEs2o1XYJ2zsPgf
i/6oXT0Kvh0FgGJ863aVP/zWGZrQ+PuwvtYNjjlLKTYOU3zB+0pZHc+zOSLj6xMrRAJAvGmkTZJP
UvUnt/JlX+7nPobr+OubDcN0botMstlhOWy41sl7/FJMkyP3Oo4MzElyPA2fclI3eo9wyzy0ihaW
PJGEPMzxmhv4HIF6PvfTs0oQyYF0Xr1waXb0P2qW3w/8jjBx+zQtO/rfiJc+Iz8LpQ7Xs/sxbDcJ
ZvTwobJ4yRp6+5KgsuE8OVtom1PRmpg9faGRf6xd1x6O9zAMj3tzX0FBMW5Ud8//KRfqTBoWDoDn
oUWCGdU8WhjZLqUUTgLLx3oaZjOE7q2fJm/9xkjV9DxVup970TeBfyLplRIO+87QSwFhZmRUonMF
eeT+Gbjt4sTcnKLj3j5/s00AOoXx9sU3aQM3IUeonaYz9GLBnMX8VbgA66M2NfUh3b+7Kf5j7TTu
rH3ARW2cym9qybBBeGt5tRNCqbxCZG+gucoUwRz/UuVaXw7aaGzGLGZLf6Z7dgabdu9PkICuNjtG
MHagts2uFzVmSLGhu8yiZyt/IhZYGLWCIH7zYwEGIe7i57JuU4qV8zuKHUfAl4c/+hJ0+EwZCPsN
cRWS8Dg57q8Pv3ncw6gnhYFegDoW0uH0oL997eaoIGuQcAoDALVLD4u7V/RsuL23ikiPK+OSYflQ
ML8nGsYMpoTAJ/yiry9UJgsmRSbCZ02rqW1O2jWatAGpB5gZ57puzkNerPzwzTthg+ra2SJ4XNlc
KdabfcEjT9iJM7I8nak6M9Aw7LhOwFhYjthUtCYfK5zUdywpyqz5Udj1KnC3bmn/W8dYjV1JpxFt
ncK+NJeFjPew+6lGLEeG4m9WR+cs/mWnHL64rjgFXpGkSryFJNBTuj77dOSHttuDY1n7kyxW5Gjv
3hKOGoVn+ZcQ6n9Z/UJPxj9TN6FoG38P+7z9DRDCa0y0zVl8nMaF512/1PRDmYpmAjQNph6PjnJP
heOxmR9ZPkY4ygrvnFzrF2uouFGbx9v6SA/C8bO9OpdebH8vr4cgS+FK2WHarbZJofVSOWAo5qWR
zhfzML58KwzYiai8MQs7/+0Z5cL7gp1bZ8uzEuGwvRLVsQ0/aikudZ/mjhUyvaGMnOk0SIEFAPax
V6m5wmzTuF8PLm+uEJ6ATSvgnymCnyVR2lmEBD8R9lWjHZiiRJgYa8nvdroN8Nvxx2PwXxT55OcJ
qiRt6jv5PCvMQUK9w4RQ6gEWDyOjbBdZYqd1hFMwCaqthxWHr8NubbjxAttn+AvkqDOMvuJ3ysrg
hJD7dmWzkL+MzIrRyuCFoFLw9jeGkGANjKneMm8pqvMFOFKiP2VZ5H4sEEvG6QuiY93xTMWacGSR
vbIJLMdalLbPfqgFcI4UzX0b654mt9QccCfVHkOVFJBNvOMMrn9cNrUYBjtaJK7uj5OerKJ0yBZG
lSZFTJm1htkOfeofJsKKYa4qJuR/BYW1jQzpu3KBPsNtgKPiAdxTKeP1Ctm97+hXCJEmpGqNPAKH
1WsCHWNlCpKw4AFpzgvU0clGvcgA7wHOU2kqyDMszkcazulbl9J7mkj8OW9o8uKRrfvqzGps9f8u
5sgcl0MV9ewreQAGCIBwx/IVgZfOR9n4a5BYaIbOFayNch77pWPiv8OdtiwHMYAU4O+NEmC7pyWc
M9iD8EhPv1YSzds8TryYU/ousKtJZX7JqImhWYDXWPmwLb9LQI1ytPbTTEfYg5nTsECOFv1yzaNW
5duqi7zJunzVgRHsZw4RYJ98DPgXpVf1s0xVTC9+nH/mNLDa7txQkGbpNxKcqt5RCLhYbtL/CjWp
aDQqYdT0SdSDSquMS6QZFr1UF6hyJ7wEJj/ctcMd7v2kcDok4lTCPjFHDD10Y8n+osFWC1JkRs7T
rb2JM7YtfjvAgY1lhDDZXN5Ecn5AB9xZQE56F00+aybVhAje3CoHo22vCNuh0L90m9PZ0r0+Nrgq
HaDRErCcJHp2RpRRgdjTfLyDFC0IGjThpLCN/ZAmnpvsngYQY7eaZ7IvjNyybq/Zq/M9GPrFuFzw
N3HtlUiYj7SsHTsHaObEy3uzTf+BsDIT205qLoVG8Z0JbTfBM6JNcSq64oX1U2pXGwvQLg+SQ23e
nz0uMqN3rGxto8M/bSanr4kCqk3FPlwgwKhUWtTKVckLV77LIW1OWvguLeccSd/qMnCmewGSlJvg
FO2eXr//FeGlQyCvDvo2GI35pQrK8MMfwnLA4C12ubEn5GAeqEFKeBcVYyDhEUxKN1cERdYBsquQ
vfhHcEfedFpYNU6h00NSdDJzKNaEY9mgCSG+K2aqKuhDuXioSfrRKn4bIyBn6UNlJTxqoTsxke1v
SeuFfBZVemmOGwA/iOKfN9dq1D4e2rwXlBkwNRSHC4ZJ0SO6Dg+yasT0okroRweUR90YYHqNJula
Qg/OLfTB1xdBsIkUbnQ8FOmmoLmt7l99oDBevN+awPjh+20VoWBpI2w2WEIcb1ImoVMNAL75XqKk
0DYV8KQMo/HPOSXJP/dXCRNl/v3PnCwOU+v84yz1wNHTyxvxXGhVvwFzIeU2Z2GSBJuNHvvKiSnz
UHppWn49RebOaSUUz7Qvpsj/s7X9ndhpoZpebbs2Kj3lnQ1TJ9/lJckl2oJTvTKMQ7j5jS3A4uWU
5+RJPynKzI4O3HWuw6F2kCo81Ul1UZtGKwa7R7hB7kn18eF3hIkueTWQT1U4Rynk2GCFFe7VrG6Z
U1hJ9VxcxEIrB9X+yJQx7m6E2PHqXlJ5dY7k9lcbWmqHTN9Kfjp+c6WoZ7rWnsIAbh6FR35XZkR3
i9R3Bzn7AEdBexpDWrYcbVMjO3izm2BXr8fuTQHAYhfjolqmS8ncrDhVagsdzPaR4Amf2Cy6AvIP
bYlG3WTeLGV8VtLhMekKzT0Ybkizyo8SdsvYHPtjRmEn5OdhfAW7bamMDeXIVta8k+tOWLXcoV6p
0epxBM/z7oXij/pIGmBtdBwT2VT1jL5wkhf//TZwcrbb2C9eXrXarGKFh9sIm9ktjpSvq8gFLuGZ
S37c0QFMxguPZDQ5r4CkgI2Xi4W2M1A2bXqpsnll+ZHLpWRRyTyiKMDJq3Hp/xxF50rqggX+/2AA
XfZTqPuCi0mdFVxUcp1LfSjTXQMIf/P+7B9Px1YWhijZtUXBLUwbLqOtPIBUIeX4ZYd2fdTW4ul0
fRA7xR/i81xx/9nfTJH9tj0H9aWaSNXjy3AslX4p5y8/V0pab7ZEenLIxTe5BvQBZy8Bj6P+N1Uu
X9wzvvYcMJVnyHksXO2a8MUgE9bOROTQhJ6HpC0a9jZCicBi5XUBpoy/Xj59Fagh6ir+yeYXY2cK
jnmuGEq5p1yOgwXGA82R2ip/yW4JiZoyIlCIkgnIoLbPupnmXYYORkBpK/O8A+k/bv4YyJtnVCrx
nxSFvCu/EtE1FPH87yREreH18HXm8wu+LIGSKEGQSod26hGO4V3iYGnxmBS3bpNRzyScdFoveytE
z7rFEoD2TVE5JDWpKYeL+emSEOi34BjPiTQZY0G5EX+aMQZh454EKOnL+vxIekZqwaOJPal0lWaS
66mOgfmC49Sg4AEbSSWKi54yiaJsRhg4Au+upd7AnGyVSdaziGsm6HHGM501FPwjMy3GzLCZB8Qh
6UI99Oj8LEz/9umG91HfzZAN/R6rwDhbP6zIN3VB4F9o7glvqVBla2s3HFq0PzxjSR03uCgXmnK0
vsxFYAM0OMxu4SxlX8GRJGf1uKk2aaQXYFWozb4v+BUohj8NkABIYR0OyoKk7YoKCfzHR79ZPugu
5O/cwHAjaZfPXcERoY6wDmVyqlD8y7uatlnOcDueWD+rUKUQJ+T1gZn2LGsf653XR8e3xutPwOTV
tbQ96zagkKNQTpuqekuDOzb79KxothzvZY+IzhRHnucDTrZ37YruNaQqFRMfE9LeydvNLWX9bPyO
N/bY185WuNjm+RInWzHOGRxxlsOluIerjOb9xKIqquaU+I8rhwV1udI8I+EtitMG4XjMwC6FM0tO
f6x9z80/l3lAGXS0enS2dQfJvk5OC/qfykUtwV2IynqnrZkMRKNUEj0HUAx6613JLHTeA8bVpen9
SpQiLFZGRv4CzmneN/FxQHhlgMz+xzqCYNYHk9o/CoMQDyRA2vb/BKoQjB+KJteQEvA0Vl/TUErR
nQYt4KQSsDEQytVYgk1QxkWX7Ky38MaL67lHlXnq+7RPx5eq+E0CYMYcXPLjTLBiiTOCV3zmGhmG
PhKrqhEhmXuT/e1YBCpo58OYsb7yeWj7YgDZllwxnDXXnUluhFnos+CAm7d9nyj0KBDKrWSMU1wg
xdL3YGOKIZVBCI07M5x6KrK0vT9liW/cK+pA5KSmq3sz7gHNBI6z1S5UCVvpM0rA86BQMXJusi3f
43ynZVJ2w8m3yIzVkYb/tBSmsNdV+JzjMBBdusla7eJTzd4LRgRUi3F5nZp1NQDdXlY3TQSOO0tX
hv3cAGxlpDBbIRUZn7q9xaXvK/QW+oinHk41cVqGagpTeaGe5JzR5/kGruAO1mWbPyeR4+aNIrS6
HfrJMqW87tAfCza2xGBv7O4HUvZvjfUoBR3+UF2Rj1WvJgHtvC3RNzWRYYYH1e5uJOC3ivtWfjUL
Yb019QYI6hp74H9ENe+6f/1C1iXRQR/bFNd/i+vPR5xYXjSVN+J0IOEdI8dImvzltpkYHYoQwZ8P
A5UYyfIycGRYe/rPgl3fyhed5FGCXEmburuAKl1Axl7el9rzfXsqP40W0jfUnSwZNYmfJOSb33Mf
gKQMMiNYtGzZTzy9893bm7I6bFZCD+egAbeTeql5zjJUgAsTeow3otmEGnXQP9qtNvD2pfhWAHrz
2TcM3Mc3ovQIGEClzWcIbc5M+V1UoVs02y2MVz6vuan4f926e8i+BeDKDrkRbM2sweKC0IK698tf
sPKOSDzmFg5tqLR2DKoAWdKXh9qT2kBuwWqOxiBdYx6c/1n8voU5rB2QwHaF6Xx0fv+4je+7ZNg1
hJZnLRp79aD9M8jg8nDq60rK+GaNgKvIFmlBxsY8iNkYRYMi/0HA4BF4UcIDDoQ0o7n0GMN2x8oU
IRjDfPTBMbs05TyxjeNHhNEbBIsUvUwLve2p7b5NUzUEBceiF9anpDF/Fmq6xAOw9UbSHR/X34t/
pq5XGER4QfW8q9lVUDMJ1F90vLP7RQV8ab6Mzmr8z8hLUIMeYWaoeZ8CkBZjSsSL3XUGD9FWdCOk
by8JR9VFfRcE8M1N19j3GFmqpo/4CGt0N47d/SSGywNGkxyKkaPPy7rUkXZHG8071rIs0b3JPU1g
eUOohhHgbWUOalJIsmj9Z/8I1DlXVGWlaij2kMVQawx8Vj+keyEnvc65We6omZHUxRXCYowWOcRR
W6il8BE8HYVNc9q2EALT9lwdtBx2IB5r+UTJWjIBGdNmpcHCnNxdeBYnW5GzMQAjeKxe8TEaVnR2
Af5y7w3iWJoFXbRHTJ+jk1wgo3lYU/13EBuql0R4z6hsiqVhikUQdl92NensbUHOs1yvKokGn+k7
DMkSlSjMzUIFAzNMkFvF94HvU2JbCQtPft/NE6Qx7bASOBu8vF5ENCAtUwV33F/jyaDHPLKvHJ/X
+3W/Fx9sdGZzmGucePoJCq4LSG8ny6j/IUGxPaaLU5+0A+90TwQVeRQ6p+HW7HxuTKVBLs4+yH6e
7vlnEL592HqinE7KOMicyCspAbmsnHohpg+W/wV+Ta1hB03CLTiYFkXt05Dhm43oUfv74WkhH3SN
lBl9MTeOKmvsUrSjJk/Py3Y2N68OuXFkOmhpkT6ZX1PK5ZJC8JUqaqeXlkVuF4P1Aw/OALZ2O/ib
jQ931SVop59Wbkphp4CtoZG3QB/z2pHJCNniSZFkXAzhdcHGAt2Lz2pfZH+0PWOmwAW5uH4furvi
6gSp7nsGhez0t8tjBkMQ1LLjPUFU4XNH8tsDNqjeRvgtgLVmC5nY/2gpkZjXeJTqFLRCBS8SQfLQ
OZGl+ySHjjeu9npHUZUP8/qzXXn8emBC9rMzlQUJ1khNElSpFOr9SkBcp5sRZu9ECs12E0VQ5aYp
DMXYXeLqdL2Cv4Jap/gqXlDtwuCofcuLIJK4Zl1HDG28ikVOIgk7ZElZb9lsacL4gXBd46qqitsj
NBXUVAGYeRvrEYte3w4xJo5ni36mwyMzbJ/2gZ8MwHPeUxzKupYJ/WF5N6+AoYeux4zpg1wzMZqG
vRbjCgaykk4EM3sF8kxElTRpCSvQuE2PrxMOxyr8GU0Y5ZNptsPegCS1aZ0GrqYEvT0Q/vJp5zYb
VgSa7W0UetWGHbQJmUm60aEA1PZKpXtZhq5OZB17+zg+WHjs6icZxUdkOkIj0nw3grQkbNyIF6LE
eqqUPp9OdIFznpktd8tmojQFR2Ow4TKQRAO1HqJz/x3TnDyaglnaK92SBLqnU+wfYG6b+5agq6Dc
ZASiAhEg9T6EfVWYnmwISQFC682ro1f0/aUNlYeY/cMStR14+BV0y70u1Wci7ZmBKBvY+pXLhokU
yCxhvsNAOVbdxfyHic566vwBJsg3il1TS+olWY+XIqadZsmViwN+14eC+pxI+9AVWelBqfnQq0BQ
PjHE3GXxd7oBlJOn/RqJJFap+uE5ToiJuMh8r0CrR+Je2SO6//kfySyp3s2aJGphpjHdqB+Cdflv
olf7dkhGOzYxGOU14sHiIxx5FEEptEvFIQPYmL3o2ZWFhemDp0KNnSt3v3FF6ZP/FaOabaUEOb8D
h9/6ERhROsQ8mP5qxCZlTR9PM7PxTpzBZYJTn84P5LGhLSxTmJio4JA4B1JlAai9LbTVvp6h6h9j
zIRnWPUAldXowFa3eMcM5zKGva+i7+vPuMunL1aH7OnVOIGLFXakiCApkY6Y6XfX7YmcnAwY8vpQ
IomRyEq66D/3NKP57K+/TE9cLT2IgN7WaMjTjJFK4PSJe5U9QY4evmeZpNwEyQu6PeKUxOPmof5v
kNu4sOFU5v4Eq5UMMmPDHsA0xAT9XmxNmHwFfyV5a+l2WzCwPAE+PdV+PxWZdkmo6X4SPYNu45WB
9G+Tr7KMDd7YIk+kEXuoxRQi3xoMA31EEyUad5Y6c+mnHZcsam4ipTp0I7qPEeBe3OPZ9Ixywwf4
Gv8hLDzV8INlzPMHWCkqe+as7PYRV6Cf5O43cAb+5A8wv2oYhDyYROCBOMJ6rvl3TgJc7JYTaUmG
OeTXimhSyjozEKiClcTDRA/ZQ046cdjpVklc70kXQ7aUpnUpOcVQVz79CPULaR7y+g63zfBgwfaX
XYigZPP+EgXOZOdHg4NKZNzw4etM98naFfe1h/gglHE41n1hIbTgL8kXFWWh1wYbAZzI1BeuTgUM
9a8ZjdOdgC2XFdsyaALboQTnmV78LLYUfqVVSwVZOnxs+5HnAVHAKtoISe9f8rcY3uWOiXbp29Z7
2CvagexuwPwrRV9M3RKVMCrarXswfFdiJDTo//upfrC9zENOhv11EgzXAxMRkisvWvvMUzxPhB99
n6dvXfZ4nbZZvRUIS4dX5BCnvhJlciGepHhMSFV9vfQYO502vDb4JEOtHmrBDzL0U/XRNOjPJDt4
m/fozDGOVLYHjfcv0Bw0WzLxMIsjJ/INcme3e33LwFC79zXVx825IX5+Yoemnci3evUymIih3Xr9
kyyBacLSsdSx/kKBniP9m+GfDSNv3I29ypRzWVcN72LpsgaPHmrrm6iv1RiH5DThn4CAWBuqb/l8
oH9wboIgDjJP/U3uwc+8jJeP3VtRhwo8iWtmmcsWTy6WY0t12Gkc300dMiVs8i1hp2r5/ujQh81S
VTNT87/5trZw/uLFG/Ali+PlOZ8fyXQszk46aG1TzXuXKMEEefGgeqpCM/+oj2J4pzZum8zTDafe
zvm+zOWyoWJOjkKxLC0qJBpVfJFSM/8mqpyswLgnNQjjb014Mm5m1A7/46ywRmg+dRtSe3OyzOAe
PNnVK3ERlv7CUtdCQzy8db9BjHuqzGl/UMYDSuFDhm4lMKaDUFFPmKsNin3lLO9r89Guhh+5x2OR
8YGLAv/cAOnNy3zvJ9nrHC6AXic+jmkecWvLRrHjQCwU66ziYGzUmtltdBHHZF7OTV2PRyX11Twg
hSmUcdd4I7o3UihVpeLpkfHptkZsEw39JaC0J13hNYqXyzGj2FxlHjctw3KZeZg1LS2b0y8Z25TS
ieVaMzWFJYBbHfIHpwNOMi1NwmAcSLvrx9+XQ6s8bqk8zFYzmLdIZ60BPPozgDjndbp2uYIE7nQV
OHHAeSsIm8QKPABu+52PYUFP9db9qv77RagtKTgMe4s7ZQKgMiKfzrfz0/KWBgIwM50kcBD2KkQL
auCfEd3IF+r/el0N3QOLECqB+earHKsTGbz+Aa1BstWIu6hqMcbaeLUgfH13QMlUDHNmzHu1ZKBx
ExlumRhrw0gFbYBGXgbPzSjI1ft5J/54e7huMYjcENCiG0hUZ2hZ3+nz2kBbb+NSeec9xvrWuTGM
Zs2y99QzbTDt2zxXCqEI0pFmUTMRNw2vrvtqrsQSpW2j9d6vFtcwr7swTcyZsWs1PIEA3VKZ3yok
RqEgFVH6ElpumvSjbH6gt03y5n5fXJp4tAsRpFMOFpiOTuK/1A3VtVbYfCpQOcAyQOOJ7ePaaPuK
mkPvN5gO8/JjimEFrVFIvKAPfNlql1e8/miN0B8UWPpdqJ+7VKjOxo97aC6fkzPAW8kIjAP991c0
wB6wNZiSuj7kBvAlSKy3KPM+YexdTNNks8j/o9B+6sz6Y34ggdlO9BYYLjJuoNfMlC0yfbsuaw/z
nqZZPcfT0x9q8tFKv++ZkCU5lWYYjcg7ViymSSIPrKv7SbjBw6G4d2+V+6gladZMk+iWQCU68nCU
utSh9YjQ8WxurdhfBu9XQ7cSPONsmKni1BMT6VhgaUhbxtC0nDly/22aNdqkA4soS4eNRaA04v66
jimlHb5u7b3wwv6icLzXgsFie9fpMDNXFVGimyG0jIpDyEbY4yjqsloQ6igcnxCdYoMpb+hq5bHI
uHSdUK75+4GySCqLUB9y6QGfkLsWQ+0pEy5b0jXc6y3PuwqP5IWRy0kGeeUkmyu8g22boEtA7Vzs
v9IjKdQOQLSMxuYu+XjicYUuObsEEqlepXja48FD/PmWAaExWzapjob5MBorjcWro7k/OAM5VWsP
cv7POtHQL9Fjr79Sykfie+E6uU4cbvVocpv16+IJ0vuSjIG8l78emdOZIYF3cV5ciMqD9V4Ptq/A
mR01WfDF0qLntGmhU5z6krdzanProADzFE4H1PbAmmojyOnf6zjiPZ9ja8O0CmU83n3jLzhPQ2PU
TT9ym+z/AUJQanZvvMUxRl/yA0XwW11xIwOOGoXJGSNDd5Y+h71n13uAtwFF+SFDsKcZOtlzYLMX
19KMqSRZsrabwx3W6l8iaDMo4piY5dHIErow7opNUC8onxQ6OcMmAIMDER3+ZZnJBApN1ukjo4nI
UDIWwhZQrlTZXCL8WRWjpY2RxF4jL5ULjKshJH65XNsvwzWCdLfc8QMWISusFYHO9hyjZ4NdiDCz
yFQ4viHvkMnsxlI6oowS/cUu5brQXrAkr9oZuXPuUJGP2HxMqaA/IDJR50KEr1380yYt5xM9TLHg
rdIhP5ENmyJR5yR19yQoaOPbYinmQgJqzJvBnJN3GniaUom5ZQmSYR3kp5RC7uZawXt7fFPFRMvc
c+SiSyxA6Ic04RlDDxKX842LXIfBXl8QzeHmUnCq3Km4qAymTh9ij0aVjGkTLoF+f8RiMUg8Bn4U
xn6Qgr9kOb21y+RLupqFwP4nfZ+3CeUUNVzMAM8gdeftkWIp3QS/zIE+S92hGmLak27ysInGgN+Z
crxVXz44OZbRSxovAsK1nVDv1XgosTIjYMhx+HmQNp1Hlb3AQw/J2RHlREuiioJDGW9vTu2vcblP
QhzzgmiHxeqFe2BqkLjwsogtl3Nm2xQtHJwFU+7cSuwNjxqW7tu37OuO0pM0Q4ZqCbBegXdIv6tP
qnwXS8MD8L1n1V7mV8tMM1MNfHV4ohy+XYkLeW33eqg9I13lWefbmtuIkIWkE9G0Izr1W6Z/B7dK
hgH/chyo65b3cqetq2ACTrgse2POCx7TluHfIQIQtwcio6pN6NAor6SdfMtPB5FbGP9DO5W9DS10
KaCOAx+xnNSSUx8520LokfoNjNZ1ha3EmS/ysQY6mhFlrIMz7iOPlXY1CdS52h7LK1O368cQD1p0
IU2bxKj/lA8o15Zaq8RYVVPGP7u+DV22fspPz8e9ID879qZRmdmef3zkGsP+iWuMfGEzw0dYfem6
kDLEIEnSlH8E0fzV6wpSLb9NYZMHnS4pM+m2G5M68B5j0/+JbBS0/yGWZzNMdOqDaopfApFas+xC
k5JWUMnaIetq+wp6ZKl0G5BM1di0TU74wroqPDEbVZOyRJT0Yrf3EPn3hm5wqegiSrV/HDUTMBvR
aboWhjsCRotOB+f9t6VKYZ3aExF+mr19XyA05/VtKPTShmVxQtwGIePqs8zX1YogWVawpDtkf21f
CW+mnKXlrqeTMClXzYDZVjp03WXvesmOdllt8ZZpHQcBXYSWn5Zxnf861TWi3lDwaCoQGxlis6FX
3StPrSQvyxHUoviD8YNr87/M00DuTyMBAgVeF11XL8lbnOd0jd/NAdaMmsRn41QlaAWAV7Ap6+I9
/CMsUtwNLE0lFXhYTzwwzhsSe8m5l/h/5wd6/8h0i2lx71hSz7tlE79mMv06gClQ0zNQWLT7iQHP
IX/9qOWKUnR566zkNRT576FFfzB7+2pBlePNI3cjQ0kyK6bNTUhyxlpxvFKIFroCcAJzdb/F7nmJ
g9vuOCF1RxRyhTzQzlUh/MazaEyxQLzx3auAY7tFmU8ZhJ9MeNZDyU/ffgVbl2YGixo1LpyXDtuY
F541KSXl6eZq1FezrQGCB7EYCHP4Ts5+xsvcjKTRbgkdc+9pMw488kg3pm7VqqglPY0ByFb1PdKn
Q8T90dIyU4FAWV5Xh1w5+KRVtka6mXGM2BEkv4huIcmFf0eyTgF1UmUdCe4bSXyo/3l2P5yhV5Hu
JMm4regLehMdcnL/0QHOTVPnw3rHnnqnLB3oUiwv45U4DHcfyp778J0CgTjMVd6nbnJgamMs3oPI
1UbJ8RItT64S4z/ESULwqdH4OI+05clw0hM63MVEdUWEQ8uS3vYiwmWUtA9sIzhHFse5aeSOs3kX
1w4a/p6T2f9EDmZUpSdwGZzMrBA1N8zoFRMRrZzMYR0W/boXTwVrRe9Fty4OuIdZAil4EDCKLi42
Gk7Nmx+PThwBM51MCyM2AwAbqMEDc8cQ4rAJvqPtCp1qqgtsWdJF/hYc3gKJ5KC9gsqfLCQXctN3
yVR1M2Lc8zd8QJ4lnBbsvW9awoGwB/660PWoWx7/muyiQ7Wa2DUIeSBPDUFRZJvT40R68uSDtAqD
2Cem/9gug6kazO011Ib9CwLB4oc4mJQyMtofX9oZrL86fu52472gTyVKzUeFCjCo4XvblD0ed3UL
4Vkdzz6g5hRt0rQ7iXc/68BKLTI5Gbm7+NcpP0Tuma1ZoHtnjrQ02NUHGQPxBogb1HzZjDS1ZJmr
37CmLx83hKB3KmhMcM4gCjFnqbXUBwpaIah523iDjzbe8LnJosLJW8KD9YEscQMPIDQSMbIkx0Gu
HWsMxOar9pr3sQEes2uyBQ/JHCn/132IlfXTjCn/LnNAXdGZirEOgMQ6sOm107g10BLL9zME2BLE
c0AfAB30Ad7AttAXGUZEgxBb6P5qgEBxzYQSf73KbvPgPiKdcA1adkBJMAN0FcgwiNg+izVvUOW/
fk/RvgzyVLEuxFMSj0T+cmJm5Mgyh1aUKpid2JCXzH6xsXgSVoCqamxWwcD0Q/Wp5n/0xkjXsXm+
77IsfL6ZGGGvn8jdvutlP4EIEl8NOC/2esnOwNtMaYW4wndh3Tu9JvQcBMwzM6nklmcy+3E11y4H
/5kqtILxaJRbN617O2Eln4kITs9JWmg71EmhMBHmwIBmULFy3c/XQW8tRe1P30bPR6B5ojgOaNrH
U1JN0C5qn74Pdjuy4+eVROUrXPQcASH2k9vUhP6Zutn7tnoXER6ZJ2cWWKxI1P1U9+I7tTbUEqq1
r/dEJM8c9tCgOhlUtQlVoiuYF9E2///nnSDkfeLYHDDzWyKGJoZxqDiD3592pI4GmKC+O3GHl/d8
uita+eq982C8OonMkIoCWfSoW7orkVqtLlItw1nLVrqIPSQXpRITmK3zIbT/v7UPCJVf0ogRad+4
GsZyEM2OtC0fTEse44aWgHoJH51ie+HdpiVcaZwhA1/tnmvkSq6yKQTlov6ZXtJDoRv1r20BogmF
iW1ADdv7GAG7DidVqwkb9hyhLRCG57PUhjduzcUfel44loY3/Jyb6GO7rqMTrdrdbveJdcBNdO5T
AG9jh8yXhbrlt5A13dgAL/YfysdJKWhQAdqH1XeE6n9tQw3qJXI+cafad8sQDJFf56xDMzR/MjEa
kQTAUu1tbN8gp7qLUh4SxZP32PUPlUnlJe1WKZlTtpIAOxVexixlQCEMnHBG59Z5M0e+UzMoDn/l
3qlUvUkrycQMQsymgyQ/6WAVqBb3PLE+d9DEYICIrHH9lLoxp3NbFqo/ogi2DMo+JV9ykJuLByVL
+ov3gtpKITBuZSuLOhuSOr0VTThZbgDIl34314wqT7aQ/P4vsOUpb4NU5R0kG0Y0I0iIaY5UVJ32
OLMKDXM7i5kkP1UVmFn7aC3P8XfYKgd2/W6j1v686gfPiaKLJp4hQikcwzVvqfqHOqgCQZXdnae1
NJGZJKQwzg/rw+nFGYH/XKllB6kY6YXuqhwI3e4Jgt8JWKIF35/PYJQzDrnEVLp5idO8iP0w4X6/
lbFH/9umUvUPDnr0aqwxjAmUVVHYPuJtVwMmWFyXRActjqUoefEm0Z6eWUEgGjaEd6NQRpGy9CGR
Y37HDZlbXkS4U5UAT03qYUDbO6mwt23hRyylDkCTxfiexYzgTYeLHH0t68LdrYHLfY8Wxc/vJ9/X
YAyb4RC6goY8L868kWIBQc5XLhQMOqfewyBevNeEAklmGBa7oXwX9g7aR8og8GRvbDcD0sxukwVe
RH7p2mfrM/LAmBH1W5JCaCUeFnTIOCcLkHNmlTzFxlgBAFVCnpQGCH+odzoASr9vEg1pFm5pKc62
WlIO1bY4hGI0Z7EyekCv0c7nB350CBgQSwnnkfiwsBh0KF2fTvsWz++B4uBeSv/6cNNNdf9YyC8w
8up4muCrIxph3wUpa5JADIPIYK7kwaWnGE2s/x7QhvWgp6HJ15DF5sM6PSSZuD5NhmdfKVIOVFYm
DaeLMoxshg8smeUmSk9qgq/5nHkmgkl1iLhStq2tS2b1nU/kKG74kc4/j631r2BzcmrD9E/uTEwf
YTi8w6GtHMZkNaGuxvtr0ywWmr23mbXyJUi+RO3gfIK1WeEoZ1Bsq1uQ+B0n1i62qV5jgLnewcJp
NUUAWJWbTGJ8NBrgaDu00icfuo+t/cn+7sl2mwZE96lYfGWPH90H9o8WP9Y1sOjxJYY4H+kvlrvd
n9rf4VHGdwsdaWlY5GzRYeq/b+ECJ6ZjSa2ziaybpUGf1nLzCNow1PPdgrX6v1aB38zINZoIS2iN
2q/3wcWzpcjuOgMcC/RQBCMrffcBfJEom7dCmiPhMsqAkfyBG9ch+vAClfmkmbJMjB7Skbv4KyMo
ioozn9H8WUQlnNQL4zn7xtqM21C4aasG8XjRXKufmiTVQ1BcthDs7ftsTmbhnzRu1i6PE0GZE+9g
D1eZZYtwBMC4a0K13ImfHiIpX9kNgKvB4ZEsec70TzMF6Y9RQ669cd6dgm2af5yFxywQdbjk2+xn
neFuj/tZgGe8jBXmpZ1MoKxRVwq2GNNffh9BuN5VhVLh7Yfn0PiX1J2cmaPuNSpVjDFfrsj8vEeG
OGkShicux6Kqz5GVCfZlK3MDDd91A9HI97F90tj7R/oS7EUPxUV3ckvoUrqrFwkG5GPwPQ3HVGJZ
ma2QmMYvk5zR4vROPsoQhhv2df3+hf92N4HJYQqQVopi5IlCRLoMqUe0g5Y8qAZj84RLLF3U8B4E
Hqqw55ZJeUQX5ICcwCh6GNu58bKmZQ+e/a+PwBCkeLQdRros+guQWhs115b+IHWEkFLQgZyKpEYE
7K4Br1SGHctB2ywFU7R8eLvzKZMQcthThqgw4rusmeA1DDTTL4e3I74whcTpk/3+8K+zs9etCP2H
nem20szhxGN0wlO8mko85wwGsfJ2npa3NzbCo36qtfxmRQxtL2ZnMRGKtbiCPh+8JcrzE5sqVc4D
6cGdLcFRDst9ZZMTu/jormIozuOqIwyIrSj5cYYGKB9cijsY30NroPfEACmADb5U1NlHJ79+Ci6v
EMqnYj43KZBq6LDgVx6QDNKW8x3+lW8PJ2kaYI5ukgkOGLDFFUzRQTSgRmiflR7P+IZoqaL6NTl3
bush5C4Pn8XRNIqu8Vrht2J5fJf2CcNHIKzOOcyDAtOpJwZnMAl8nvA/vEA2OF9fuu1/z3GN30Rj
sg5Xwc13dA//W0dQQjhxow6zk0xj1txWZflsN6lS1MMdUXeTzdKnHSuaURZZrQS+cR8YXXHsdxlG
Gd6PNHlxceNr0rPxFNgqDZbEJSTtioF5kmROaebUdbYdYx9LXXXRZjcGhfFwz+7sIPihDtC6xVOu
M0xZB9iHGAJzeDISYX9seKScX3JzdGsjSzNCkwNeHBjgy6uImAQRL3+3TUysl6wDON8tqpvX4WjK
s3+GtmHFjxxO+mb3BTKv7Q+3kC/cvViMK7QsaiTwr373G9u9S61n8F5YaGS/c2qpTiokZ2V/QUeD
01KNF+p4luvGozBjhvfEKZu11gtMFu8xbYO2YxpjZ3Pozt8JVrmCDWXgmeOHTKHBtInNFaUTWzcL
R32l/0HYR3NdeAYziE+aYYs446ByRfGWuCxYCufhnmly+1wVATaaA9NhOzfjXrH6HlPRjAoxD4Gz
Dcm7N8b9fQ82j9dw7t/TJkiO60o5yRKAWNRXzX9uWVZ7wr26IHDZBIjeSEFev0G76IJNVaeAMoiH
p8kEXVqHYbiUWTK52u2CYq6JW3LS1UTemGuOaks4fiq/W5JsqO1FymqPB4WBdGgsfCPG18wMBoah
NjNpbbH7qnFdJ2a3h4LP9KTccX2pdUckvQvv9Jd44l3ql728W8BvJQnlpWHsTYgYNE8VNOTwY+RH
a6KbPYBdD3rV1k4k7E3RtINVvNN3CxeaOqRG5wtWp4Ny9qtaTwhqmr0ZmF+Og/Dky3rLhxFdH9zh
b8VQKuTj/M+Ald7ADn7z7DyuOPRfczMwWICUuZkcQfPSZMzO+NaeRMaBVQYJJpQpSFQhobZKiB5P
PlksUOrwG8BGPj7TQNT/vuWcK+QaLM3wTD6JU0RnbYVNO4feDhmPXNw1YKqLMWOyWLne4UY72/ST
EhPIrfZg7C+p4j6N7+S7jOykKgSCa5vjiRT9S0zikIgwQKqpSlz/G+JqqWuklFZtYTlOG5DyAxWv
9xFZBFUPcQP8yZlurzsOO4xBRg8OtZTWv/5Z0r+TCxv2sFCxt/Aj8r4Fp1hvalZOfrpav/9k27ZA
/wYdpTmVkJeIIbc9ZN01IGjr4XCjTe7mluSFNVP1lL29xkyLrPXRm9zHG9m6jVe1/K0FQ7luk6KI
kwdHwbhexJYBkVBrWSql/voF+aXJ0669LoodoMaYVpgQW+pgVPGrBKfIdt7912sosDiA1NnFJbk5
jHRxeHcG9TODcQyW/oXPGPi4ClpT1O3ot0Zec93r6JMwfWh45hwdOOPFciZwnlxCVMkhfsj9fC4f
F73PPAwdSNrI2aQfcpXXLjUD2uOpyJDvhbhZdgRNHVEsZhrZdbQWyi/zeNf0CJ8mXdPXi3sTHgHD
nFLzeYaX1JggkTQbaWdUd/DJyuCqhJYDXElZYlm9fYafuABwq+G1y1P6q12Z9zMiNuUPDdJwhMSq
q+L1uqkhbAx/WwlHu+b/fsmOnc1dldRaAXdoFCNu7Sq9RlQFy+xk+eQyThHXJYJeyURIHCenkISV
OzTd4ohC6mtY/rJ8L887yq0IpzZGxsrJPEnC5acVxA/gPMiFGhjfi/s3dfBXaKhDVI2kfRu6xNU+
B4DRaXErKWY8Cb51/Dn7ZNes0j/YhJEJodeOuJemYyh2wWISiJMKVpHi5t2bfwTU+asR7krwLEiv
2K5H8WUmoGCJM2cOPQ4N0KPaE0Zi/dK+VFi4bexrct5Omtlkupkq/jCY/fcR4AtZ6cOZuYnPEOF8
q3Nc3H5+UwNxsMft7RM97Hp0yAjkTOpW0ANLMAmlP3n12ogZZeALXV9H0uslpOQxqpmoo5Dx4YaL
IA3byx+aeOIWhDqIUDc2prR6XHfJauMnJNVSSw4rQr4i1ttoJzSu9bJysdbeQNFQ7+O/iJBNwecm
Z1LWIFv1swx43i/OvR2ufNLzoi3hoV8i2LARykd+Gu0ImVJhMb3l6FTyFwYXnaa2x6v+k3JchGzZ
TV0QCe4oSHnx5zU4nKhYtquW7X72UpXbW/lrED6z/KOQmbYddm7cRU/0dqDUk1ovxYGFVFb2TYpx
0zhMkOP3LiRA4dfBdgl773vUGg250UVMVe1lBazRhN573fzdOnrQcJB2LYrvDCZRVXb/rrMpYNoU
qPNCbC60bcoSmSexCoe36DTeX8hXkPi/7o9n8uea/uswRb3rN9n0yGXobyftXuw6khP0uDOMMhHQ
tVqSMwGrZCH1xcVWMDvf2/twuqgZs6i6UuxVEopnHtajINsJ6S8JAx2jWNfaeYB7gOwx/oPowJB6
oPBmCTpRAu6E4XKy148tCG+eLdLEmxVDIfVCIDpOHdrbdDKYWG1cq3VgBxQH/zCROxNandASnwEC
FqjUqUalpRSZZabCtC91ShAVz8DbX722DkroRRncqlNOeYqP9XhUTMPolRVXqjtfcPsGTcwhqb4j
OZgPyNb6qrPNaLvNn630o5+WW50DDJjohvTyPcRTkLuKALbDifftSatKs0+ars/lPcAFHaKnAn1W
fSrolzrbq+ic8g/UWo4gr9vryK7DZt6WKvf6cl7L2s9PJ/JqZbwDIieucRVIlnXRki14fb3DeMWF
lYljhpkMj0ZlncadWCNTXRafHt9GORbSZqrhaC8kaRSrlA0TvytvkRepoQUL/8I1BpLtaEFwIzW9
g6aL06CP/D6b+ZLkIDmryGG66BU3qjL2BhStwNfDmC8yM9JZGDgfsY+1DoRPOMiU602WLGXropqn
tvM9r06YSgP5fz0qqeSO4xTtJ5MTZ7lYlQPxBw02L5CQ0WiXZH+YoAi2i+8ZCRPjgrxDbpYJkVwd
xjcpD3b7aeAnv6G8B7CzLhCDhwyHNitTDaf6TqB1CibmRVoe2NfeFgzrkeaEZtTmE/nlNpdsSOE6
LPeddmW2LVb0f2S6HEnvL9j/aUHAA5L6NvruDnt3DOwvhlIvoQzlpfP9ax4ynBl7UkV3JoezQlf6
bqmxqk33zaPfKoSzbQkqHxF9/sFHURNZ3qKHWBzMHnkUtws+MFMCu9tkvaqxEf0f1wSlNKHhsNEv
CP8ubgv+ViNtjnuKzmNMQ9h4jRTHv4RNCAlyL93RzTF5TGrxHxUvJdl0IfSjwR8Xvb5kGlttf6PQ
QFCS34qH9DNO+1pwgSCs92y59Z2wCQXD9PhA2A29j19O1Qi/9kLTMXCZM5m+PwrcUmKFHtvCKXMM
T/lqdQeZ1rMMXU0jZJKKbHs9ThPPvbLFsaLhQFCJrI4XtbuVKGG7lNyaE6PaifE4NvT+f3e4io0R
qqaNWR8hUvo0IyOFLn59WiKsCX76nj9iVyTXOiGUd0lW2bgIBiV/Ww3ZjEf3LsUp39qC7om6ySfx
0MmYun+7BaAWE218hKqTMQAxyZfwe2Fr0+UYytFG90RKjghkZVEYAroMtFztMF2B7eaVzD50MlPR
sOg6YIPMJ7ZGdfcjSTUo559V6izCkxRqAlBJ7fLGxqs/Vtlk9jZeph/OnS5IvdvNzIJnK+fNTwA7
R7z4wJhWEvC7aM36jGzkTN+lSbpdE9cgCojhMA7u3f7TKF/sVEJTY99x9O4KQDV6Jnn7lwD36pPM
R7tRH4sK9n4jei6qYI9T1g9ay/au0w5iYvV+VQzh+97WiiOl7RpW7KwFB78NLx0fnEwfgrU6n7Vj
si7cKIPV4XkbblFoqYoQmCBSXpz2BRBgs7YO4g5TZ9fRC7jGdsEEy8+VJTQJVJrc2EaLnXqhZvLl
W/N9PMI2RMkq/+TV3I9gseB7xy6vlQnsz1Vxx1MHO3G2agOjnsJ2y1gO+hu8uJa/R5NG3RQmPwHp
HZs9IKqVVQ/sAGvTEkUn5EUUa3UTF6Elt/OVUhz4qvUYaUfcEJ0+foRkXzTNl3vU0yZK+Nkuz+Sr
hFP/ebVx4rx+cUNK1WFMnCJc+HIbfUrALIY16RDTLY/POZQRmu11HP0Pmo0LbgwBec3CUr1ij8LN
Asq1p8SBfOOlDhKNZ/U+kULAhiXxMx53qewFiSSUAbR5kUsaolrDl/x5IyWT9paQHVqOCmepTobr
s+YohhsmilaoS7mmS/UQuNiIspnGXTGqfcw86rXkrT/lymYJjFSi9+y9PAlQCzz4r85ebs6EcBeS
eeOqinHAnRGFbBHj1tnb0z8wsavrojVjEcjPv5e82f/68zYJq6OqEOqHzMdc+UF9/K3jiwpZJ/DU
GujTVDwLJoqo0QzoMJ25cSjofpIFyJTvBo9HeH1xClySJq3BfJsFCj6qI8mWcEVzDQCsI1iwgkyO
nvjfMtKXL50VYCCOipj3L1arDEWKRK5ZH+lMOkPDGrzlxoU/Y1BBxH4hx+McwFlngE3Y/5MhXu+C
jaicy4c+Zl529apGjx6r2Izpb10Fa2lp2tc93xj7hzyz3xI5PNOrZdfx2ETTMGthAvmbjde/EKRs
Aj8t7WKxk7V8HRGEgD9Pu0D6vWrXHrIXGL4OgVJv0W1djsR3i0QgjisGx1lcRlUdYha7D4rdDDpq
2oZMf2kYAW/oNNp+hKQLwtY2Iyu27AP+SppxviwdMu3OhOP0sHWTeWGP2CkdvXR8+iviLjKcmfUO
+Dj0NzTqORTr05TgAczCPV2EhiDAR184n3WdBhls7/PogI4Ba3mkvT5JpGGUkbPKvJ0wS4Wt8LZo
lfUdlUxCmKtlVxAArpfKIbS7GNa0HY/JbdxmpBj/dV1L2IcWUYnWQifWDZIwvJ+vXr401jal5Opt
tisVwuCtvyqNmgD+1kITO7uhklkVd8QszvIFS7d7TSck+fwFhv64pxZZLFeaQPgeaEdzaR+cNZGC
OaX/XFEyx8d4oX1kk8Usnj1PHyw3Q2IfEjC+OqkzroqJXiWVJm7oipL2eiEoXq8LgxTBqkOhp3dy
uaEPJfnHqIbKiugkPhgChLXv10VT1+wbtxsq2bGuJYE8whe8JhokCEYGtdvk4fGg5yeNLZMlEZ8Y
Am1koUu9odbk8RXP+pny6FS5ts+9+7qjxbhAqYR1zOncTWVkYYkntvyFTG02iCTgUmEWnPx06HV0
7k94jaoNfA9/6GiTP0UussJLaGODMUDV3Ewiqm+3j92ndGfPHraRneRxh9LRGbBmYLefs55UnFYh
Q4o/43x/ulPYqVLub76F79gx3rFufI5GNZLM4cbdSZOFT2JfZuMoMWy7YAtPDoPkZk8aAxaw06TG
Ja3Ow02X2KuHNMmFHORwwfwYiqAWWbU653D+jS9ZdiWPiCGGRg+gYqBOyB3l9ljiP5NnY00bJ1id
mW6GeGOlplluOKVJAeAzCSnmGNzii4vsXfqLyXHjzstPXPagGKCRt3paVEhVlDImssl3ODF8cdVl
yTdVCrGiIesIh41fjwxDLV4M79xqufh1Fj7RGdLe/oQHKkXe527wOksOvsofwrU0fcqi1dko5Dd2
UFNnNS3KlgZDH5O2YCrsnx5NZrb6z4O6w6TXsQnfmw40f+S00mEj9WqdO0YeAq8Una4MFr37rqY/
17oaNZ25rmCWn5a6v8jpyDGlYnTd++TLYDYAMTpTFgtj/8wurGqf4iCsnGAa2SQc1+ly+wxp1DEb
nyayzXB68UUUTAeUbz3td9leKK4/kc6hecsR5FAwNM3qdQNr5cXRveD48WAx3jKvuC/yM0PQXe/9
fZvdfWCCHN5XoNWWCUniVb6reqonX1WkB5pWqQmLA97JkUNvLthk+NEFYyvDrNn1cRMNRq/TxTu7
I3xqBqijo8q36plRP6iefSwKU7kYIsOTeRkyyWe0DeCDfpSjuwYKpOV0s6p2WK2ozlUxOdHP5MwX
wbOq4jmOSP56rtg3N55jTTy41IQfLsBV97uMPrQleJolyZoFxbTTBkcUV9+khS584SLOIQnn4ZQN
g6Hb/yacN0qwDnYqEhAsVC0zGuIZjgtuS0vmbJ7ENuvIy49D4bhlHyKdzl1QSRTMqusge8XGy2+o
TjsgC6dJShqXLnC+dpOjZ6ILcqPzsdE6jebfVfoWDsSiMmvBCtuaPJgR8XjGde0EVmIV8690AMNi
yQDBvLBS2Am2hNfJ8lwU5TQOBu9W6uuUWbQOeHoMSX739Qxsp1R/p/mo7ZPlaoZF4pi2ghswGWqw
ZAf22VCKxm3z8pqEjYENwyIqSVxtaFw8SRzrJBaUlRfa2WOAUHFYKuqHaincZHTRvBoPGLrUSTHH
qbAT0RNvsR33rx+DxG0Dq9Logvt/ZfqMgF0tdwHKyJOXx1UcxoC80X1wihRufddbellq0jKligpM
YlG0HZFxC96NrBJCsEJGoJJpDvdURQMC9oxVG7iZTePVMkYxKnyVxEQPZslo8j2SIOpfrEQcTwlM
ehic5cLZh4uP4Aaf7TUrDaTpx8LaMFaUhbfsqsTps8vFDqenXLPsGWHxFScayQ9eo1rjgcghXh09
j0SJPStx42nWOmqymX8dReu9TA9YU48EvzOcr/hxcb1UrFMaILW9woJpKMnjrIRrMQNmly7w051g
FPoTPe4qVczobl+F51u336wxZ7KmHlZQ+7mzKyoj1V2iHX759tppEceKs5zD0JmnCkT4FWlI5UCr
uVPYk95bzh5rbob56DGsJaSxJZiQTL7LPS6E/HziB/0HQIWo4MzixNWKQQDkFdIbSyXr5HzncvBe
HUmYTXs+LILhz13tg0GfTZbPMip00umh5ffWK1a2YZkJh8zLgh+TcuqK33Tt9Hv3A1kgr80Ztzw5
tY/KMIFTf9HP651heMIvFI1FyPPkqW7auPqoTRl4EC1N0DWTW+JuMAOEmRY0N5QbmvEUauYRxYdL
tn3LR6Z0uRbcEPGYXYlOGG/GuGuVX7I+UB1Ze+I5EsxPmEBfGUaHsYpkUht/D+HEKHpijf8CKkYn
x9qoAJLWKPXFyKcf2UorMJQDBfCj40xWN7yQ+UUoFmDrbmSPhTpyiMEvSBYvmLm6fzsT6QQSB05R
UpPfVTdlzaRlPdV3wWVtYjXT2CjoTegpWUaIMQ7JBNVBlwIFpK2KoUlhWcgRqrKEPnwaNCn7SK1z
OahfTdlvQQb5IDZVl0oY6yPcN0S3ArpnEUOwEUv1bq/9m+DfJl+gdwByB8Z4NrjpTxxT51u0PPoO
P3WPzMlBUpC1lAyRn6TCerPxmZwnRaDuFhAATmd1eg+Viwk+bsNPXs/dETB2yJOxEZ1fmGv1JIzD
jxfGSj8iJIFEuewyeYmUL5rjP2RnbB540dDLFZAs4WLxPvfRIHMUu4luX4Q4dnlJ7mcYAo//qMYi
xEYNgBIdrF03S66hDHeiLng/S4Q664271jKovKMhcw5vOUE7d/ZODmHqytC1AhnEdKH8bVE8nObM
KCPXYE6ggnWmS1O0WMjsZxPgEPoDG0Ipv/rLPWfLocNwnNzHzZ1yIWdph/BtqBRwm6pMOABANFjx
qdM1g1rCXy/ZDSA2X1swNldBVJ/zXnCqIiMGp66p8XCT030ppez68Gj8YmpsIFnmbFJs+YucTlUi
SQg0b8b91dMJFpevwF3o4zYE0lhzdDx3LOYOIDbKGtYojL5xz37fYBw0Ln4qrWKLtjSYbM0fIiX/
MLj3LaBPvTaIOe4xSy6AHXoI3pvpre3e/SCOsBvwBKW0PfF0jbc5grt3w1k/qcWH9aq01dv7baDF
wrc1TgeCj9CfR+fanEuKFWXF3h99/KxHX7muMH9/5fi+dCN8fj7EoPsnCARvuZcGlM8+digjCKr2
pCug0MzGW3ie3q3+37ouc5NLDHxC9QmL4zRHC2AxxK0gYQqQJfzlS3LjvYYiozsS2rpJhWnrc8Xs
G4G7ovzisCl4mjB1pOGIZyNMC17I/kHP8/aQefq38YN5Si+y+X5dZzuTrv+3HdN9DVgYuehAxWWo
L/Bn5upQVcWQEFQvoyP2T7fW4j8YIvnljYnNYr7lYthC9GL330ght8wwTvqERWdXkB27vLGUavvl
/mgeLNSS0CgqbMdWMzrzvWU3uv5vxGepPLBJ58CBe9aOkoA6AsAN/Mkl8nG/tFETUJ2QfzjCY4tx
ilM/kFA0/xxoBoYPJuDj2Kwr1RUvkY3RttEJqfyDpIWhXNr6NnJ/G7HKtWreISc+QS19pucZvGmG
i6TDBqY/0AImga1VnhlN1YY8timPTqzZDzGyHc+HzU8ujxeZzOuZXMQElOGE20vkl0z3gg3F/fXv
9homAa/HBf+DzmP7nMkjjaLmjeLiE16WH6pa4/mtIzaPAa9Mu6XnuSe3UJRsxJ7fqySXYcChvSQa
HslkrbaxNICZOHvV8JX37AloXqLZbvzfoxmFkH1IhfHM2aG/QGT34l1dkd9cb+ZZeLKCHYa38uB4
KWi5tJ9di9CyVbGwkK/wtVT+tFtYHnuXQ8iyrPrB5tRkUfGWX77VTluo8Ay8fjI1RqLg+Z/sgwr5
DBkmtPelUMZ5YHCNMn2kE2+P8vc31PEt8nAg+ThPLebNdNJNQuKPBiZ0+YY7RFLswIJrEV7V0YuH
pBFGIgJDtnoCbvPBt0IgtccHgCvcNgRnq6LxuQjOQisOdKtH96cczbyjXMTsBhRbkclp4bVArixM
yrNKAz5b9fll3L+qb2rObpibUaQQB5PJhtWHgC2ASr8isnqUnSR+BO5oGRnGvox/takqpu8JSoJC
NQHCqjS3gHg9rDtXF/n1RHGkhgLTxW9ElX33wHQkwUlnLwg6nAf0ySi07Nt9ZA+0MiSKi7fA04dh
TvxhE7+9m6dkKxEewooxg89b2zMYvI+CdY9GJ0O8xPu1izXMdtxwwrRt6mI9NBydtyPbloH0zRQT
OvzkmPOW0QxKNRb3xavjNsBe6fiAayXSovQrgqLN6w3sxnrSsS5t0bQq22lMn09Ml2c/h7Vr1qLy
xil39rZNDspXuKkumkaOCnuSd/CJtZ557ZemsDXS+50lOVwEK+4+KjQZ3p5SMXjJaMpw97PkAoX/
ei7RkElXT2BAng3GbV/ft6JXhexxtecKmvBWgwFHjrxia3UEPlBtHDd7yn62h87p5uCIwsa73HXu
y0Gn1eaInFLeVTVixQr5NyYPRZt3UtGgT3yKMG6Bm7YQvlXD12ibH1d8GlhM9jkNHFbJrVlcNq2e
gcpSHoeRAVZV1tggtj83f8tRISkmoL5rvvD8rTCQEjRKaWns54OCg2N++LA5hENLlwqUooqXKTwm
ORfZToGJMGEqJGd6r5AkbPmjo3EqtJauqwsnU8hnRXJucZDUVL3r9ktLpFp8rQ78un+ryyp5Qphz
G/VMJ3t+Kb7WApUwA3WrqWmRJl3YsQhm0uDZ8flcR9UFcpz4tUIjXoQCeB8cEmiPe0hrJ78G0MFX
Bokl3WgTWBvsoBMq0eA91W8gRF4ioBrSBABJrBVwMed2KYgGXjZoC0ZBod1AO7wQeGygnGOnNrjg
adqljTedrwxnMX/RmnB42kHWloF01z5HiihXB9cQ6umb6CjKStqPbULXIt1T63pCck43XA9Hwcco
IM3Dp3OCOCnIzKE4cAyWk5Jz5gBlVVpgaHhq5Ves603rzKsUuTkK3/BOrkFjsziAlNehuO3Ge4B9
b+R8PJm8l7MNA7AkUawXSJh1hXKd+lNq5UtD8UuSpyt4QmivY+/S69N9VgXfv9d8Hcpks1uGH0gF
MxYlIbGAWI/hY3DDsO2edGcfhEkp12PvyEkoW4qwvdN2okln+wZv4xb7W4tNo0zSxV7u5/q7d4jR
3LoiZmQ2siSvtQ+Usb02XeUFRj0ovW4X0IXU/VzD0D1QYhrGENV23g6au1Fbor1yg/e9pqsfaHzH
PnoNHbiCDoUFKfVpD1VdHLvKuDu9FFUuBnThuGZJDgB/y/OkuP/FTId7fzcLWjtQSe9CuSAZflHB
n5mwZU/jxwf4Ow5WQose1gD06NE6HoOTS4czaap/nGsmTOHgOP/wf71Shc5TUS5opQxlHMS9x1hi
5VjZnvxLVVadQ4pfuFm9hv1VFqv6mhXvRGLFE+KKcKV4RCZLnRCUtpsYlR+wUOsJGl4NoOH3RsUc
uA5PTrLNac9DXYPvdLjTPNVRKtpL6Z9SMh9Cn6/2/ou9ucseJNDfs2YYkIjYQ7nHA4zq9Yuo06Gv
Ihm+1T3h98y637axz+RGIlSYN4g1GG52oM7rbzp23OsclpfLaZg0AmXCIcTv0yzzlQd/iXSF2hNl
BiSEA0xVMryMre4lhojDGTZ9KsvWpEZG3UHlPIvyftpfkWf6LtWcED2bNZzmIiFDh5cNWVIHokTP
Rw1C/nnmxodHnI6268BAV1wnnSeNjzIkQOYPsEyFiHqso9VFL+5h5I5QV9qsnVo8p3f34OfhGtk+
m71Ox4MAzRqlj/qXUUvJvvsYiaWo3XubGi2uM3DlY+xD30Y3uGbYmaryuP3yzIDylAjhyX+boKBV
5A49O/xesg6IhYld1ZSOFyaTiCxu43b6TqsA3ymIuOLl1Kz98uuaDGQ1lqCIqZ4nKHky9zTaHijS
T76AjhWioLrV9SR/6toSWrOGN6NY+TrrDWPvYy+Kl34w0dWg7XjyZgWTEADzVflNrzuCCAcGhFZL
S80/PcUKZuhx5vzvar1NmHnKxx21mMSKs5Yr5X2kzoFDUgkUsvhqxMbFvCRSJBjQfPVEny4RIvrd
opu4noB20ZhpR3pnL3znckinCR/3rjh0liR7ApzxW585oHVFmHnbNzdJ1dh9+Mstzl80mFnRYWXr
yj5b+sQ4FiR68G3gCLXyt2FV2kta5B30dLbVFgknyt6X2z17+m0ugmSkrilbe20doF37clMYRdI4
LWRFma6K50ROxA2r1LLl3af27Hjk1vNCMn/MPRD/SE0htH8bApRjwUbGm5GpGYk/93YeGF6BldeL
GKcjA+aXxOochqcQQ6rfj6t/CVNB7D+6ly7jj2Xr26b2vlANBfx+L48yw70J4FHGcP31ckore+uP
zFvaZ6MJSN1LEVwADFPVhRrIDVpzf+WzTKQysireqFOHHnEYPGvjPZt8ADmZ2fbGS/7Lt2Si2xwx
vjIlpzlRQxiZRWcIy+6dD0ARpYiARkTyn+BqP5/onpNgS6DqcCUr69JlesJpb0E8pwI+LKw8524Q
Z/CT8vX8mRxJTHBcwrm1thW1bbFGXRLjItznRSrCFWmwm49hAsGdftwH72rcCdBGx2VskmxWMKCx
zYwWDUGJFqV+q7EZ28lyUfIUsqkdFNhoGhsNSOKamTMytTtB0AzNd37rRJPKeOpmeqK0uJFHxRVQ
Obc5jkoxYq8Glo13v4g5zkpd8JEG40GoSE2+EpF127di3PEshPW4dw+p6kbkK2/g3M/2gz85EKBk
NptCN6T4YaGKIwKhJ0ImQOGz0/scm45PaoxQJ+pIezWR1c+hJnHzmUyGHQgbGx+peXLbp/r2T60P
CSCjcJcb2NCOyNwckwgQnPVf39Qb6joQpNulN6uC3tdphShny92UdOEk2LUki0iwYjIrgyIsBFR0
Xho+HWybAop4Z1LD9emZwvumkbOkqNIQnshRwNAcJED5RYtou41Jcm33GCeGjQIU6lhboGq9wwCR
cjJcBVXnGsqvvL6X6YBhhDRg4x4RfQTaB+liAdb6j8VQpz+33sOSh2bsPoLyObMmxMskR6k4ziAp
IXHYtqPHAP1Q/qDBk+rfrvFhKvrV9oq7MYuImn4lmCP3SxPfjCzDq2x87Uos3DH+8JArwlSKQwz5
QHQam6Pn/RXuFUtsncfbdHJ4JgczhOzuHRCpt1ftjnQLVmfctmkXaYOKf6WXypnsnK400eWUHyVq
RKKykwICJ8YH9ABUwiYKaYY6HY/IDM4J/XFpLV5vQ8Gap7Pdf9JiDZPdXhr3Oie8Nnx558VaDZ4y
j1eVX+2NURNzPzA8erW3kDN/xXy2Pm1XVMWpsPSfXCVEOmO8Tc5Acc+map7DjQEVsaGMeELBm5H4
f/rqmQJz6XaMVoDR79BolEyisaGcF+0pCOlwZq24nhAWACa1lZqP0pt+4vM7gQ+39UkR2560my1K
ecDtfVPRC+w3m4lsdfhgZX6a57n717ITcW7QGxqjURKE0LIrKc30gTwWwqjNVWLsTjqpNisipN7r
B9NIYX8g8VP7PS4oJKwO6Je10temQdKYPGlqMDN2lUyLagNMZ6sET4z1F3T3fXdS2y9dqFcR9C1O
YA1qug+UVy7uBE8eRnkOmFDP5LsHnfOF+i+LHgrj3R2st+D2+d/RtPa0DBRxku4Ugp9C6VDH48jK
VQg8BCJVgDPQQog5XWjMuXhbZyM4s/RQg8cvdrCZhMFf939NUlrTvOcRF/rPtvpSk3nLddqZtvXJ
GXMuyVRjiytuFVIIfHzw2VgmzUxIq//PADcHWKBPsF294JkuPLTXBP520f+uBd0pJndbL/4FKGXB
lpbnUsCktDxhckF41hsnJAFpsB8JVisofFM8AMTIYSCQoqFDhjMxtAKNTrR0xNfIyIIC/PABUwgJ
KMa7rBccAKcYnUvLa6ROaTMYto94edKA5b6FHyBYjJKRNkFyLmtUB2hoY+eoa+YDBObZ4qLMl+cr
6wwqu7t4LVBDzs8p47i7ggXWX51Zr8kA7jUjMN+aoC3a45wsKrOu/YOm9TJ919Z5wMFf4OzQVjr0
zehXtmqvb8bR0NGOH+2hlw9rieRD/Ys4xv/zs/yPK9gNdXtvselPuWKBdWB5lzcRxZCjhvQDNguc
ACp3oBffH1JHl5+9njlUWb+xajNb3DSUtCEXJhzIlhgc/mXZLNfzsIdXneoSQ+6RXV1Q3PnXGubQ
WsWiUknyysaiceqO1cbKYmTU4LxZaZpy/a/L8mXm6FtX+9aHDwcz0uIijKLLQ9FpnVf0O9b/iE63
cx9TEcDPjhRW5L/e43bpbMro5PsffppdXWIfHyqLB5N1xkLRAXS0DPftu2GKUcOaz6OBTf1gsb7z
u/o7AnnMlXnJqkjXOZFRoc905HwC3nY9GwmvYshtwnfBgHBN5yuIFIaWDvC+GOymBwH6MTPZ/Cmb
LecHwav9X6mKrAWkp2mhBdgeZpH9p5ZdG+V8oZkIC6gZMwDEpT75pqvBUIE22GlqzYFCLTlgxAIU
3U/Abu+LdFwLVF6mhaLtRM/4KQyr1vr03/JjBKWYSLSz3/95+N2TACJSVaGJ/uMBzQ3wvdtdWIas
vwv0wA90cTklyZRATL0wPka1cHKXSUvVz9bCCNCH06Qj6xRVmWVZHIuGPKTgleMfdBGfAoRQVb0K
/9kiYQpi2Mi67A9IF8IwvNBCYqI9FvWhjTn0SDms3A7F8psgvHnPdNAK/oDWk1Lw1YZCI6AVyIT5
hQWYFYumMdMrG+tf99n2Nyq7al1qwRr9VljcbvVRl+TeNbhSGe/RbFcaTZdQ6e4W/ZZf70fC35kN
6faNW0vZaX4hLkfWM66txKYQ5rsqTgkdWcT6fhTLje61dy0lLOqh8RDsYsx7Oy0QWCOcZkTscu4H
EMMcEuQVZ+hd08e7AQYb8CFoaT+B5e5L8WeNGjfCNIV7XDgDcbuLEhLSXllGOT4lHhZaSA9qfBgj
KhX2dEvxc+VwYo9mvDdeISRf4EkFchm5m49j4bRNmy4Mo+KjoPbNbdyOujbPJKUQv3qQySSLK+oS
WsCP2u/jLbr3hHF4lUOl4rc5dAnUbjlGFLEtN3fUHmNpt3oj9ZrvWGAeaSM8WpbPkfTUAxXeQ5HD
Cz8KWljU1Lbyk5sMeuC2nAIkHpFGURBuUDJN119+cXcbyc9dn8j5oYTmOp1svddq4G+nNcZxzVGd
UdxYVFc5JAO+Mhy8DFgbfi+odm10xDee2hns+P79RVYuQgI3SiYAz5nKWqW76Qhaz+wAaM6N0AXK
IuD/NYt44GqicDHfhvEXmmR01nKISdRkKfar4FltYc/ms4zlF/AgZh2WYMyohcoq3Mo1Er4MHX1V
AKfuBH9xaSVFFhIdb8XNC5Dcg/RmnphLaBVS2+VMyFl51uMwTXgxCISE4z7Dd3sbSY31+Jaeuxvv
MCKgs9yMJQPEfNyV6AYYejvf3mtoJSJ/uCc/gTy9a0MO78tWjfa6t7PmpfCrMjMeuc4GNX7J4H+L
ySnzExB0h8q0J6ANYnhi9wJTpn4qcqmkihHYr8R1qguRNzNcg162jtcDfHX+iKkOfSNfhkML41MA
OyWUY68tshlf9B43rJ93/Qv8n4suETAedyuoXjXGvTGhDT98MqxGcNqQ1ZfFX6ckXkkjkz1oG4XI
9aj+1crqv4fqVw8h29i1m8SvOFzK2Cx9Cyy8cbPhRceLZtueG+xdKF+yL9txkT1bMOon83BBNZSK
pmphpcfnYqp4BQ8PCLlWOomh0WHeMpNuCdCcFXFvZqR44NQOO8n7ObMZbrCCche+FYLCYAbXtwAA
M7Ho+ccPK8wye1MiE3gp+LNwy4af2vfYQT0kYbzgNmkGy+3rNPscHzFKkVThSczXueNiLAcYGHJX
9EMllix2LvJ/v4852ZNfK+avd7vG3SmGyuz7hcRb3VMBfEv9yzT7nGV+S+bev7gNRv0euiBmdv5D
br4Rso/3fjXvmUmRow0eF/IhabkHcJhIz+Ue2PNr6oHNOo36eWBbAB1UsrPmt6KJT3b/rtFPqw/k
vvEfcWAxoYR29AW5sxN89S8W/KJWJfHwjztbuUS9r3wo7lX0bBkSAZiiSrGQI85uuQl4o77oPRCK
GB8S5RPwpzKONaC4LQjblc/ELEKOHSXHwg+d3cqS1Z9T0hySpstXsTaSf/saFy1j4XA3ufTyunve
v0ChsnkxLVDpE3jxj+Qc8WJb/PI2AzwGR3nPyTNKjYgRz5Bg44i/Tqlxs8ETDFSDfI5liN+TDOYG
5Qt0G/KkuANDtfIEYNXRpHj4XOo3GPYCtslzO2e58rUGNpcusY5by6IgCr3JRpNg3Z+BVitx3M02
JLPWyAIvo6ityzG7psgEqH0JdGNoPE4fqk9ODQPkXg9T55ltJcL0g5tG1YI8bnVyCvfdN0BYE64C
SnFxdyuBDRpIyj279Mh1B4FEdMbBGZS40TY5nW0t4G6RPtvbhvPgeq3mcfe8qpJ1EpsUfOQTFLQY
vv0dTZiIeXxGejc4doBuqPBqpT7NY8Az+Da7XOoyE8sDz51X7cN/yG4vrgif/7cAF2et+PQ71AWl
8JCXJuNRMkn1TeQ+zh+vpjqrtDUTi7+nwpf9KZNAwPoSkMsoHGO1ck24G8N+vfHIMefwwx7z6ngq
uAw/IA/uIb/XxsLT91DKtEWZImVKwKyrg1jJ+LNuePb+2haIesatljmhbzcuqBi2thalUIt0D1wT
axmTn1k09WhKdlzTzMP4D15jkQCthoFdy3SEnjElumu2soRpiSMrSq4cg3r/B7z4Dz+0L4hak3V9
C7+WunaoUcbtJibHX9+VyYea6TzyaF5WctfYNNVmArMriA5KQfOLv/h4V/07YPwwz/cIpynmhGQl
ohiJUQegnhppBr5eOgUgCHksRfATxJcpaknOHXTxp5LbNlqf5Bmx8jF5V7u3Joocrix4Ag7bnpfW
Npux5geFodV1mFRICtkH5Iyxnv0LspMqwn26lt738Nv23FvFXUAJfPdJtWRRCxW/63l1ScrkzBG6
BezD65zTgTy4D2HSEzWAqFbHvP7dSvHzOKCqDbZ/ijDIalLna2uS8xUIOtQfjfIOHx7MvZYH770m
07COAbzwCVOnAmsA9Ga5VAp2JoVetfjc+tpLslFywWDhCzN7jbqfWVPLsE/aeXzLb+DC12iWaa8K
pBDqAz9NiBM1MIwFTyTlGPwjFBInDAkQokKVj0ZyvS8CZw5RYoaMSlqYyXPGbK9TuCSwbdPfkFqY
vo5qoPkDI8k1LBRe01arXDFuvqetPgIbq/jypVfrwxrPTeaBNdi9Uw0ZZpQHbDkFzlmVOiMandi0
I4jHyaNDobzSK+4l5Ha1Vmr0xM4+d+bBGpD9wtrTUQ/URWD/UYsCeXsIc3JZnOGj41m4+e3FiqeN
UNGZlYfKFDr2a+p+AGHfCP85t1cwr8AWOSsN9fSppqot4BhdgKlYuoqSx2izVyJAuwxYCH9v/oAp
oVxyZ2iOqwkhDl6C4FjgDTFYbMiS9HP1INu3S9KRJCKacJrf5N5D+459I23qu6vEORXbARcspXU1
cdI/8DhAndBIhsK+0IjsbKvOdyoaVW8CMfuOPpmbohow7xa6lGRM0+5krKW1kXXbx2WpGbab3Mv4
B83/Z/TtobFSQSmAWx9J+D3R8TX06LFd5ZVQfdMYF+HlKBf+IRto9vJV0G+3vzaRWnwGmtnJMJv7
3bNSHvzMFc9Wdc5maaMbWpWA04M5j0mRGVrtRy0LH1rpVtU41jUkFFnNWTOpsbQCBFoj4Ap7dC05
deqxj3xonQd8qnX7bfwnhJqzHeUbI/tdXgIQrgG8zYI545jMmuMOe5PJ4mKExUtTxLSc8QNMwp4W
EnoSBBXvAPw1AkcoIEsmRqZrPYXGolDDg3MxQvoi1xD8/Mc3Ub5qthIvvm+Efr4lZmuEghGgZwZ2
sE51PJkLTxItJDTD3/PFsiBgxwvCuB1AQx1zTHRKorQKvMH4mt0+DyAuj5QlOGHMZqhHaFz9Hegw
ab5oUDct0J99cbH0FNCbEEpptz33Nta2PyfJyffWfBlnqW4mgmYX6jn+w1fX06WjxPAzhV5Nh04S
VeC2fsY1q/2es9M7MNjL6nUn4x0PJKLWFw+1Q/9s6HfFoNUqNyhM0Wu4V8diStjFAZ8PAd6A6xC/
3iPFqtaVwj3E6FbQrG7djNRHGS8P8crHrvA+MWNeoxPivZ7JgTB0K91RIjvr9iDXICfb6crVTiqW
1C7YHcg9lDCbvLbn5qeUkQ3sLVGDOqt/zNEHRYjfmk2UfJpbcMHzp2YZxjF+fs0zXTClvX+sJdQ2
1hQADIm+dr5tpH3rNY1Ezq0Ln6yTg+aVjo9++/xrji1LfgV9sZrcKJDw/RKGNFY/22644LaLzVhY
JVUjubmL35OT1G3fLwymWJHqVV7ddOSiHgcb16uUUgUotIP+YjjEElI9dPrsbpU2SwJaxn0Vp5BQ
e43vlQTrK7whgcTVIgNYbP6rOh/xFh9iSBKs9F4okiDWNHMPbYdoR7EF1UHzNcGBO2gK6Q3xFsVK
GEPC/9n/SAMbltMV39kzLZmLJayJeBIpzg3JtZhjzCQzFg5WQj+ABiRYBfhfQs+JD15fR1Owh6US
jKpie05INeDXL1WEXiNNjhAR2qqLgGwvt0yLcQwe/DJBGVN3/iD0aqrSkD4r3gfKzeMROKAck8of
gjeq3oVR/WNy1PueMsmY7f/igooA5pQcx0aSNLORyWyE/RbwEej0qZWdVZO8SuZ+k7lvgtIhQj3b
5cD57ta6jMIoq6V01RbTuaGZ2kyUimjzSGlaSJbTD7dxreUHn/p+9x9G8SllHQMn35p+Q/svBSbW
B7P6XMGhI7jBR5OkCQ3r/zVeK0mx8KZA2J6ndTd9ZBEgBOxxsv0s0SoE5Hv1ULSZRg6fxyC1EUUc
nnz7PH7vLZewBi/daJEvfMgb8VFrGp41J0APXa2sDE3i7OBIvGLOQu8RVh1QKYi6evD4dybXiINV
XMbCsW1w11h9omk0+kP8S23QLWIuccULn7p4GVp09xI8FGznnoZYNOXZ7+UTTLCi6MMs+MV9tPwB
sQHZH2meN2gg+4k+RWCica8koaeRd/9N29c4wQNmFi2ZH0mC1GZmR/yDSApJFTgifCtDASSTbIhZ
MTt4/IzT2jMAyLEpaEpJ2ezPoX7Dwne7pfweTEW7TqR5+FKzUBnuLAP8wcpEECl2uZAwng1+5wVt
AAw9aDrcGdZOdu4dPoCmEqjWK0Wq5cjb1K/41rUM7O48fFyDuz2YdpWa7sk+S1sNXf8SdHpHboXH
AsV3ulfKJZyL/LKZfiMEB2h3i5tPJAHEnmjrh1SxlYMSWhq6MENzanRwJcE7/vrvWhETCBxyj7XK
xeWGvQq419LZw+HY70EmQMibvfiLB/PmIiIvkgLCJM+/8BBySWcCZ1UZO+HC1LVyUeKdFP8UHSce
DTnmsdeXoOxuSUzSHyyO7CKM/7VR4TcC8JzibMMunqT1ttjmVFNzTbXxEWnXfS9Qd56D3vlVr58j
lDoo9YgBGzwgz4ajv39hs376kve4nDAqg8ze9DFHmTcVk3n8naNcsLF4FJ/CpwmC3IP0AP8njXj+
e0vtXP5mRPe1VasIIWaNAN5HvNOMRL10OPe5B7YYINEHO6HdnVjW2CLmNl6Fx4u0lZMXFQbL/9qQ
pLoTMlbbzR2Y60Bgb9M/3OL5nMPJ05icSL2VEeaL83HXj8NeRe9QOCXgrUr+Tbn2fmOcwxsvFcSm
NgERVKHMxUeD4aHI6rjlaHgImzcpQs5Jyg8iR7Joax5uyNJDMJlTzHgIEmNC6OzSFLVphdwMuxKn
3gNofi/cOPco4+tH+E+GPfxZomrCPNYw74IFSSvhzdq3nxB1OcGljYi67QO3iJef2WDPRy4lhaMT
ImGeTw/H5dAK8GA4UwZt0joudj+NzB2YHLbdpaq/vjFTd4UzcJRg3jfiBG7wk2Cr8Swn78x4RqaM
he1VWu6n4iR/LaVtA7KenqtSRh2oDXEzQA1xOzJLdg4xx2KuBCcs5dmVacStakxdx2M7kVnAxoBF
zh/qTY0TrUDT4ie+c7SclsGu0Z1SnPIJhqVD0tZox7NNBQ7KBcKtP6ehWH2WYnphEtRwBNgkyic9
8igZlUFxNgduxtX/vRaigF91GEcLfMmeHs4Wev0C08q8LhHqzQFJJrx9ktTC2m5qId0g5k54nEgx
Bzu/X6hywaHO5PUjsAojIBnlSbOrJZ3sGNJ0Xve/wKmw5n6aOMH3a2y22a/XFjL64/aEe7JTOAMD
deC14nVPx9RWAclvFh+G6EotX/Nua9vVkOTMBBwiJV0smhMA7XcyQn3yPngoetzhuB6rRHu/mtPW
hgdBRRCR6vyV2QR8AaTNFH1vgqLlri89deo+UfsuHluW8tLZPvchiLhuNiJzC3XklIRFbwnJRQ6d
gsCGRJj95bsamMuFlciY/NbUPKHIj+A/TJ2FEeGixl5Jnj+xDyuSc9VrYbtI92PxC3xPGN41PFlH
pGuBRlLpAW+6hIPF/0pmGKKr/388kMsIZA+flTIuvCzbxQFDPX1DgYASGPg+1ANkH2rUfHTcJdxh
ZBnwb4KNRDQVG7HM1zK3LQhd7GB0H31+NMU1iOahE1PalhQS+v+8syYe0g8bR3BhybYh7W1pDQbv
Hx+OSejNMi60KeO8VDJJK95rkt1fKB6ib5B43hVu7wuxwSluHEYijJ9ajoR11zLwwSeUgA8or/ND
nno3fbpJuEU3tFzSMbfznTYrLrSYlq8wYyGSO8iWmB8hKcOPPiJsOlPkvtf2yiqpDnoPENUr3V4N
+b0o7ypHIJ/TfJJrGXIxT3j9m8lRW99JsNZqc1gA+Hnh2izczo83S7FXSsfsFs+s1se+7vsqIGQx
q5v60yUM1+baZSs3ulKimyhIMqA6nusSLA9RAsYYKAhtEdv1C/TSNaWMqaLc1W7diLwCLJL00IRH
cwNkFvJOGU6sYsxOP7LuTYbjQ93ofDG4PQBcYKl7H2KvNKi/arYJpPm4FT+1YDj5M4Z8aVoAvxgj
I01T5On1t9HP08VihZxVeA325a39sPVt1cXDtmNxa9pCHiDZitn0GmYpcE7unjZ3qNsdtl3E9FUE
B6jya16zeh3lxtJE5GF9r+MPC3yXKuBLFFFTmPfdDkBmOh8sGGeGrYhuy6sJ9QcjkxnbVevdTGxx
6QacYW7A+1e7D2iFtxWxqwiJ1HGgg2guTZUdjbkIAiVl4Ps0muj6zqkbc4dmRwsrVeK4M5yRgTRi
wG/IlNmBwxUiD1UaIC3sFMz6UwSqdcQU61UKHCLf38w6LoeiUZRNiLDz8DQHc5uJsihVkOhSCunl
AkkM8KLdHhVWRIWtbIcMZZt/2Dv7I0yas+yaCvxtkvqCL7zi7q1+HcFtvUshAo8SACKWAkirWRBY
KdbYpOU3ng563DVWKZTLMN3MKn4pWsA6FEgG3jVcdt8seduBpK8gd1J29BNpYPLopFKto9hm9j28
JWe3Th45YrRRZnv7IUWIFpXe9Dmt7UQUZUvqiVi8U4psDyobfpAvkwi6z/Zv0XOLVLK/WdfFmpyZ
Lsb9Q+GHNdx9z0VvHX6CjWVv4xpx981qptSkWp4cojzGijChjB18Xg98EGUdGnE1PVHQzvhrld4d
OfrlTb+op2CIkw3YMaRLZkqZHEm3a1Bm0DiWAkbYOQFmNF2MTsNOptO9eDMRIBEiR5u1H/x2uB/2
gPzFcQnfUd8CjPkKo1PMT2QZbD4an9j+LmWeDklgxS6QoXCENfFgf8e+wPvaCudEbFENXOs35Bho
SSIJM1eTxL5eIIhs72idrIlAUC61jtBFUPUgusD6QEPQi8wchFRCJTNxQ98eiaMcEHBnmZgeMbPo
rtS59c4eyMyTymK3gkloO+nAnp9qMdrjTdAha7qmvF87mbGZAPnGFoHI2hBivlGWe21CBUCl8ORG
lFlf62qYecMZoLrrUlTcYvmVfgpF9r0PbHxMmUX+mTiX+KSoGdOqYwaEwMOjCgBFGL7TBu49nFwV
zhAfLx62LyGEy6j/kC7r+vukYI87HLTDNeXzPoea/lekg8BSpZ082eAMnA13rN6QTxyzhQK+s9Q+
03cRx7RXkHCY1FdAUGCHJKDkdkf1PeuODUeoYmMheOguAXabfbAEG2V7doCgAuDqRbSXwaXctRE6
2vctv9vUzWjuyjJBAVGJ5A9NwHphx/uKXjifLhdJrRtrbVNQKiPHFa19kHcHCBaSne02AIzTWW5Z
VyJpjvIUvST317S+Y0yNjzDWmOBFtLbvw8xvYCGk+lM/TKL1siYQ+gon66/2n2FcwVH8Xj6p/GAP
A9+1RUcHrRzwggoXtUbieGXgHXtofuJTPiePDDJdIirefty9gxXWUJDYIWciTqxb2pptieM/PIs+
oNicOl01OI4IK+PoQ4doVfm9sFkxRjPwEL5H5jAjyraANg3Uk2Oxb/tFIGVdaa7y5hIgI/9KUaUi
995byd033CIBS6jDY5CKYuX1ZfKqbsfL8GhJ0Y2NUTxf2AuyF4fnHnQZvrsf8O9F9m2MN14FoEKP
nVmR5XOKOfghZw7w++/HYUGmLCMfta8hBOhyQq8zO6on/MPmpCXprKvOzACLHAgDVg2fmnN/V8ug
S6TS/D3CEWwVYLTgBOVB90BO1JRlDBfqY3Snlrh7b6AR41WVln5eXRaQMS4jrXr0nvQ7nd6Sr+Dy
Mu+23eGJAcoDGE95WVkJmcOajU2al57ZNyPyT7s40WL+dFJ9YZTNKmix0Kx0PJTxZfgEqmqevUVV
/+QVKwmRTb+rcLdxqfkeCw9kEGT8USUkPLd/+mvUmXEKlWsL5ABFubhJTOrAQFK0JzqzMW54BgM8
EDQDzXGI3yOeWpW85uQQ8sYoRtQnGwq1DbageZa6RBP6yQL9gPaZVf/vekQLiGtqKSOice4LhWND
WOOK0/lDxnu+AxSfM/ZtKVmSrHhklevnPrkQz8sWJUAPB5cC4vU3ICph3bcjDBK5oGUb1Z74GqZq
npOX5dPIuEdgGI4RKYVBx8YlNr/X3yQMvohu/JyLTUxVlDGPaomj+oTwyg0cmkMZI9enSrsy2v40
0T5mWAtsoc/6uJO2hUQ4gqfXj+srATuuYbazE/C8TginuF4XUEuquKhnSagcaJSWIiMFrcgwwybf
I88rcyYb4MY0sUMCiO5pubkOSyacKjG8W+v8+Av8X9R1NL87DdcY9YJWNAcjZcWAq5EA7/2PhW2g
DYmGzq3Tgr4iqWq1mLD1VZp65bF6PARlX4j7+tPK8eeyODunSsQoyKw6zkhPPjXTEql7Qxsfdl7l
eQYl7NZTRyv53NuXlemQvLZjAaqNeJ4eCAjW7Qqp5bgNEqV5enVRo5jXbxpPWq4dFB1zqLX32H+Q
qo1HYdJdia7k7py2A6UYfspRTwVM9OpDpCneiyeANEBDLYowU32RUp4m8U1srvclca2YBrajPK+a
Npg+Cu7NxfytTqChnwUj1Yp726Rc7oJs1DaqNvwk8r5n7LNMAzhYXIRy/3Xti5Z5HurQnHhoKXW2
MfiBaIQcGpJDKDHMamAaQg8DZbaocPV32YNOxn38XdLKpGyVtHHTFPBk8OOE19fM5b6rE1i+xUVv
XyVnRDmLIbHZe84x/pR8csbAADrTigcSuHL9DRNR617JjGglI/PORsA9LtDTrbfuE/OCxfjZQI3A
+vZCuvCmATFegtRiCKMTTmXkcqaJ6T1sZN20zrURWgmhs9C+wa7xnS4mGFfxQk0IkMARDm4BAs4Z
qOQCTYtcyFcSiX5GlWIGTuI6zj+HqYPdabktgyeC2NRkjR7dr2a38WR2lZevw/JDfcyfxfHjHehx
x7OZGAvG86s5jdIgJBGMlb+PnXSQqGkCDKaOkfZ3ISg1WB46o4T2PnJRhydGmHgLL7wWmY+maWg+
f7QhgbO9FFyVFTk0dwZlCgbqTLm+UOsIbLA/8+Z9FL9bR7Yo3xNeQ9/qZdwRzBpZr+FH7M0hb+IF
oosq+s0oyen9AERb9pYPiVO6GyHrmx8FccWzKYv5rc8W7wYvH74yeBSBPypCWjy0ONaS/SgJ7AmA
dsU7b4UkOCD7BY+PY8zmwJwBIS0d/wh0b8DuLDTv0ahkUjItiUUH4Ql7DtaqKRUU/bhuThgx41ec
UHSyss/qYNEXPFJuBd40rSLAU2IYMtJg4BqftvktcQ4kRUqZQK9enkVbE8fqc26S6waq6kFp+O1x
haPVT9Q7lFqq2MF09je9Hu94HjDhW3qOXjX8+PRzo9X59kbcXVGBbZDgydrcAKQB+r5tDB7m8rOh
5Ar/kpYJGTNpf+rmj2t76PWsn/k5MzaakaPSpzmF1G1anXGcqtWXG3Jw3OzNJHANyHX77d9WDQwx
u1wLLFmC/DZmt2HQHQaqpmssdMgDNsT0M6aq+pfQtzbZOEdNTRPGw354yK41G3WBGhH7FQha76VX
zzUrzL3rUv6VqRYA+qJLcNgsCVDFYkdOHq03/168kd3luGomfuGGOWgI55J2xXQfcs/pRMZPHaRr
DlvnTpFuQl4eM3emDjt/fCj4HLDYDJr9yx+ACiSF60A8cnDN3SnoUq9NRrCo9XB+0I+Y1bkwYCiG
vxs4PrucoSFxZkKYZI9xfVf6GuXVGVIYwXtDui2kxIrwKT+IMefSOLyP45SR7TxBXgmVWcxXKDLx
+aZFvxcgvvD/a3SRqVFsX4lONinz0Ced9xUSRjy4bGKFHSZlKfGN1uZ8nI88NERZt+M08Cv3Zs7h
KAvtA9DygDSfPbmV4bPFxPszx15bz8ZPvYXGRRUQnra/Kyg/mvKAdDnsAgoU9EtF2897P0IPVyOR
dnoDx4BJdd8LeJJNOkhxmFXRLW8w2gCn8sr2cOM9fLCBkW/FN/SbffQa+kKrWpgPvcsTQbvCZJE0
gDkxylpYrlMbA0zPanpMFJhQjdNiA5vquAhcKcpcgO34ezAqD5ZQizUyOMoWNXGkiTK9RsGOfwSc
oRyPCJ7RmKXVVZrbhk2xvV/EDSD++viBtNBr0VBC9QnpaOD/cSdFCrxMiHTsMfJJnozuHjtLqWob
6tEPab9VkHoW6S+4ebEcJL8fd0xZVb/DJIg5jrJVSNm93vJfAUA1QRNNd1vBxEpQq6r1OldaQ13V
inVCWZQvzNTXErvRZ+mSv4hoEyni+Jsr6NPHNQcklFBl/s0dHYS/ZG685g4dGJFIox2NAM2euSdN
NOXpDI83VY9+6ZHfFHdg2qr+WuxdtVaI2GH/xK7cGi1mwlQ2Tg+8fYuERlzVz9hYtPAhFkW1KjEl
dhVzQB3eqTTjo/jBn4Z+V0GLUYMvjrkF5vme+gCGHjrYOm+/h/pDjYwKgAWNFjpyX0nzIKphPIL9
COvB4Z5NmJW6eHY2+6o2hyzinfVaadzTvOl1giObBESezzarxE4tmAdIjudVxKjnjcjcLyolIE2D
8OEgX/L6FGI8MUwHzcF5SUBpZerASsuu2TLNMH95x48Dt6pK5ivONm8TyALz6h3r52pGKS76e9xI
loVIG5V3v8ZCHfFVZlnIjtryaEV6d4Uy6PDX9WdPNFAf69/x8IOAadx32u1Ex1a9CP8M+Gv5nXZ6
GMwTebE0j/fqcf2oQmc2+SNEh5nysjpvUKOkb6hRbUH8Q1wYXiyHKLgQjW5J+NJVA+Ij71EjTJJk
KK7K5oFN2hxnOt7R6c6yUAhTSLTOzRTBMSuTzw4Egt6L+qDdCjJRTV9keWs6xqZ2pwAJryOHCrnp
BAshjbtgtoBEI4i9NWwHNlPQV9TTqX9RlQv0s+0RkbGNVXnPLIMpaE9aq8PExv+83VpBzeFW/xDk
n4L43f+n5cCUoxfPQvqLr6tEYzEFXhm3oBukrmytdRknRD76LlVbgPWk1BadsmvLA6CsohenhTXO
kMzi39AG61CSry8m9dz1fn1JKsgx9skU8dvb8SIAp5zFale3buP+PxHYwYsHrlHU8zx8odDxXXG0
mLPgWMfbo1I4NKoTqCvxrT/ni74sqcOwOvBATgvYXFtMsuSI4bKSKLcLw2IJtNGpVTySNPCQJMlY
0LpeJbbfDjyY7G65U2WAzaw+l80TNX61QHHKtMye4rCqY9DJ1EjoI1t1+7OBRxYghHWRW0shdV9y
WcmYv1d6lz/4NhIO00TpTwcZRQ/3zBnZRjFj/mMrE/XE3sXcCrjJaIQUt3r1zxT1y7W/1Sbot2JU
NUHTd/gtsaBGZ/AMEnnBh2O2C3D0wfCfUoqALeBsH/OcqwKWGTcpXdXM2twO6vmWnX7sb20LZKTt
ramSFZSaE58sDBxIBoR5cGn94q+QMPaP+3pQ2C5yLF5dcb4/ukxfwEhCGuwndzUD01fWaQ8oP3b5
L/YFpWwKShe2Un39j+UPwJi6L2U3AcGhgXyn7WyB6MSDl1pSrUzWM/Px8oCkhd/hgPTUQOzBxagi
iR1Hfmmnw/6hjAi9l+sdMv6iYLOKBcQVIYA4Ya8N2yZlxHT6mOHkauG63xsgUXEaBzGYdCh+0M3Z
BfnjcrAEfmfdG6sdA4S1bZ2SHWjx0eoffWTIXZUHJ+BIAVLVXbSlmXPPhV0pRSaFrEDo50o8FG5m
oU0TcabEQ5CrGZf687qOhzy+MlJ31Lp0OQ0o8a6qd6B8AQrMjnWFKAh9uzdd/47nLAER5Ik8jXHz
B2IA5SuLZuLS7ZZ7mff8HFQnDN3vHtG/sAdCe3Uxb5YMRoXefUnUlTFtMHLOd8dNVvHGKwkwn6au
JFEM3Xtxc6kbbZKKpQaq0Q5wSWYCF3QB/dO3wryZ3koXSaS5jPfGOajakTUhdi67wxyRwJW16tC3
vwaXg0qyHaUFyTiorP1cFXnIAi0mRs6ZGiLOxPOCki25kM8oxzSi/nnm8cZduqlD0KFpf8ITuk0w
MokxELfdxGXXyCzB8gdmv0Dtvm1jprpzNraSY7X6Dm+4RKTtXmhw71TNu7PGM/7uwquXZc0srhMu
feqLXF4pahQnzo5zwmZkmViHVWY5fOd+YcSRbUW4NGPMEHcvsU6A5PvSdVZ9/SIKRTKNAobXCjCI
JEnRVOViVSe2ZwSIesHkJlsjDS3cUM9Kobgo51GmwgfCn09oRKT4hjM3V+LsPcehACceyTF1U1Jv
3jO/eBBUpsexNiQbR9P2npwJNU1doYEt4/xo1JyWOV4u3CFf6MAh0TZMhJ00lmQWM7wbclbp5grm
GLlGeMB+9d73N4C5w2+fbYjHQ+w3OODO+ZCRQTmFV4/JSqA38idBy9xW2NshKuc5rz+lTajKqkdp
DBRsau/fdpr7g8ydl1bqjFiDQsCgGsIjOxZyrE0WOxYtpaQJubCFVokTjMrZK0KjLi6dX5sA4M06
wr86vExwBA+BmQ5SUPisGNgrvmu3Zk1qCUbtt4F+jXwCbWaC8I/DLwijIa1fnR37JvMvc5wVT7kV
NhhCImFcWyul4yW3HNmpQ/aMUT81SsVK96NaXSoyEB/Cx8G+q/1PZbpPji555ej+R8nIjkaotGv9
6Q6K9utYAshg9H98/34clP6gQFya+HOcE9fm7V1YeBs6CDrOnG2TuJrBCt3OcelI977m2iA1WGb2
PdzWHphlWhIP++WKSWsgfvn9gR1SgVzpBfNgUO19POSub8YLF6NepudVIl5QTBqCke/0HxsvBfx0
ws1maSfBa06hqCAe7V45qqPFZAGBFlU4FVIK47kdiy7mu2zQpZMBED5Vj1NDH7y5IMPVSKgchjcY
cyLytd9RIowJxo+DpgC45dtVtvLtY0laZI++nYxx+cBNwD3jp7xYiRODFcWtPOOd9F36n82wbUT3
o+IepH5Eo4xYu0mWaQJxTCZsR4wFrcx02wSAYSW/tDglhx2q1d8LApMMPYY83L0bo63+dFBN508n
mCCP4GSCduFbXElrIV/KwTHm4HHHkDbT/jlo1lLYjLu6YLHuxt+xKjBV60dvNDeONF3TcVEYXGIt
eC0Ds7YkTUMMslVVmmBJ+ov7d+5Q+PVM6FEy3YVxdCI1wYUIMWLMOBxiJVKpfZ6wH/9eZR2KivMC
FW5xHXA7LSwB+OZaRyoeZ9P8j4QxHEdhz1kXDsA1dCCz+dmI9AxcUpfuVi3D412AX6iQo/e5HJjt
5Etyj8g1P2SfRX3aMQMFR2ZsH1r08wEkyv+xg3XDcEY25Zi24dfbb1nwFX/gm/kNgmw0EytefYmx
rp8YxFPLFu0CsYCxq/7NBhLtD4JgEji2ZOMeg97j05P4V6hqq/+YbFctisuU7/Wm+ElremPPePvV
FJ+h+tEJy/JzmnkrrtA6UPHbm3iCEoqvD8GuCaHJqLgNRaN4KeDmwXqy+vWA43qmkSJ9P/UNMCMt
Mkm4nqtN4gonTH/ziKvm+TvgM9IjxEZ0FLVav3Dr/beY1XY/qYZNfjJKQFi02soM8TIU8K6DOCWS
ETpxDzoWRzHCkQNFxwZgxQmww46VGAJ7P+7fuAcKPxXH7Cp0Lf9ZGRNjPphGd09NScc64jojK5FE
d2cE1vG6kkOeNfVsFaDEAmjyGBM0AczFV7s3DSztBbkePcSRGGI5e8HIb5fQRKoNiY8WD2LG98aP
MsKk7KJpPW8B1zrbjluzV3C0u/ABPynmdYBxQoKNMGmItm3fD63bvs8Dd3G5ulrbhRxzrdxbab89
XPA2bmft94kKbGG4yoWYDU6YD3VP/lZ6+eSde+L6eqNNpK+dUOR+x2UH53HeTA++a758bIYpr4iX
uXkO+2ORYbbFGgZ+oo6R9B1QV4ncUjf0lTiBDzaCgPo9gHP5iImLp8Tk9gxkBoVe0Fpezk5TFA1a
ewI5ca4m67+DJgerKUxnnWFvo4RVwYhwN9NfTo1mArkWAX92wxZTAX6dAKHYUEsDJh/tSKuj3hqo
oNstnwViydKci0zh+qhcZ9eiFTwJ2IvW5MLXs1Df7YgE6oLMCw90OMD0sNlOoowJcw0FNqVDxD8L
sQuuNGBXt5Y4EGXo6Cu/EeP6jzURlmShMgTQmp5SAtMI94flDhMsSSkvAuRDDYEvoIUvLL8wuWGp
cITZ/kFgLxHqENaL2QM0QQ3jKbadpfDM2TUtke+rsW4KqRtfx5Q2WxUUDfF6XWbpY0g4OME+sTDr
r0BE8QdJfdblaveQg1t1xR7Es0g3srmtOZPGFpE6HGAYY2MH8oED1uRiOBANZ2eE8M9Ft8IMylGq
aXwmkGrENKlHwhuPXYd8AxnvkhtUWDIDnJ85Dyhdb5CqkVJe/LtsF79gHAD0F9UGmziE6ep6FMKL
shGPK7INak952+wHqnnb92rTI+gr/1VRbOAdpjYBmKpIUUMnTwxwsd0jFU75Krdc73qYQrULwoHl
+MVmP7i0S7bmbOvDNtwxwnnVmt9mdLSCC8OGIYtHo4xRBFgDSk2vFtKTZLiHmAKTe2hoIJay6UzG
lCNDmmfKhuKlFInXCO8+xPbjkheV5CmCJxoMlHg5+Djg1d+qAGYaaAWa8faj6n2s/sNNuE169aRd
Luog2zuUlepLUSkpO6eRYk+1x0uiGVQ7qEVBdrCudsL6J9KI8w0e4C+uOX5B5Pm7dOCG/DARFQ9u
u4VvwDNGNhN5jax/+vCDO1RUTlSdj4ZhmQf3JsELEKvXd/fziJUF4of/BfwP0en5NmmCQoG7xefu
ASWHiBW7wcQvk9c1NWklm0qYTQwovUTWJzSVZAn8/5TQb3Zr3PG4ZF/5Xo3IDnlp34w1/4YblVlq
vOmY2+Z6GDWfAaCQFIHY0d2V5kLrk3YIck6G3FhINup5XzaHHXK3BnXqymlCBVKV+gen0Xzqf05W
TWyri9lu9PeYcPy+ZkgjzMdhdr6XxGHXXAFD3fZv0gvYZKs21F6WXgkHR2Z7cdm6YLv83QhIVagf
L+VwHvq7AhZKC2U+dIOsfnqAXKbaThXaZwWFu3xEIjuW87EZKMmzDPDVlZCHktKk5CpGxt9bSLfX
GNbyJMkZlNfkanOO7zilKq4X7oD0FN20Npo+W3lFbEQJGUHina1JR3gctXgWq7NUPqRCh9QtKrhf
dwOnt8YFa+aF6H/dNlvLt8IpBhuzpS/kDL8+LULfBoWEq+nJj8flahpTpFhNrhpV7ZGkVz+CUDrj
KnC6viKDXlpYqRO2pFV0kP4VJqcJs1fbrEDcq0S2LTKq8+oaotNgU13W8EpZl19R7cgjbOEECei6
Ku/oTUjZnAPKB5p6zfmYwWY73BdHJcYQeRUEAWCZcp+sOBdCzEMl64k/pLs6QHOO/sL3I8F+PA8X
NudGqQOm+xGDhBy/JfTRNiTHSshchzx78iyu87mPlHV/r9VPnhvMUSFf3vnA9yA59d0oSCXkhJ/0
yzZGx5P8qfmw90Njx0fPZNbTfKR/JmUf7nmxHDD+a292tMCF0ntz1xzCeUUpHduJN9ht1xAsB5rK
AXsNNV43B07OpBgZvuhrJ2neUnh8wlaMtfps/C/OMELywlOD1UZKw8RtGRfUDp48VndAQMFKZCF2
FTwkbqtk9kDAeJjGpMRU0Tiyk8MXbb8lXV+EO0vIO040EYGeC4mv0SCOImDdcnJV1iYYQVFwhETc
idivHfcnIFHd5ASpyu0StrpZqol77xH1q4/NypHqy41vulWQ21L+KRMtj++TCRhOsvHYHDKoClzC
P18rdkdZQs9SRyvdlFpkdT8qLtkpSd+MCPui/gh4Z73A4lyYC2bLWAwhJ70xsCuPCzX9LySn4cNh
n3Ynb9rD6Cnm3I2w7hwUFN7hxzEBn8Z9yUAmJfgzyi0P0GAJwFtunrGIDDb1XweM0Ybl2yA2mc4u
CJYvUkos3bCnNMmtFSc1pzhlUIR+XgKtLuXGO9AMC5r90XBNh9qu0/xWu9uHcPGNL912ZdUwdYkB
yWf8A9WyK2ljlVYLPHN0PtrMYrBKXjdaJ6wuD8Z9dK97SMb4/5T/yB9LtvznNXS7u/8FS9qU8T7c
P0msVKW6Ygb9cuuC99BNcYYulg+Go9vmj2J61bmH53ZDwY462tMbxqwtZBLfvvNEk3qMQMDbvc7U
Nj/9WbjcglYutcWFuzz9VMiIT5CXNHx5c3GNYgBZmiTQE4utJAgg8CfdgErAG+7PDxpcZYHd6/k2
qyMOXK6/gr8c2Spk8T0QlZIdRa0XEo1eFd4uMV+XvFuzEsrwRwqR+mjeHo+fgtptKHZppe7aWB2F
kWzgilwkhB+A12BrR2JiQjeHQS4iQmidqLsgcpSIC5NUhigTQm4D/msPZIKkC+hfRdRvVjyZFrvT
zpjQbVDC0zfjI9EE6hJqB12UQaOTYH8+JapJ6wWxz5CDxfQ+RhWFaBcT08kXMvrlNwQ8UCh95jwe
rRuatJa0LhGaWlDla8lI2qc+1CA9QbS+QGhQ1DLlrTz8zsMMUG9f9IYwe1UA6B1d8F3nb68amWZt
o3sK64WSJpRU+sYy6na+oQ8xmN8JvGG3TwFzFeZyWt/o21iaiBPCvv4DTBli4XedDhzSXNdSi4AT
4q2G9lfQ0hFFZGqsTBlU8akxbHF09U7wwXJEwimmcL0Pb7YdeHLN3jPijCAZAvkawrZ60PbygBio
6KfAo3uJuoJQTLAJX6lj8f6ux21y2z0IIOpUIlM5HwDG5Gk2YSECWqvmPLTrk2TxNV2ur/aU3etQ
gbnHPv3VhFbWCSIepJHnnGnNMoME7+PUkUCoXur/OT2pGmcqi4iWVhO/3I5JBy9yidOiXA5ssSKC
327JlqyjM96vwaO6XvSKJQcH78+jeO2qgRbJCbCeNPDlI3lW7Hb4q6st9DKWbRABWw0nPDwqyOkB
B7q49Smzy9cEiqUjzLdw5s22c/kMgTnZD5lTUoh4YQnhFUUfNR01A9B14xF3oZV/fw1oz88Sr1Ag
0xb2IQ8f/l91aruCTfOfWuqlS2E/uweJD2WQqA6uVnCl+n6CJ1Bt6RXtj4iDzwlvjIvnpvDVPuZ8
2Gkv1H474y+rVwxJPT8S8Qa+QcCJ39+9YvZopbV4H0uOrMGNXAJI1hEemK24AcjE6i1LZKETMs3q
KHqLL1HoROPlxLrmh3KOLrjmx/77JT2Qn1Cyjb6deM0ixjFmrW6E0e6veFu/UAPN5jW752etlHXS
KXbObQJlYcHAcLxmVkVWb419ISooDQrZONraLofxyI9GR8P9xEw74dgLjdla7LCMgojwnEDJgSl9
R5Em1KE1QqDJQNl2hhxZGhuUXIaCCeGk4qYHRsS7eJAuu1fnbUp0yfR7gaKwlg/AEBFJHHyQzcvg
9ggObjfHObxmQjYLXWaaL/OfdLpOp0m/Y8r0C/FniY2N/BpRH3mf/ZkfTXlUw3/l0x7meKCB+VSY
0HaEbM8DPuqbKcx1cKHjm0u6vX1ojfkSYUcCfGX2awBJzw2Woe5p9S6FNkB9hG3LaUSI+lL9zLIS
MAOooQ5qxRP3GSI+rT/zW9B6spDzrlleBDY9ph0zQ2FlHysaFlJe/hYn63kk44ac/m1ohGZ5CYiW
aNxH5R+9EYTbmyMuXeGz9B8jEebPVhYvVr58gDjRwyZuyGFwEtEut8/xKdBcN14DkHBEWkRRTTdS
A0IiFuvPi1tjvsgBD0nj5m4J+Qo9Z/pqg0SV8xc6XDBxMD8nJlNmTiVcoRj1S+tC7WKzNL9ijB+A
sg39lMf4z0Js66lzEYB+ahEA7PjSYK/mLMS6rSx3xeG9gy5Nr0oVfErw7LgdLuUt7x32T2c/CL8B
qokklrjmbTPlGObD7GPrOE7INIQlfwVrX6AxxOjJHEn2EJvTITZryWx7PEjzkXxARwtoTCUrEV2t
9iWHtMRY816y98H03BV7s4HO7proGHw3pJlc7FnERy9NXaz1zG+FCcCLeh9/ZCMLhEr2j11zCblf
7O0OD7PI6Ldkl7w+D6J/qCdkomA0+kg4IQx2SeLDbB7ee1GOtEKi3m682+thHmqZO+jfUzJZySM+
M01g+aGmFVNIWhjH6IOLHmcovXddsOE6rkreZ7yEYrKjoe24oHF2vtZMZu+YCjmnY3db+FW/S0vW
V5njF6iekIGP7pWND21BM09ZtOqp0gBoBZmH0cXkZWS3EbP5oTFA3LT8biXxUfYgg5c/K2O9GiPC
dTNAaKgW017phxUBNAHSxYmhlRjZyYZj8XgX6sq4i4iq2bPsWVvTm/Xzz440zvY2r3sU1KMH/ByO
5/M6A9oiVHMf0cu2xcUwC15H9BuprDnhqGlyOAbZGoAHdayVHCGJDZ8oHCfVdZoFRgyz1umaZAS0
EqRkn7A+lyXRAjbZVj7qlC07fLthD3gs0B04BXNXecywXvUwavF7fFBQik+Yd0w102GqaKmtWtm1
CTdy0Y465utiOAuQJTSgIF2Cdo+QL15dKdcTZ2ey6MjyHnWr+BLcmbHe+dL3XYnil9V0Iosdjkxx
RKIfR0o2003zro8ffEVHfG4Y2xZ7JdaMSEKKb/58OfxSX0zYSjLctnG3Gw0sWCbtxys7XQZYhWBq
TvTFy+HH4+L+tkTiUpoIclqQJ49SD8RXXK+9k09i7Gz5MxrsP/dBNKKy4Z3/qY8u68tx7NNVeNU1
D9Eoqv1ai0cZ4vQaUcqcPOFl0Jms9X+8XBfk90sj+VEeWNK5qVoXZIMoAG/QZDVPhZj4bZaDKJhu
9W6gOhShXGTRUa+UBWsMWEDt3GR2U8XWxkxUAbTzp9HwLVYO+fM19L3kzpdrgiqBNQF/MYx2cJtQ
+wN3byOs2MM0p5vV2Cx74tOLpyD1mzhX+Eud7HjtAAZTc1NI1fbauLhpLtkST+DkgI107QPmNHKP
H+IZVRTypnmzvDfQXi1wanhsqXwxa1nzB3y+FA/JQkVsmeOEeOYaEQVd2CVpOt69KnSf4LqX0iY3
JlLUhhOy06q3u2wBfWkSSnJ0c4oXJ4I4Kegibk6sZKcAhrR8jJ2EXLmRfc9ZiBWl4x/qybplQNiK
fmw+ZqOv0sBVK/uUL+pk728PVZTqLLhBSCfbyb8C+Zqql5/o71UhDFYR1XTlSHYrbAxpcqO+4zTF
tFoQA4HwzstFAB/n+FtVVecbNByrMuWPc/rCLGs6QnNKFzfXA6sEeoT+x0GtXkz1/4fFQfarVJDx
Un2A2jVdYALiBuRW+qVr3jRXZ3tR42GrZrT6Gs+asMB7tG+9z/SN44dpdaCn+yAZvjp0AQ72g7qx
6a48i2vzgMaEA6Z9ufr5bFhDTLB7kNy7O1lOoBKBNks8v81fuGIuYybcVJoK3ntprNA/qY9d4uYf
x+f98bBBsjuyk251r4PwmeLPqcEhHQinL+yzMg7rtly2kErXci/xyvYkp2ECdRlqPxj9xaiuTRoq
J8oNuI0GvJU9EDV6EumEHYauxJmX715gt33J+pQ3oCbQIOIFcsLDoVUlrtL/r7QA3V+V8rHSLjbV
XwweOJrYllKXZo6jZpPv+EvKPu0ic2LU+SGYwb3l+R+Ru/Yw0OGJ9aUCZFvo1CJwrkksbG1cSkmK
ZXJnNfdUg/gSiXadfoxtixQ8JOeytySR+l+GzrMFCcet1JHDsZh5p2J1SMGhXVOYVw99xMPk4b1c
Eeeaw1KUf9sVtmqCf/6azu592vs3XxdjXtZuHpGRlQDxUbOu5j/XxfviE6uekXG4zvrkeNTQwKm6
xHZFWEmuO/1gL63k5OiMaSHcMWS5d2G81CNoOU7dfTgdtlogJx7qarR0QtRFfLDsjjS9ipjSKooH
bxbjhs0ywT2R6AYwXBoHSy5R0y09VWdrWbMp3gEpCNnodPXrJyjRiQbvbACWuQKe7rMLWj557W3X
wPnNBBjwrU+jtuly5pCFt7MF4U/MYYEgeT1TbuXDmNnp2wce9vvLZ+m6zs0Czs/UU+GbUbUB6YN9
jOUxXbBU4ZVOms6Demh4VW69z8KjaqZjrHxDK7m/pPb+0d8lelL6op4LRgfy0uSqjKaoJrBDJzQk
AubKirKSkr9RVmQsXj7yhXWLSsQSeKbJ3Qk9dVVbEsFGLB/LLyAlAFTRPetD4sIkqujMRqvgiF/t
mXYiC2CdJjBcorEqIouodwHUFpJtcahtNhULBpzLS517t4nzCZy5jucgOhsw/PcdGlyhcw77JiWj
AmquF8FFBd3/PMFDG1EOIUFnc/hmDf1Fo7VcJddiuw4U8JqPK8mJ/VCyonIUIkDD5/uuGCw77bdp
HoyQCvC9mXVz6zbT5/OH4bu+FACs/cYIMiJDfctIoj0mQguRET0AZh2LloXCP/wCliszFgPTu/7h
yMPl95NdU4TAWqtl6vEbcQ78W6c3LlCnizV/TlZHgq8Op9kILuCZ0aa1Pl+U2Hk4vdqChUDZDxag
xDaqlbQ70FieSle7KsxI848ROTNQaUl45i/aZ8z3ZX+cabBJtyeUKCc8rEOcWm/uXKZTfPNJnUT5
H3w10fOC/ptrA3uXJcFRIaHJ0REOVdI2jTQhIxWobZnR0IXlRXPhGQv6ccau3dC7tcBtJuHZeSgW
M6APOZeti3zQrNI9k6tPWvBou7mOAlQar/V4D3B7vMp4cA2RF8/KXYuTDQHkJD5MbUQGa7laqk3H
cG0xIUr9XiRDgZIdngZBoZfv9+XFpQUxhM9jIzWmtpBdG2bEmk0tKVDu9kIZzIJoLvebHYeUGdsH
0CNnvDPBcV0Sn4d3fQo1drB5IhYKOtW6kQAQ2uBMFcd6uY796hGU45xaUdUtUL21qprJZaEBPBDt
mJsQMpnsURXuXs1Hau4QK0/IPZ8j+BF98PsrmoJr+YxcuPOww4iiJtSgMP2/9o2BHBiiV6cPa45A
l9FKxFquTa/LeX2oUJx3Z3ZjM3NAir92A7iGIQuLjnq97XhnKZ1pM2amI2nW6SAguRvX3MjjLfZ/
elKA8+TnSGfct+k6cBQR05hkiXoHcDAlpOAY3suoVgY4HL9OWLy1EV+c+oS7+O89/Osfk00XPgiU
qYEXC+ct7I9Y9fPCvuA7t4B49laRQn0QzfxQX5pUS+u+DTwpZFH4AL3umopsJcNrA4ttv0tbY7H9
qBukJx+8QtsVCfvYnV/yt8Au2l/IXEuBmfkEFIgu8HI3nfb0EovZ9dF+r1+3ql0IcrBER9JO7PQz
VEC1YWHpZZTvcSAGgmZTWVJLjiEakLI8BvJWHMf77PWMizb1XAi1O7+GRVTsT9i6Z3MjFtx1Cq0X
WVFx6bc9luMiLN+rc7QyYTxHNI4w5rG2gcNsz2FqfdUkI01yNHcEsKd1i8i82lYwlY7V+nDhQv/I
TY5KvlQJpUvxSZXNNb8XabPfpaR12+WUUxm/diSkCQdTmO+OJNzmic861SHrorx77uXYFaVZ60Fi
/0wSBSrL82dBW3TXwABpJwr2KjOJG6RMldtWLILeZiaQ86I12n1UkLJDL2fQk6dOyrnGs755uiCS
vpqVxum0uoxLAJjC7XdsbmUVDJvvU3r9wEZ+s8Vafem/XPxf0IS5b4w8y3xqoNaq2JRChPF5sLHU
iA+hbyZhXCwZ3ZqlhU7lvQTdLieqzLu1Hg+LC+edTcjawT6Sli9965nDD7W90HjUQM9WVUt4hriR
fwePE5IylvzE4c/rNtVazamhYctuSIrHwCYA1/bjF+6v4kGSZiWwgyMKCu49X0lfv3SQl6ta5kYQ
RPiI5qPyf6wb/agmkxjOgOBM19n4bdY7H03HsvXAiNocwj9JsBDHGXDi93WagQk1ccyqVAkGf1Qj
YbHOUik18/rXReGRBe0oIPSKFFV7rc5Sdl/4uSOOXjcrlTz3Vb+pFZVFW2NLU0O2nYrbJAPXNK6G
7txuGHwb8s5JDTh2bY7AHz14VFoCviBGyVL+JbVgdRNcXFkPGXTqVxIGuGx2tLO3oCo7gBSvaZzU
jhdWbdGHouD3dtHAx0A4EyXoHko+PBmmaq89MJec2apu6heA5lWmqePZEmFhI3sM3Fm0M4sOjOwC
OKn3N/hmct3dQE6sGeDIry0tWafy4NOXPhZdwsPV08c0fHOh0WLvDWX9hP98OvaI8XUJ9SnhFQaY
SWyYI+pLjO018KU0qWP0mN86gUe8+E4cc0spK//Bwwb20hPIg76zwyWkRjULd6zMMMuo2O7WDFsa
l0GKb8nNdgfeey+l01N1i+QVBKfRrjAxexvN7SEZxGw7YtFYlatZrNT8DquDwVY5bOsl8ygraoNb
/DxKWONkmdo6oWsaXgUc90H9OEFnz6cL37gxkj8tdm1h/raBMC1HnRpYSR9Wfj0WYLxroBsLX+/t
uhCP8D6tZXT80aGVjcQE4XDSQexKkWthEu0npUCIdfNlq8hYapbHp7VWz+WGQ1aV4BA+UcRP2KIp
MC9W154Vvf9Yd5m5YiNrfa1iBat8wlxIdbqM2UlthKSMLpUJw1A5ovwwLQ6zGZmt6HLiV8twgBl3
34D6wuKLGESN7Bi2me8H9SN3EXZHQn0uKoCh1QwgfSmeXS/KshG2ZLAbI5dTwqlV7om9x4h6j6C4
C4pvi+OBvaE6pfqioM+/hDyPjMqKcVkZlAUu43ff5GRXxNCsHOx2pjbLkgLeKZfYsMwmXrCsTbwW
+IRTJHRVXSyZ4dOsQvpzCbvTCNWmcHY8FK6aS/7MlCfzy6PhaX+TKqvJKXpI34/YLNhBh+kItTMi
dnnaJMbQyydm4EJ3a++BdzK8rvzuQBSLMoon9/q3FOPdgWe5JMZK2BtCukdq1o1AzlObfe6ctNm8
tJiElywGHbQp8rBnI7sZ6T9fw1vdkugLZN+TQlA+bDsqQ0XE8rG3JPHb5CFOHY+98rmWIIbznM21
f7MFBFJ7yhxZPueWmOJLF9Jt0s88UJX2iUVmOTcBfJWdmtS9vyaS6MqKBsc20uNPhNwWc1pLBdgy
3NGRCywHJN78QLzdyOAmQtYeNdu/00KNREoFiQuqld6Q2++PpUvPnYK0PBwFFYaMTm8KegUz/t2r
aDnNRFsoHRvCHWoeiRQfq0X+Wt+QqbVN93G/HBYwySd/6XO2qqEccvrNnk9quMK2UTVG35m15o8a
nJYyT3TW6gzsAWhj+IFfkI5bJMPMpUmqEh8rKYdyAJWdUo5FvPM6i0Q84m4P3pxQlJ9B0ErhFox4
kJk7yrBOCnXAKVXwCIcAWYBj4SdEOrloqjwk3SkoWuSSyxqDgBjV6kNtImLZAo44SNvCXS9KzZ42
gt0Ov+BZoXKNNWJfYn6/0Ie006b4tCChHbYYxcD/3zHOtPQby4kCJcU+8mLF3y9t1EK7VOHPyHZF
y0An1n7vajks36EOl7OrGK5n+FIBY9Swqvp8q57TwPhDG1z9rEj+pRWns3kDqdYqHGZpxT41STvZ
AU2+L8eBaoLiYMoZFY3PzWu6uYjxW0TZHSUh8uMtWL6I273ihm/YLXfjsy5ZYpmvlaAhbZIWszN7
4bRPTGTNDxfDDzjA+On+9T2jNMornTYWsEJNQ/REYjZv2tzOMP6BEWrAD6CGpYgZThcExA+Ki90z
EujvQQycBi/bJVNDVVIi2gIPY4gLOTHxx1UJqTBWGfdUbnqMCNLYOmiAb7SoutNoJYuAylgiqUtP
QqGRa5z+IqK4Ti6iFKwRb4Vp0lcbAdVyvxAOxebBvOJ/UhC39nfnAnli2onfPWGivBCharfPgyu+
0fv0AFdeV7xlbFS484fBvI6zsjWb7QKZZ6zjEbdeTs5hNTZwOrYlkpsC2TcHuJEE3wfkwDUJ/Iy1
FLVSXK2hrq90UqaodMoJBXeFWT8stgLR6YrMOVrjWojvnL5Mx8PdXi6Ch6pWf1bdpQtmtkyRPEGT
n2S6zctBrtBZbz9Th0DeNDa5drcLaBkkazbBEv2f3LDiXdAakRQxGbvlOZU1ia7LkOI3uBpA9iri
qBuHuwSVZ+hnZ17ecB1hVrbM936OeQRaFHSJ1YsSpzb9UOutYWlDo3Zk++1gP21/XXjiZaXOaY8O
8LC4sn9uqb+hzzvYFbTh1I5b715CgCeLgZ0ZzmddIj4Yf0LRIR7Xa+7zk+T98PY1VjOzC8g0XJII
73i+jLh2B1RcUEF34DhbpeMf/UbBv0JKVqZMFi8ZQjvWjCFjR3g7PnWxEyjitmBF1FuzalyqcUuv
0664m08Ci+N4DwWkADAIfgvRUHsZVUYWO4NsyozayCCNmZXCrhWhfx0sw51ONdOqOPM7+339ocd2
suYOlUe1A9zPjJ/LOVQ89b9fZgzs36Gnfm2+TKbRssISxwIz4YeAUOwBARjQ0IbovdNJ0MtlnOdm
iOKtIovzFeLHijLoJKf6p8duFv0rjKFhrJWeRRRGdlIS8H0rHEk023v6pYSgNSOSxH4h3cHp35CB
TKBZDhoP4HE/7+PdxUMe5BhAg4K9flJhiQqisUNqX3j9+G2mIQnfWg96pAiZEbSVMmJtqEVnCP2r
MybTnEwBxUQDUNO0Nx3ffWmn4UGDOILPheovFTvgyJxD7VbtIc2I9/08XJMIYZrKYmzqwPF99D77
Ya9sxv4Ytkjvtwr3bTSwx+wgFlAdDOqVj5zEnZEE07aUe7Th5UtqMcoMiEmVImeQKM7gkylnJL1G
pTER3uWzKezGSy8pmc3utfVh3D8xRSqp5EXB/65OVWvUfD25O2vpyPyzKFJm28gHTI9Svcn5aaTe
ykm0gxVS/rxAaH+BoS7QpcFnjB5tiwvVKkdGlTagjPhHfBAD5NdVtr6QhbLQs40ECY+cBokwMyKY
adGHX8tbJn89JnNEAjVszwD8pKCrb48XpfoNd5s747aZxY38Y81WorAAyK0nvD96mCU2YakQdftu
jdmtv8a1w/CD+EL+vs4p2Mn+T9uflJob3Rlf3sMsmaXzo4OUzEAUGDzsYkFVRjFhwjll0rMHGXJ3
R35i7OCJt59VAXccVpSzQQT2UPE+qfOtNZg3nzn4nclsek5BuOV2tvnmQWYsVLo4hu6PYjc5QoOb
ZxpvZ3V2Egnzai614/KF0D0YICOpLsep82P8gsI5af8yTsPm4vFkvG8LkmIAG9VyD3JvuYkE1mpx
CNLfxQBdBeZSUM4COM+BP3Q66p6KBHR9Hrh/d6byVE10b8M3U+hBQyJr+b5BXGAD3IO5qCyFCnF+
2+4xyHuZWekk5lkbdIAZ+gsLBIkzoUr0Qi6ENbqeZMA2ysyqy5pm51xcadD8TCQi6VMeQf3cQmuC
n/EjjB5uKI+K7SK1EVunt8uBvu11IA6huRxf6RH4DyiKUP0LWiEB/eR+n+/w+iLlfcZztogSXyl9
tF9SczfMgrGUPTUFPGrphIT3PjoVKQ2TOsbTD3q45NSxhw0O9MkAXaiVhsc/Mp1R6Y36HXN3a/CT
jkeRId6mwKgdbyF6FX5VAYr/6pDQBS8QrMX1c/4J2+cSGqPmS/sNrHqJuJzxBQ7hM9Pprped4Xd7
/Z6Ahc2kVgIkD41ERsvqJXEuWR3MWOO8SlKCVvTBkUGZmKsN0aYle6kbXbp10ZF0bUWskPThvQ2/
9M6A9svnPmQz8FQfm8Jh1xNxzC7E9vLKW8JmO7E77+m9eDWKstSocL2yTdnig4EtlxUTTCaVLpeL
Wur0yCewJoa8dk43CMih1aQzjzceKl7KqyEF/aLm4+g41V54S8GBiSItgsU47XFXEV0sS5caaXZA
azlHt9BI4YXGW2ZegBpFGdT9hmkVBM1UfSaP/AxfAKS+w6aQaaZpJ7PHkjgcgkrckd5AAT0Z6DXn
g1BljL5OmL9iu0RoCCQzZMojkqB5lBAo6U+kWtZXh7TGsLyRaeLuR7IFF5M8BGIqZVuyfiYc6rGz
4ey7K0z6OeWA2vhHZTqnE9kL
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n356_3;
wire n581_6;
wire n302_3;
wire n383_3;
wire n387_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n523_24;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n353_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n342_6;
wire n341_6;
wire n527_13;
wire n10_4;
wire n10_5;
wire n810_6;
wire n356_4;
wire n245_7;
wire n390_4;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_write_9;
wire n259_12;
wire n262_15;
wire n265_13;
wire n265_14;
wire n268_12;
wire n271_13;
wire n468_11;
wire n468_12;
wire n320_11;
wire n314_11;
wire n352_7;
wire n346_7;
wire n342_7;
wire n544_7;
wire ff_write_10;
wire n245_9;
wire n544_9;
wire n20_8;
wire n259_15;
wire n262_17;
wire n463_9;
wire n390_6;
wire n383_6;
wire n371_6;
wire n291_5;
wire ff_sdr_address_9_7;
wire ff_main_timer_14_13;
wire n471_13;
wire n529_11;
wire n917_6;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_4),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'hE000;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_6) 
);
defparam n810_s2.INIT=8'h40;
  LUT4 n356_s0 (
    .F(n356_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n356_4) 
);
defparam n356_s0.INIT=16'h0100;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_timer_12_6),
    .I2(n810_6),
    .I3(ff_main_state[3]) 
);
defparam n302_s0.INIT=16'h1000;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_3),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n356_4) 
);
defparam n387_s0.INIT=16'h0E00;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT2 n523_s20 (
    .F(n523_24),
    .I0(n245_9),
    .I1(n581_6) 
);
defparam n523_s20.INIT=4'hE;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s2.INIT=8'h7F;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF4;
  LUT3 n274_s5 (
    .F(n274_9),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n245_9) 
);
defparam n274_s5.INIT=8'hF4;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n581_6),
    .I1(ff_do_refresh),
    .I2(n259_12),
    .I3(ff_write_9) 
);
defparam n259_s7.INIT=16'hF888;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(ff_main_state[4]),
    .I1(n262_17),
    .I2(n262_15),
    .I3(ff_write_9) 
);
defparam n262_s9.INIT=16'hC3FA;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(n245_9),
    .I2(n383_6),
    .I3(n265_14) 
);
defparam n265_s8.INIT=16'hFFFE;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n268_12),
    .I1(ff_write_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h8F70;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(n10_3),
    .I2(n371_6),
    .I3(n265_14) 
);
defparam n271_s8.INIT=16'hFFFE;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_6) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_12),
    .I2(n544_9),
    .I3(n390_4) 
);
defparam n468_s5.INIT=16'h0007;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_14),
    .I2(ff_row_address[6]),
    .I3(n245_9) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_14),
    .I2(ff_row_address[4]),
    .I3(n245_9) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_14),
    .I2(ff_row_address[3]),
    .I3(n245_9) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_14),
    .I2(ff_row_address[2]),
    .I3(n245_9) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_14),
    .I2(ff_row_address[1]),
    .I3(n245_9) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_14),
    .I2(ff_row_address[0]),
    .I3(n245_9) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_14),
    .I1(n523_24),
    .I2(ff_sdr_ready),
    .I3(n463_9) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer_12_9),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT2 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[10]),
    .I1(n314_11) 
);
defparam n314_s4.INIT=4'h6;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_9),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_6),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT3 n352_s1 (
    .F(n352_6),
    .I0(n371_6),
    .I1(n352_7),
    .I2(ff_main_timer[3]) 
);
defparam n352_s1.INIT=8'h14;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(ff_main_timer_12_9) 
);
defparam n348_s1.INIT=8'h14;
  LUT3 n346_s1 (
    .F(n346_6),
    .I0(n371_6),
    .I1(n346_7),
    .I2(ff_main_timer[9]) 
);
defparam n346_s1.INIT=8'h14;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(ff_main_timer[10]),
    .I1(n314_11),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0B04;
  LUT3 n342_s1 (
    .F(n342_6),
    .I0(n371_6),
    .I1(ff_main_timer[13]),
    .I2(n342_7) 
);
defparam n342_s1.INIT=8'h14;
  LUT4 n341_s1 (
    .F(n341_6),
    .I0(ff_main_timer[13]),
    .I1(n342_7),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s1.INIT=16'h0B04;
  LUT2 n527_s7 (
    .F(n527_13),
    .I0(ff_sdr_ready),
    .I1(n544_9) 
);
defparam n527_s7.INIT=4'h1;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s1.INIT=8'h10;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n10_s2.INIT=4'h4;
  LUT3 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]) 
);
defparam n810_s3.INIT=8'h10;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n356_s1.INIT=4'h1;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n245_s4.INIT=4'h8;
  LUT3 n390_s1 (
    .F(n390_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_4) 
);
defparam n390_s1.INIT=8'h10;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(ff_row_address[5]),
    .I1(n544_7),
    .I2(n245_9) 
);
defparam n544_s3.INIT=8'h5C;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam ff_main_timer_12_s3.INIT=16'h0001;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer[14]) 
);
defparam ff_main_timer_12_s4.INIT=16'h0001;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam ff_main_timer_12_s5.INIT=16'h0100;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[0]),
    .I3(ff_write_10) 
);
defparam ff_write_s4.INIT=16'hF59C;
  LUT3 n259_s8 (
    .F(n259_12),
    .I0(n268_12),
    .I1(n259_15),
    .I2(ff_main_state[4]) 
);
defparam n259_s8.INIT=8'hB4;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(n581_6),
    .I1(ff_do_refresh),
    .I2(ff_write_9),
    .I3(ff_main_state[3]) 
);
defparam n262_s11.INIT=16'h07F0;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(n245_7),
    .I1(n268_12),
    .I2(ff_main_state[2]),
    .I3(ff_write_9) 
);
defparam n265_s9.INIT=16'hD200;
  LUT2 n265_s10 (
    .F(n265_14),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n265_s10.INIT=4'h4;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n268_s8.INIT=8'h3A;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(ff_main_state[0]),
    .I1(n268_12),
    .I2(ff_write_9) 
);
defparam n271_s9.INIT=8'h90;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_9),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT3 n468_s7 (
    .F(n468_12),
    .I0(ff_write),
    .I1(n581_6),
    .I2(ff_do_refresh) 
);
defparam n468_s7.INIT=8'h3A;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT4 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer_12_9) 
);
defparam n314_s5.INIT=16'h0100;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT3 n346_s2 (
    .F(n346_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer_12_9) 
);
defparam n346_s2.INIT=8'h10;
  LUT4 n342_s2 (
    .F(n342_7),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer_12_9) 
);
defparam n342_s2.INIT=16'h1000;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT4 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[3]) 
);
defparam ff_write_s5.INIT=16'h8EE8;
  LUT4 n245_s5 (
    .F(n245_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n245_7) 
);
defparam n245_s5.INIT=16'h1000;
  LUT4 n544_s5 (
    .F(n544_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n544_s5.INIT=16'h1000;
  LUT4 n20_s2 (
    .F(n20_8),
    .I0(w_sdram_refresh),
    .I1(n10_4),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n20_s2.INIT=16'h0800;
  LUT4 n259_s10 (
    .F(n259_15),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n259_s10.INIT=16'h8000;
  LUT4 n262_s12 (
    .F(n262_17),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n268_12) 
);
defparam n262_s12.INIT=16'h0080;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(n387_3),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n10_4) 
);
defparam n463_s3.INIT=16'h5455;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(n383_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n10_4) 
);
defparam n390_s2.INIT=16'hABAA;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0004;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_4) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT4 n291_s1 (
    .F(n291_5),
    .I0(ff_main_timer_12_6),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n291_s1.INIT=16'h0100;
  LUT3 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(n245_9),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=8'hEF;
  LUT4 ff_main_timer_14_s6 (
    .F(ff_main_timer_14_13),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(n371_6) 
);
defparam ff_main_timer_14_s6.INIT=16'hFF7F;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n471_s7.INIT=8'h20;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s6.INIT=8'h20;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n917_s2.INIT=16'hDFFF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_8),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_9),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_13),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_14_s3 (
    .Q(ff_main_timer[14]),
    .D(n341_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_3) 
);
defparam ff_main_timer_14_s3.INIT=1'b1;
  DFFSE ff_main_timer_13_s3 (
    .Q(ff_main_timer[13]),
    .D(n342_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_3) 
);
defparam ff_main_timer_13_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n356_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n387_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_13),
    .SET(n390_6) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n105_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_state_5_8;
wire ff_count_14_7;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_7;
wire n133_6;
wire n102_93;
wire n102_94;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_sending_7;
wire n111_91;
wire ff_send_data_23_10;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire n111_93;
wire n103_93;
wire n119_88;
wire n135_8;
wire n108_84;
wire n104_94;
wire n138_8;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n132_9;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n172_4),
    .I1(n128_6),
    .I2(ff_count[10]),
    .I3(n128_7) 
);
defparam n128_s2.INIT=16'h0BB0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n172_4),
    .I1(n132_9),
    .I2(n128_6),
    .I3(n132_7) 
);
defparam n132_s2.INIT=16'h1F00;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(n172_4),
    .I1(n128_6),
    .I2(n133_6),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0BB0;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_9),
    .I1(n172_4),
    .I2(n135_8),
    .I3(n128_6) 
);
defparam n135_s2.INIT=16'hAE0F;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_93),
    .I1(n102_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n103_93),
    .I1(ff_state[4]),
    .I2(n102_93) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n105_s78 (
    .F(n105_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n104_91),
    .I3(ff_state[2]) 
);
defparam n105_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n103_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n103_93) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n132_9),
    .I1(n119_88),
    .I2(ff_count[4]),
    .I3(n128_6) 
);
defparam n119_s79.INIT=16'hAA3C;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(n128_6),
    .I1(n132_9),
    .I2(ff_count[2]),
    .I3(n121_86) 
);
defparam n121_s79.INIT=16'h0770;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n132_9),
    .I1(ff_count[1]),
    .I2(ff_count[0]),
    .I3(n128_6) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_send_data_23_9),
    .I3(n172_3) 
);
defparam ff_send_data_23_s3.INIT=16'hFF10;
  LUT4 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(ff_state[0]),
    .I1(ff_sending_7),
    .I2(n128_6),
    .I3(n172_3) 
);
defparam ff_sending_s3.INIT=16'hFF40;
  LUT4 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n128_6) 
);
defparam ff_led_s5.INIT=16'h4F00;
  LUT4 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n103_93),
    .I1(n172_4),
    .I2(n128_6),
    .I3(n172_3) 
);
defparam ff_count_12_s5.INIT=16'h5F1F;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_93),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n128_6),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_93),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_93) 
);
defparam n115_s80.INIT=8'h14;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n172_s1.INIT=16'h0100;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_93),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT2 n128_s3 (
    .F(n128_6),
    .I0(n111_93),
    .I1(n131_6) 
);
defparam n128_s3.INIT=4'h8;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_93) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_6) 
);
defparam n131_s4.INIT=8'h10;
  LUT3 n132_s4 (
    .F(n132_7),
    .I0(ff_count[5]),
    .I1(n133_6),
    .I2(ff_count[6]) 
);
defparam n132_s4.INIT=8'hB4;
  LUT4 n133_s3 (
    .F(n133_6),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(n121_86) 
);
defparam n133_s3.INIT=16'h0100;
  LUT4 n102_s81 (
    .F(n102_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n102_s81.INIT=16'h8000;
  LUT3 n102_s82 (
    .F(n102_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s82.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s79.INIT=4'h8;
  LUT3 n104_s80 (
    .F(n104_92),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n104_s80.INIT=8'h80;
  LUT2 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]) 
);
defparam n121_s80.INIT=4'h1;
  LUT3 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_send_data_23_10),
    .I1(n131_6),
    .I2(ff_send_data_23_11) 
);
defparam ff_send_data_23_s4.INIT=8'h80;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_91) 
);
defparam ff_sending_s4.INIT=16'h1000;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT3 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]) 
);
defparam ff_send_data_23_s5.INIT=8'h01;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_send_data_23_12),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam ff_send_data_23_s6.INIT=16'hA82A;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s7.INIT=16'h1000;
  LUT4 n111_s84 (
    .F(n111_93),
    .I0(n133_6),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n111_s84.INIT=16'h0002;
  LUT4 n103_s80 (
    .F(n103_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n104_91) 
);
defparam n103_s80.INIT=16'hFE00;
  LUT4 n119_s81 (
    .F(n119_88),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n119_s81.INIT=16'h0001;
  LUT4 n135_s4 (
    .F(n135_8),
    .I0(ff_count[2]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[3]) 
);
defparam n135_s4.INIT=16'h01FE;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n104_s81 (
    .F(n104_94),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s81.INIT=16'h0770;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(n111_93),
    .I1(n131_6),
    .I2(n172_4),
    .I3(ff_count[0]) 
);
defparam n138_s4.INIT=16'h00F7;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n132_s5 (
    .F(n132_9),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n132_s5.INIT=16'h1500;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_94),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  n28_4,
  n31_3,
  w_sending,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input n28_4;
input n31_3;
input w_sending;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n65_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n45_6;
wire n44_6;
wire n43_6;
wire n472_4;
wire n472_5;
wire n472_6;
wire n339_10;
wire n64_7;
wire n63_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n54_7;
wire n52_7;
wire n49_7;
wire n48_7;
wire n44_7;
wire n54_8;
wire n298_11;
wire n240_11;
wire n472_9;
wire n47_10;
wire n51_9;
wire n46_8;
wire ff_wr_11;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(n472_4),
    .I1(n472_5),
    .I2(n472_6),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF80;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT4 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(n472_5),
    .I1(n472_4),
    .I2(n472_6),
    .I3(ff_wr_11) 
);
defparam ff_wr_s3.INIT=16'h80FF;
  LUT4 n339_s4 (
    .F(n339_9),
    .I0(w_bus_valid),
    .I1(n339_10),
    .I2(w_pulse2),
    .I3(w_pulse1) 
);
defparam n339_s4.INIT=16'h00F2;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n65_s1 (
    .F(n65_6),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(n605_3),
    .I3(ff_counter[2]) 
);
defparam n65_s1.INIT=16'hFEF1;
  LUT3 n64_s1 (
    .F(n64_6),
    .I0(n605_3),
    .I1(ff_counter[3]),
    .I2(n64_7) 
);
defparam n64_s1.INIT=8'hBE;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT3 n61_s1 (
    .F(n61_6),
    .I0(n605_3),
    .I1(ff_counter[6]),
    .I2(n61_7) 
);
defparam n61_s1.INIT=8'hBE;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_7),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_7),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT3 n58_s1 (
    .F(n58_6),
    .I0(n605_3),
    .I1(ff_counter[9]),
    .I2(n58_7) 
);
defparam n58_s1.INIT=8'hBE;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(ff_counter[10]),
    .I2(n57_7) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT3 n55_s1 (
    .F(n55_6),
    .I0(n605_3),
    .I1(ff_counter[12]),
    .I2(n55_7) 
);
defparam n55_s1.INIT=8'hBE;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_7),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_7),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n54_7),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(ff_counter[16]),
    .I2(n51_9) 
);
defparam n51_s1.INIT=8'hBE;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(ff_counter[16]),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hFBF4;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(n54_7),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT3 n48_s1 (
    .F(n48_6),
    .I0(n605_3),
    .I1(ff_counter[19]),
    .I2(n48_7) 
);
defparam n48_s1.INIT=8'hBE;
  LUT3 n47_s1 (
    .F(n47_6),
    .I0(n605_3),
    .I1(ff_counter[20]),
    .I2(n47_10) 
);
defparam n47_s1.INIT=8'hBE;
  LUT4 n45_s1 (
    .F(n45_6),
    .I0(ff_counter[21]),
    .I1(n472_5),
    .I2(n605_3),
    .I3(ff_counter[22]) 
);
defparam n45_s1.INIT=16'hFBF4;
  LUT3 n44_s1 (
    .F(n44_6),
    .I0(n605_3),
    .I1(ff_counter[23]),
    .I2(n44_7) 
);
defparam n44_s1.INIT=8'hBE;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(ff_counter[23]),
    .I1(n44_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hFBF4;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[21]),
    .I1(ff_counter[22]),
    .I2(ff_counter[23]),
    .I3(ff_counter[24]) 
);
defparam n472_s1.INIT=16'h0001;
  LUT2 n472_s2 (
    .F(n472_5),
    .I0(n54_7),
    .I1(n472_9) 
);
defparam n472_s2.INIT=4'h8;
  LUT2 n472_s3 (
    .F(n472_6),
    .I0(ff_counter[25]),
    .I1(ff_on) 
);
defparam n472_s3.INIT=4'h4;
  LUT2 n339_s5 (
    .F(n339_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n339_s5.INIT=4'h9;
  LUT3 n64_s2 (
    .F(n64_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]) 
);
defparam n64_s2.INIT=8'h01;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(n63_7) 
);
defparam n61_s2.INIT=8'h10;
  LUT4 n60_s2 (
    .F(n60_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]),
    .I3(n63_7) 
);
defparam n60_s2.INIT=16'h0100;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n60_7) 
);
defparam n58_s2.INIT=8'h10;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]),
    .I3(n60_7) 
);
defparam n57_s2.INIT=16'h0100;
  LUT3 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(n57_7) 
);
defparam n55_s2.INIT=8'h10;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n54_8),
    .I3(n60_7) 
);
defparam n54_s2.INIT=16'h1000;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT4 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[15]),
    .I1(ff_counter[16]),
    .I2(ff_counter[17]),
    .I3(n52_7) 
);
defparam n49_s2.INIT=16'h0100;
  LUT3 n48_s2 (
    .F(n48_7),
    .I0(ff_counter[18]),
    .I1(n54_7),
    .I2(n49_7) 
);
defparam n48_s2.INIT=8'h40;
  LUT4 n44_s2 (
    .F(n44_7),
    .I0(ff_counter[21]),
    .I1(ff_counter[22]),
    .I2(n54_7),
    .I3(n472_9) 
);
defparam n44_s2.INIT=16'h1000;
  LUT4 n54_s3 (
    .F(n54_8),
    .I0(ff_counter[9]),
    .I1(ff_counter[10]),
    .I2(ff_counter[11]),
    .I3(ff_counter[12]) 
);
defparam n54_s3.INIT=16'h0001;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n472_s5 (
    .F(n472_9),
    .I0(ff_counter[20]),
    .I1(n49_7),
    .I2(ff_counter[18]),
    .I3(ff_counter[19]) 
);
defparam n472_s5.INIT=16'h0004;
  LUT4 n47_s4 (
    .F(n47_10),
    .I0(n54_7),
    .I1(n49_7),
    .I2(ff_counter[18]),
    .I3(ff_counter[19]) 
);
defparam n47_s4.INIT=16'h0008;
  LUT4 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(n54_7),
    .I2(ff_counter[13]),
    .I3(ff_counter[14]) 
);
defparam n51_s3.INIT=16'h0004;
  LUT4 n46_s2 (
    .F(n46_8),
    .I0(n605_3),
    .I1(n54_7),
    .I2(n472_9),
    .I3(ff_counter[21]) 
);
defparam n46_s2.INIT=16'hBFEA;
  LUT4 ff_wr_s5 (
    .F(ff_wr_11),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_sending) 
);
defparam ff_wr_s5.INIT=16'h0100;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(n472_5),
    .I1(n472_4),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFF70;
  LUT4 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(n472_4),
    .I3(n472_5) 
);
defparam ff_counter_24_s4.INIT=16'hEFFF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_sending(w_sending),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
