# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model bm_dag7_mod
.inputs clock reset_n a_in[0] a_in[1] b_in[0] b_in[1] c_in d_in
.outputs out0[0] out0[1] out1
.subckt $and A=a_in[0] B=b_in[0] Y=b_in_$and_B_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $and A=a_in[1] B=b_in[1] Y=b_in_$and_B_1_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.subckt $or A=c_in B=d_in Y=d_in_$or_B_Y
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000001
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000001
.param Y_WIDTH 00000000000000000000000000000001
.names b_in_$and_B_Y out0[0]
1 1
.names b_in_$and_B_1_Y out0[1]
1 1
.names d_in_$or_B_Y out1
1 1
.end
