

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Documenter &mdash; TerosHDL 0.1.4 documentation</title>
  

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />

  
  
    <link rel="shortcut icon" href="../_static/logo.ico"/>
  
  
  

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/language_data.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    
    <link rel="author" title="About these documents" href="../about.html" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Verilog/SV beta schematic viewer" href="schematic_viewer.html" />
    <link rel="prev" title="Template generator" href="template_generator.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: #ffffff" >
          

          
            <a href="../index.html">
          

          
            
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">About</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../about.html">What is TerosHDL?</a></li>
<li class="toctree-l1"><a class="reference internal" href="../installing.html">Installing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../testimonials.html">Testimonials</a></li>
<li class="toctree-l1"><a class="reference internal" href="../team.html">Team</a></li>
<li class="toctree-l1"><a class="reference internal" href="../contact.html">Contact</a></li>
<li class="toctree-l1"><a class="reference internal" href="../donate.html">Donate</a></li>
</ul>
<p class="caption"><span class="caption-text">Configuration</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../configuration/general.html">General settings</a></li>
<li class="toctree-l1"><a class="reference internal" href="../configuration/linters.html">Linters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../configuration/documenter.html">Documenter</a></li>
</ul>
<p class="caption"><span class="caption-text">Features</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="go_to_definition.html">Go to definition</a></li>
<li class="toctree-l1"><a class="reference internal" href="hover_evaluate.html">Hover &amp; evaluate</a></li>
<li class="toctree-l1"><a class="reference internal" href="template_generator.html">Template generator</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Documenter</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#features">Features</a></li>
<li class="toctree-l2"><a class="reference internal" href="#special-comment-symbols">Special comment symbols</a></li>
<li class="toctree-l2"><a class="reference internal" href="#documenting-files">Documenting files</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#wavedrom">Wavedrom</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bitfield">Bitfield</a></li>
<li class="toctree-l3"><a class="reference internal" href="#doxygen-support">Doxygen support</a></li>
<li class="toctree-l3"><a class="reference internal" href="#virtual-buses">Virtual Buses</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#usage-instructions">Usage instructions</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="schematic_viewer.html">Verilog/SV beta schematic viewer</a></li>
<li class="toctree-l1"><a class="reference internal" href="error_checking.html">Errors checking</a></li>
<li class="toctree-l1"><a class="reference internal" href="style_checking.html">Style checking</a></li>
<li class="toctree-l1"><a class="reference internal" href="formatting.html">Code formatting</a></li>
<li class="toctree-l1"><a class="reference internal" href="stm_viewer.html">State machine viewer</a></li>
<li class="toctree-l1"><a class="reference internal" href="stm_designer.html">State machine designer</a></li>
<li class="toctree-l1"><a class="reference internal" href="dependencies_viewer.html">Dependencies viewer</a></li>
<li class="toctree-l1"><a class="reference internal" href="project_manager.html">Project manager</a></li>
<li class="toctree-l1"><a class="reference internal" href="code_snippets.html">Code snippets and grammar</a></li>
</ul>
<p class="caption"><span class="caption-text">Appendix</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../troubleshooting.html">Troubleshooting</a></li>
<li class="toctree-l1"><a class="reference internal" href="../similar_projects.html">Similar projects</a></li>
<li class="toctree-l1"><a class="reference internal" href="../thanks_to.html">Thanks to</a></li>
<li class="toctree-l1"><a class="reference internal" href="../future_work.html">Future work</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">TerosHDL</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          
            

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>Documenter</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            
              <a href="https://github.com/TerosTechnology/terosHDLdoc/blob/main/doc/features/documenter.rst" class="fa fa-github"> Edit on GitHub</a>
            
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="documenter">
<span id="id1"></span><h1>Documenter<a class="headerlink" href="#documenter" title="Permalink to this headline">¶</a></h1>
<div class="section" id="features">
<h2>Features<a class="headerlink" href="#features" title="Permalink to this headline">¶</a></h2>
<p>The supported elements of the languages are represented in the following table:</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 41%" />
<col style="width: 33%" />
<col style="width: 25%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Element</p></th>
<th class="head"><p>Verilog/SV</p></th>
<th class="head"><p>VHDL</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>FSM</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>Diagram</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>Description</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>Ports</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>Parameters/Generics</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>Constants</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>Typedef/Type</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>Signals</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>Always/process</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>Instantiations</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
</tbody>
</table>
<p>Some elements can be avoided in documentation, or documented only if a comment hs been added.</p>
</div>
<div class="section" id="special-comment-symbols">
<h2>Special comment symbols<a class="headerlink" href="#special-comment-symbols" title="Permalink to this headline">¶</a></h2>
<p>A special symbol can be configured to identify the coments to be extracted
from the HDL file. The special symbol must follow the comment characters of
the language that is being used. By default the special character is <code class="docutils literal notranslate"><span class="pre">!</span></code></p>
<p>The comments support MarkDown so it can be used to add some style
to the documentation (links, tables,etc).</p>
<p>Example:</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">--! This is a description</span>
<span class="c1">--! of the entity.</span>
<span class="k">entity</span> <span class="nc">counter</span> <span class="k">is</span>
<span class="k">port</span> <span class="p">(</span>
    <span class="n">clk</span><span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span> <span class="c1">--! Clock comment</span>
    <span class="n">out_data</span><span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span> <span class="c1">--! Description **port comment**</span>
<span class="p">);</span>
<span class="k">end</span> <span class="nc">counter</span><span class="p">;</span>
</pre></div>
</div>
<p>Go to the <a class="reference internal" href="../configuration/documenter.html"><span class="doc">documenter configuration section</span></a> for more information.</p>
</div>
<div class="section" id="documenting-files">
<h2>Documenting files<a class="headerlink" href="#documenting-files" title="Permalink to this headline">¶</a></h2>
<p><strong>General rules:</strong></p>
<ul class="simple">
<li><p>The comments without the special character will not be part of the generated documentation.</p></li>
<li><p>The description text and Wavedrom &amp; bitfield diagrams must be described before the module declaration.</p></li>
<li><p>Multiline comments are allowed in the lines above a declaration.</p></li>
<li><p>If there are multilines and inline comments. Inline comments have priority.</p></li>
<li><p>MarkDown are allowed inside the comments. MarkDown tables, links, label or html coded embedded in the comments will be processed by the documenter.</p></li>
</ul>
<img alt="../_images/documenting_files.png" src="../_images/documenting_files.png" />
<div class="section" id="wavedrom">
<h3>Wavedrom<a class="headerlink" href="#wavedrom" title="Permalink to this headline">¶</a></h3>
<p>TerosHDL supports WaveJSON format in the module description.
The format describes digital timing diagrams.
You can learn more about it in the <a class="reference external" href="https://wavedrom.com/tutorial.html">wavedrom tutorial</a>.</p>
<img alt="../_images/wavedrom_example.png" src="../_images/wavedrom_example.png" />
</div>
<div class="section" id="bitfield">
<h3>Bitfield<a class="headerlink" href="#bitfield" title="Permalink to this headline">¶</a></h3>
<p>TerosHDL can also parse data descriptions in the same way that wavedrom.
You can learn more about <a class="reference external" href="https://observablehq.com/collection/&#64;drom/bitfield">bitfield</a>.</p>
<img alt="../_images/bitfield_example.png" src="../_images/bitfield_example.png" />
</div>
<div class="section" id="doxygen-support">
<h3>Doxygen support<a class="headerlink" href="#doxygen-support" title="Permalink to this headline">¶</a></h3>
<p>Doxygen commands are parsed by the documenter.
Example:</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">--! @title Video Core</span>
<span class="c1">--! @file example_11.vhd</span>
<span class="c1">--! @author el3ctrician (elbadriahmad@gmail.com)</span>
<span class="c1">--! @version 0.1</span>
<span class="c1">--! @date 2020-07-10</span>
<span class="c1">--!</span>
<span class="c1">--! @copyright  Copyright (c) 2021 by TerosHDL</span>
<span class="c1">--!              GNU Public License</span>
<span class="c1">--!  This program is free software: you can redistribute it and/or modify</span>
<span class="c1">--!  it under the terms of the GNU General Public License as published by</span>
<span class="c1">--!  the Free Software Foundation, either version 3 of the License, or</span>
<span class="c1">--!  (at your option) any later version.</span>
<span class="c1">--!  This program is distributed in the hope that it will be useful,</span>
<span class="c1">--!  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="c1">--!  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="c1">--!  GNU General Public License for more details.</span>
<span class="c1">--!  You should have received a copy of the GNU General Public License</span>
<span class="c1">--!  along with this program.  If not, see &lt;https://www.gnu.org/licenses/&gt;</span>
<span class="c1">--!</span>
<span class="c1">--! @brief Some description can be added here</span>
<span class="c1">--! also in multi-lines</span>
<span class="c1">--! @details Another description can be added here</span>
<span class="c1">--! And more core description can be added here</span>

<span class="k">entity</span> <span class="nc">video_core</span> <span class="k">is</span>
  <span class="k">port</span> <span class="p">(</span>
    <span class="c1">--! core clock, 100 Mhz</span>
    <span class="n">clk</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="c1">--! asynchronous active low reset</span>
    <span class="n">reset_n</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="c1">--! @virtualbus axi_lite_config an AXI4-Lite interface to write core registers</span>
    <span class="n">s_axi_awaddr</span>  <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">AXI_LITE_ADDR_WIDTH</span> <span class="o">-</span> <span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">s_axi_awprot</span>  <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">2</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">s_axi_awvalid</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">s_axi_awready</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">s_axi_wdata</span>   <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">AXI_LITE_DATA_WIDTH</span> <span class="o">-</span> <span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">s_axi_wstrb</span>   <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic_vector</span><span class="p">((</span><span class="n">AXI_LITE_DATA_WIDTH</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">s_axi_wvalid</span>  <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">s_axi_wready</span>  <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">s_axi_bresp</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">s_axi_bvalid</span>  <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">s_axi_bready</span>  <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">s_axi_araddr</span>  <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">AXI_LITE_ADDR_WIDTH</span> <span class="o">-</span> <span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">s_axi_arprot</span>  <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">2</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">s_axi_arvalid</span> <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">s_axi_arready</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">s_axi_rdata</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">AXI_LITE_DATA_WIDTH</span> <span class="o">-</span> <span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">s_axi_rresp</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">s_axi_rvalid</span>  <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="n">s_axi_rready</span>  <span class="o">:</span> <span class="k">in</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="c1">--! @end</span>

    <span class="c1">--! @virtualbus video_in_axi_stream @dir in a slave axi stream interface for video in</span>
    <span class="c1">--!</span>
    <span class="c1">--! axis data bus, transfers two pixels per clock with pixel width of 12 bits in mono color</span>
    <span class="n">video_in_tdata</span>  <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">23</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="c1">--! axis last, used to indicate the end of packet which in video context refer to line</span>
    <span class="n">video_in_tlast</span>  <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
    <span class="c1">--! axis user, usually is user defined but in video context it marks the start of a frame</span>
    <span class="n">video_in_tuser</span>  <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">0</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="c1">--! axis valid handshake signal</span>
    <span class="n">video_in_tvalid</span> <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
    <span class="c1">--! axis ready handshake signal</span>
    <span class="n">video_in_tready</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>

    <span class="c1">--! @virtualbus video_out_axi_stream @dir out @keepports a master axi stream interface for video out</span>
    <span class="c1">--!</span>
    <span class="c1">--! axis data bus, transfers two pixels per clock with pixel width of 10 bits in mono color</span>
    <span class="n">video_out_tdata</span>  <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">23</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="c1">--! axis last, used to indicate the end of packet which in video context refer to line</span>
    <span class="n">video_out_tlast</span>  <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="c1">--! axis user, usually is user defined but in video context it marks the start of a frame</span>
    <span class="n">video_out_tuser</span>  <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">0</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="c1">--! axis valid handshake signal</span>
    <span class="n">video_out_tvalid</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="c1">--! axis ready handshake signal</span>
    <span class="n">video_out_tready</span> <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
    <span class="c1">--! @end</span>

    <span class="c1">--! data out signal, read data from memory</span>
    <span class="n">mem_dout</span> <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">LUT_WORD_SIZE</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="c1">--! memory address to enable read</span>
    <span class="n">mem_addr</span> <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">LUT_ADDR_SIZE</span><span class="o">-</span><span class="mi">1</span>  <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span>
  <span class="p">);</span>
<span class="k">end</span> <span class="nc">video_core</span><span class="p">;</span>
</pre></div>
</div>
<p>And the result:</p>
<img alt="../_images/doxygen_commands.png" src="../_images/doxygen_commands.png" />
<p>Doxygen commands can be provided both with <code class="docutils literal notranslate"><span class="pre">&#64;</span></code> or with <code class="docutils literal notranslate"><span class="pre">\</span></code> prefix. The list of the currently supported commands is down here:</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 12%" />
<col style="width: 35%" />
<col style="width: 54%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Command</p></th>
<th class="head"><p>Behavior</p></th>
<th class="head"><p>Notes</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">&#64;title</span></code></p></td>
<td><p>changes the generated documentation page title</p></td>
<td><p>Single line command, if not provided defaults to : Entity &lt;entity_name&gt;</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">&#64;file</span></code></p></td>
<td><p>Adds an entry for the file name</p></td>
<td><p>Single line command</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">&#64;author</span></code></p></td>
<td><p>Adds an entry for the author name</p></td>
<td><p>Single line command</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">&#64;version</span></code></p></td>
<td><p>Adds an entry for the code version</p></td>
<td><p>Single line command</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">&#64;date</span></code></p></td>
<td><p>Adds an entry for the file date</p></td>
<td><p>Single line command</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">&#64;copyright</span></code></p></td>
<td><p>Adds a copyright statements</p></td>
<td><p>multi-line, ends on the first empty line</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">&#64;brief</span></code></p></td>
<td><p>appends the following text to the description</p></td>
<td><p>Stripped from text, following text is located in the description section</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">&#64;details</span></code></p></td>
<td><p>appends the following text to the description</p></td>
<td><p>Stripped from text, following text is located in the description section</p></td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="virtual-buses">
<h3>Virtual Buses<a class="headerlink" href="#virtual-buses" title="Permalink to this headline">¶</a></h3>
<p>It’s possible to combine ports into virtual buses to simplify the diagram and the ports table.</p>
<p>All the ports between the lines: <code class="docutils literal notranslate"><span class="pre">--!</span> <span class="pre">&#64;virtualbus</span></code> and <code class="docutils literal notranslate"><span class="pre">--!</span> <span class="pre">&#64;end</span></code> will be grouped in the diagram and the ports table</p>
<p>Syntax arguments: <code class="docutils literal notranslate"><span class="pre">--!</span> <span class="pre">&#64;virtualbus</span> <span class="pre">[name_of_interface]</span>&#160; <span class="pre">&#64;dir</span> <span class="pre">[in/out]</span> <span class="pre">&#64;keepports</span>&#160; <span class="pre">[description]</span></code></p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">&#64;dir</span></code> selects to virtualbus direction, possible values <code class="docutils literal notranslate"><span class="pre">in/out</span></code>. Default is <code class="docutils literal notranslate"><span class="pre">in</span></code>.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">&#64;keepports</span></code> keeps the description of the ports in the table instead of group together in a bus. If not provided, ports are stripped from the diagram and the table</p></li>
</ul>
<img alt="../_images/group_ports.png" src="../_images/group_ports.png" />
</div>
</div>
<div class="section" id="usage-instructions">
<h2>Usage instructions<a class="headerlink" href="#usage-instructions" title="Permalink to this headline">¶</a></h2>
<ol class="arabic simple">
<li><p>Open a VHDL/Verilog file and click the documenter button.</p></li>
</ol>
<img alt="../_images/sample_documenter_select.png" src="../_images/sample_documenter_select.png" />
<ol class="arabic simple" start="2">
<li><p>TerosHDL will open a preview of the generated documentation.</p></li>
</ol>
<img alt="../_images/sample_documenter_viewer.png" src="../_images/sample_documenter_viewer.png" />
<ol class="arabic simple" start="3">
<li><p>Select what to show and the verbosity of the documentation. It is possible to document everything, just the elements that are being comented or nothing for each documentation section available.</p></li>
<li><p>Export the generated documentation to PDF, MarkDown, HTML or SVG diagrams.</p></li>
<li><p>Every time the file is edited and saved, the preview will update the documentation automatically.</p></li>
</ol>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="schematic_viewer.html" class="btn btn-neutral float-right" title="Verilog/SV beta schematic viewer" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="template_generator.html" class="btn btn-neutral float-left" title="Template generator" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        
        &copy; Copyright 2021, Ismael Perez Rojo, Carlos Alberto Ruiz Naranjo, Alfredo Saez

    </p>
  </div>
    
    
    
    Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/buildthedocs/sphinx.theme">theme</a>
    
    provided by <a href="https://buildthedocs.github.io">Build the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
    <!-- Theme Analytics -->
    <script>
    (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
    })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

    ga('create', 'UA-140380699-2', 'auto');
    ga('send', 'pageview');
    </script>

    
   

</body>
</html>