{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525163913397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525163913402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 01 03:38:33 2018 " "Processing started: Tue May 01 03:38:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525163913402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525163913402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525163913402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1525163913926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file score_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_handler " "Found entity 1: score_handler" {  } { { "score_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/score_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverlut.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoverlut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverlut " "Found entity 1: gameoverlut" {  } { { "gameoverlut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/gameoverlut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hexdriver.sv(25) " "Verilog HDL warning at hexdriver.sv(25): extended using \"x\" or \"z\"" {  } { { "hexdriver.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/hexdriver.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1525163923502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/hexdriver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 4 4 " "Found 4 design units, including 4 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sin_lut " "Found entity 1: sin_lut" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923507 ""} { "Info" "ISGN_ENTITY_NAME" "2 cos_lut " "Found entity 2: cos_lut" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923507 ""} { "Info" "ISGN_ENTITY_NAME" "3 wgt_mean " "Found entity 3: wgt_mean" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923507 ""} { "Info" "ISGN_ENTITY_NAME" "4 ray_lut " "Found entity 4: ray_lut" {  } { { "lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ang_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file ang_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ang_lut " "Found entity 1: ang_lut" {  } { { "ang_lut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ang_lut.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Count count ps2_mouse_controller.sv(16) " "Verilog HDL Declaration information at ps2_mouse_controller.sv(16): object \"Count\" differs only in case from object \"count\" in the same scope" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525163923513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Count_n count_n ps2_mouse_controller.sv(16) " "Verilog HDL Declaration information at ps2_mouse_controller.sv(16): object \"Count_n\" differs only in case from object \"count_n\" in the same scope" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1525163923513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_mouse_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse_controller " "Found entity 1: ps2_mouse_controller" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/altera/15.0/Programs/385FinalProject/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_top_level " "Found entity 1: final_top_level" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector.sv 6 6 " "Found 6 design units, including 6 entities, in source file vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_vector " "Found entity 1: add_vector" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923523 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_vector " "Found entity 2: sub_vector" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923523 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_real " "Found entity 3: mult_real" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923523 ""} { "Info" "ISGN_ENTITY_NAME" "4 dot_product_scale " "Found entity 4: dot_product_scale" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923523 ""} { "Info" "ISGN_ENTITY_NAME" "5 sqrt_real_32 " "Found entity 5: sqrt_real_32" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923523 ""} { "Info" "ISGN_ENTITY_NAME" "6 sqrt_real " "Found entity 6: sqrt_real" {  } { { "vector.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 3 3 " "Found 3 design units, including 3 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923525 ""} { "Info" "ISGN_ENTITY_NAME" "2 color_shrink " "Found entity 2: color_shrink" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923525 ""} { "Info" "ISGN_ENTITY_NAME" "3 color_expand " "Found entity 3: color_expand" {  } { { "frame_buffer.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923527 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sphere_reg.sv(101) " "Verilog HDL information at sphere_reg.sv(101): always construct contains both blocking and non-blocking assignments" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525163923528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sphere_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sphere_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sphere_reg_4 " "Found entity 1: sphere_reg_4" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeupdate.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeupdate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 increment_write " "Found entity 1: increment_write" {  } { { "WriteUpdate.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/WriteUpdate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/color_mapper.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/testbench.sv 2 2 " "Found 2 design units, including 2 entities, in source file output_files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "output_files/testbench.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923535 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_testbench " "Found entity 2: random_testbench" {  } { { "output_files/testbench.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/testbench.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 17 17 " "Found 17 design units, including 17 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_lut " "Found entity 1: rand_lut" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "2 random_0 " "Found entity 2: random_0" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "3 random_1 " "Found entity 3: random_1" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "4 random_2 " "Found entity 4: random_2" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "5 random_3 " "Found entity 5: random_3" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "6 random_4 " "Found entity 6: random_4" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "7 random_5 " "Found entity 7: random_5" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "8 random_6 " "Found entity 8: random_6" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "9 random_7 " "Found entity 9: random_7" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "10 random_8 " "Found entity 10: random_8" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "11 random_9 " "Found entity 11: random_9" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "12 random_10 " "Found entity 12: random_10" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "13 random_11 " "Found entity 13: random_11" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "14 random_12 " "Found entity 14: random_12" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "15 random_13 " "Found entity 15: random_13" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "16 random_14 " "Found entity 16: random_14" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""} { "Info" "ISGN_ENTITY_NAME" "17 random_15 " "Found entity 17: random_15" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hit_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit_detection " "Found entity 1: hit_detection" {  } { { "hit_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/hit_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923541 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_handler.sv(39) " "Verilog HDL information at input_handler.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525163923543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/input_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/input_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pauselut.sv 1 1 " "Found 1 design units, including 1 entities, in source file pauselut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pauselut " "Found entity 1: pauselut" {  } { { "pauselut.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/pauselut.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163923546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163923546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_top_level " "Elaborating entity \"final_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525163923701 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..3\] final_top_level.sv(12) " "Output port \"LEDG\[7..3\]\" at final_top_level.sv(12) has no driver" {  } { { "final_top_level.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525163923713 "|final_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver hexdriver:hd0 " "Elaborating entity \"hexdriver\" for hierarchy \"hexdriver:hd0\"" {  } { { "final_top_level.sv" "hd0" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sphere_reg_4 sphere_reg_4:sph4 " "Elaborating entity \"sphere_reg_4\" for hierarchy \"sphere_reg_4:sph4\"" {  } { { "final_top_level.sv" "sph4" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923761 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "difficulty sphere_reg.sv(101) " "Verilog HDL Always Construct warning at sphere_reg.sv(101): inferring latch(es) for variable \"difficulty\", which holds its previous value in one or more paths through the always construct" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[0\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[0\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[1\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[1\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[2\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[2\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[3\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[3\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[4\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[4\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[5\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[5\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[6\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[6\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[7\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[7\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[8\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[8\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[9\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[9\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[10\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[10\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "difficulty\[11\] sphere_reg.sv(110) " "Inferred latch for \"difficulty\[11\]\" at sphere_reg.sv(110)" {  } { { "sphere_reg.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163923783 "|final_top_level|sphere_reg_4:sph4"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923783 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923783 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923783 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "acc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"acc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923783 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "velacc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"velacc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923783 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "posvelacc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"posvelacc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923783 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923784 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923784 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col_n " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col_n\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923784 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923784 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pos_reset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pos_reset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923784 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923784 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vel_reset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vel_reset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923784 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "col_rand " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"col_rand\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1525163923784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_vector sphere_reg_4:sph4\|add_vector:va0 " "Elaborating entity \"add_vector\" for hierarchy \"sphere_reg_4:sph4\|add_vector:va0\"" {  } { { "sphere_reg.sv" "va0" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_lut sphere_reg_4:sph4\|rand_lut:rl " "Elaborating entity \"rand_lut\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\"" {  } { { "sphere_reg.sv" "rl" { Text "C:/altera/15.0/Programs/385FinalProject/sphere_reg.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923788 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(25) " "Verilog HDL or VHDL warning at the random.sv(25): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 25 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923790 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(26) " "Verilog HDL or VHDL warning at the random.sv(26): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 26 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923790 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(27) " "Verilog HDL or VHDL warning at the random.sv(27): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 27 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923790 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(28) " "Verilog HDL or VHDL warning at the random.sv(28): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 28 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923790 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(29) " "Verilog HDL or VHDL warning at the random.sv(29): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 29 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923790 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(30) " "Verilog HDL or VHDL warning at the random.sv(30): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 30 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923790 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(31) " "Verilog HDL or VHDL warning at the random.sv(31): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 31 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923790 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(32) " "Verilog HDL or VHDL warning at the random.sv(32): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 32 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923790 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(33) " "Verilog HDL or VHDL warning at the random.sv(33): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 33 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923790 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(34) " "Verilog HDL or VHDL warning at the random.sv(34): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 34 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923791 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(35) " "Verilog HDL or VHDL warning at the random.sv(35): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 35 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923791 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(36) " "Verilog HDL or VHDL warning at the random.sv(36): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 36 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923791 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(37) " "Verilog HDL or VHDL warning at the random.sv(37): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 37 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923791 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(38) " "Verilog HDL or VHDL warning at the random.sv(38): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 38 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923791 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "random.sv(39) " "Verilog HDL or VHDL warning at the random.sv(39): index expression is not wide enough to address all of the elements in the array" {  } { { "random.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 39 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1525163923791 "|final_top_level|sphere_reg_4:sph4|rand_lut:rl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_0 sphere_reg_4:sph4\|rand_lut:rl\|random_0:r0 " "Elaborating entity \"random_0\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_0:r0\"" {  } { { "random.sv" "r0" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_1 sphere_reg_4:sph4\|rand_lut:rl\|random_1:r1 " "Elaborating entity \"random_1\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_1:r1\"" {  } { { "random.sv" "r1" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_2 sphere_reg_4:sph4\|rand_lut:rl\|random_2:r2 " "Elaborating entity \"random_2\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_2:r2\"" {  } { { "random.sv" "r2" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_3 sphere_reg_4:sph4\|rand_lut:rl\|random_3:r3 " "Elaborating entity \"random_3\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_3:r3\"" {  } { { "random.sv" "r3" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_4 sphere_reg_4:sph4\|rand_lut:rl\|random_4:r4 " "Elaborating entity \"random_4\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_4:r4\"" {  } { { "random.sv" "r4" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_5 sphere_reg_4:sph4\|rand_lut:rl\|random_5:r5 " "Elaborating entity \"random_5\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_5:r5\"" {  } { { "random.sv" "r5" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_6 sphere_reg_4:sph4\|rand_lut:rl\|random_6:r6 " "Elaborating entity \"random_6\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_6:r6\"" {  } { { "random.sv" "r6" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_7 sphere_reg_4:sph4\|rand_lut:rl\|random_7:r7 " "Elaborating entity \"random_7\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_7:r7\"" {  } { { "random.sv" "r7" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_8 sphere_reg_4:sph4\|rand_lut:rl\|random_8:r8 " "Elaborating entity \"random_8\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_8:r8\"" {  } { { "random.sv" "r8" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_9 sphere_reg_4:sph4\|rand_lut:rl\|random_9:r9 " "Elaborating entity \"random_9\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_9:r9\"" {  } { { "random.sv" "r9" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_10 sphere_reg_4:sph4\|rand_lut:rl\|random_10:r10 " "Elaborating entity \"random_10\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_10:r10\"" {  } { { "random.sv" "r10" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_11 sphere_reg_4:sph4\|rand_lut:rl\|random_11:r11 " "Elaborating entity \"random_11\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_11:r11\"" {  } { { "random.sv" "r11" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_12 sphere_reg_4:sph4\|rand_lut:rl\|random_12:r12 " "Elaborating entity \"random_12\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_12:r12\"" {  } { { "random.sv" "r12" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_13 sphere_reg_4:sph4\|rand_lut:rl\|random_13:r13 " "Elaborating entity \"random_13\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_13:r13\"" {  } { { "random.sv" "r13" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_14 sphere_reg_4:sph4\|rand_lut:rl\|random_14:r14 " "Elaborating entity \"random_14\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_14:r14\"" {  } { { "random.sv" "r14" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_15 sphere_reg_4:sph4\|rand_lut:rl\|random_15:r15 " "Elaborating entity \"random_15\" for hierarchy \"sphere_reg_4:sph4\|rand_lut:rl\|random_15:r15\"" {  } { { "random.sv" "r15" { Text "C:/altera/15.0/Programs/385FinalProject/random.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:colmap " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:colmap\"" {  } { { "final_top_level.sv" "colmap" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pauselut color_mapper:colmap\|pauselut:pl " "Elaborating entity \"pauselut\" for hierarchy \"color_mapper:colmap\|pauselut:pl\"" {  } { { "color_mapper.sv" "pl" { Text "C:/altera/15.0/Programs/385FinalProject/color_mapper.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoverlut color_mapper:colmap\|gameoverlut:gol " "Elaborating entity \"gameoverlut\" for hierarchy \"color_mapper:colmap\|gameoverlut:gol\"" {  } { { "color_mapper.sv" "gol" { Text "C:/altera/15.0/Programs/385FinalProject/color_mapper.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:cd " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:cd\"" {  } { { "final_top_level.sv" "cd" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923853 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rad collision_detection.sv(25) " "Verilog HDL or VHDL warning at collision_detection.sv(25): object \"rad\" assigned a value but never read" {  } { { "collision_detection.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525163923856 "|final_top_level|collision_detection:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_product_scale collision_detection:cd\|dot_product_scale:vdxc " "Elaborating entity \"dot_product_scale\" for hierarchy \"collision_detection:cd\|dot_product_scale:vdxc\"" {  } { { "collision_detection.sv" "vdxc" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_real collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x " "Elaborating entity \"mult_real\" for hierarchy \"collision_detection:cd\|dot_product_scale:vdxc\|mult_real:x\"" {  } { { "vector.sv" "x" { Text "C:/altera/15.0/Programs/385FinalProject/vector.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_real collision_detection:cd\|sqrt_real:rbsqrt " "Elaborating entity \"sqrt_real\" for hierarchy \"collision_detection:cd\|sqrt_real:rbsqrt\"" {  } { { "collision_detection.sv" "rbsqrt" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt_real_32 collision_detection:cd\|sqrt_real_32:sqrtsmall " "Elaborating entity \"sqrt_real_32\" for hierarchy \"collision_detection:cd\|sqrt_real_32:sqrtsmall\"" {  } { { "collision_detection.sv" "sqrtsmall" { Text "C:/altera/15.0/Programs/385FinalProject/collision_detection.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga\"" {  } { { "final_top_level.sv" "vga" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer frame_buffer:fb " "Elaborating entity \"frame_buffer\" for hierarchy \"frame_buffer:fb\"" {  } { { "final_top_level.sv" "fb" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_shrink frame_buffer:fb\|color_shrink:shrink " "Elaborating entity \"color_shrink\" for hierarchy \"frame_buffer:fb\|color_shrink:shrink\"" {  } { { "frame_buffer.sv" "shrink" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_expand frame_buffer:fb\|color_expand:expand " "Elaborating entity \"color_expand\" for hierarchy \"frame_buffer:fb\|color_expand:expand\"" {  } { { "frame_buffer.sv" "expand" { Text "C:/altera/15.0/Programs/385FinalProject/frame_buffer.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_write increment_write:iw " "Elaborating entity \"increment_write\" for hierarchy \"increment_write:iw\"" {  } { { "final_top_level.sv" "iw" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ang_lut ang_lut:al " "Elaborating entity \"ang_lut\" for hierarchy \"ang_lut:al\"" {  } { { "final_top_level.sv" "al" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ray_lut ray_lut:rl " "Elaborating entity \"ray_lut\" for hierarchy \"ray_lut:rl\"" {  } { { "final_top_level.sv" "rl" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin_lut ray_lut:rl\|sin_lut:s0 " "Elaborating entity \"sin_lut\" for hierarchy \"ray_lut:rl\|sin_lut:s0\"" {  } { { "lut.sv" "s0" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cos_lut ray_lut:rl\|cos_lut:c0 " "Elaborating entity \"cos_lut\" for hierarchy \"ray_lut:rl\|cos_lut:c0\"" {  } { { "lut.sv" "c0" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wgt_mean ray_lut:rl\|wgt_mean:wm0 " "Elaborating entity \"wgt_mean\" for hierarchy \"ray_lut:rl\|wgt_mean:wm0\"" {  } { { "lut.sv" "wm0" { Text "C:/altera/15.0/Programs/385FinalProject/lut.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "final_top_level.sv" "vga_clk_instance" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "C:/altera/15.0/Programs/385FinalProject/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "C:/altera/15.0/Programs/385FinalProject/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525163923966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163923969 ""}  } { { "vga_clk.v" "" { Text "C:/altera/15.0/Programs/385FinalProject/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525163923969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll1 " "Found entity 1: vga_clk_altpll1" {  } { { "db/vga_clk_altpll1.v" "" { Text "C:/altera/15.0/Programs/385FinalProject/db/vga_clk_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525163924015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525163924015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll1 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated " "Elaborating entity \"vga_clk_altpll1\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163924016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_detection hit_detection:hd " "Elaborating entity \"hit_detection\" for hierarchy \"hit_detection:hd\"" {  } { { "final_top_level.sv" "hd" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163924019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_handler score_handler:sh " "Elaborating entity \"score_handler\" for hierarchy \"score_handler:sh\"" {  } { { "final_top_level.sv" "sh" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163924020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse_controller ps2_mouse_controller:ps2m " "Elaborating entity \"ps2_mouse_controller\" for hierarchy \"ps2_mouse_controller:ps2m\"" {  } { { "final_top_level.sv" "ps2m" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163924022 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_Sign ps2_mouse_controller.sv(21) " "Verilog HDL or VHDL warning at ps2_mouse_controller.sv(21): object \"Y_Sign\" assigned a value but never read" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525163924024 "|final_top_level|ps2_mouse_controller:ps2m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X_Sign ps2_mouse_controller.sv(21) " "Verilog HDL or VHDL warning at ps2_mouse_controller.sv(21): object \"X_Sign\" assigned a value but never read" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525163924024 "|final_top_level|ps2_mouse_controller:ps2m"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mouse3 ps2_mouse_controller.sv(22) " "Verilog HDL or VHDL warning at ps2_mouse_controller.sv(22): object \"Mouse3\" assigned a value but never read" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525163924024 "|final_top_level|ps2_mouse_controller:ps2m"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ps2_mouse_controller.sv(60) " "Verilog HDL Case Statement information at ps2_mouse_controller.sv(60): all case item expressions in this case statement are onehot" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525163924024 "|final_top_level|ps2_mouse_controller:ps2m"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex ps2_mouse_controller.sv(12) " "Output port \"hex\" at ps2_mouse_controller.sv(12) has no driver" {  } { { "ps2_mouse_controller.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/ps2_mouse_controller.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1525163924024 "|final_top_level|ps2_mouse_controller:ps2m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_handler input_handler:ih " "Elaborating entity \"input_handler\" for hierarchy \"input_handler:ih\"" {  } { { "final_top_level.sv" "ih" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525163924025 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ClickRight_n input_handler.sv(98) " "Can't resolve multiple constant drivers for net \"ClickRight_n\" at input_handler.sv(98)" {  } { { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 98 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525163924036 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "input_handler.sv(39) " "Constant driver at input_handler.sv(39)" {  } { { "output_files/input_handler.sv" "" { Text "C:/altera/15.0/Programs/385FinalProject/output_files/input_handler.sv" 39 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1525163924036 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "input_handler:ih " "Can't elaborate user hierarchy \"input_handler:ih\"" {  } { { "final_top_level.sv" "ih" { Text "C:/altera/15.0/Programs/385FinalProject/final_top_level.sv" 88 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525163924037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/15.0/Programs/385FinalProject/output_files/final_project_top.map.smsg " "Generated suppressed messages file C:/altera/15.0/Programs/385FinalProject/output_files/final_project_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1525163924110 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525163924173 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 01 03:38:44 2018 " "Processing ended: Tue May 01 03:38:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525163924173 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525163924173 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525163924173 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525163924173 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 22 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 22 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525163924804 ""}
