parent	,	V_21
ENOMEM	,	V_49
irq_set_chained_handler	,	F_25
ORION_BRIDGE_IRQ_MASK	,	V_52
IRQ_NOREQUEST	,	V_23
hwirq	,	V_16
ack	,	V_51
irq_gc_ack_clr_bit	,	V_54
irq_gc_mask_clr_bit	,	V_39
orion_bridge_irq_init	,	F_20
IRQ_NOPROBE	,	V_24
"%s: unable to map resource\n"	,	L_9
asmlinkage	,	T_1
u32	,	T_3
irq_domain_chip_generic	,	V_3
irq_desc	,	V_42
irq_domain	,	V_44
ORION_IRQS_PER_CHIP	,	V_10
"%s: unable to alloc irq domain gc\n"	,	L_2
ret	,	V_26
"marvell,#interrupts"	,	L_5
resource	,	V_27
irq_domain_add_linear	,	F_9
pt_regs	,	V_1
"%s: unable to request mem region\n"	,	L_7
clr	,	V_22
"%s: unable to get resource\n"	,	L_6
irq_get_domain_generic_chip	,	F_2
ORION_IRQ_MASK	,	V_36
ioremap	,	F_14
panic	,	F_10
"%s: unable to parse irq\n"	,	L_8
ffs	,	F_4
readl_relaxed	,	F_3
num_chips	,	V_9
"%s: unable to request mem region %d"	,	L_3
domain	,	V_47
name	,	V_30
pr_err	,	F_22
irq_of_parse_and_map	,	F_23
generic_handle_irq	,	F_19
mask_cache	,	V_15
ORION_IRQ_CAUSE	,	V_14
desc	,	V_43
irq_mask	,	V_38
dgc	,	V_4
np	,	V_20
__exception_irq_entry	,	T_2
IRQ_NOAUTOEN	,	V_25
of_address_to_resource	,	F_8
chip_types	,	V_34
irq_alloc_domain_generic_chips	,	F_11
handle_IRQ	,	F_6
handle_level_irq	,	V_31
device_node	,	V_19
ORION_BRIDGE_IRQ_CAUSE	,	V_46
irq_get_handler_data	,	F_18
IRQ_GC_INIT_MASK_CACHE	,	V_32
orion_bridge_irq_handler	,	F_17
of_property_read_u32	,	F_21
"%s: unable to add irq domain\n"	,	L_1
irq_find_mapping	,	F_5
irq_base	,	V_18
irq_chip_generic	,	V_11
reg_base	,	V_13
gc	,	V_6
irq_generic_chip_ops	,	V_29
"%s: unable to map resource %d"	,	L_4
orion_irq_init	,	F_7
mask	,	V_35
orion_handle_irq	,	F_1
irq_gc_mask_set_bit	,	V_41
stat	,	V_12
chip	,	V_37
set_handle_irq	,	F_16
nrirqs	,	V_48
d	,	V_45
orion_irq_domain	,	V_5
writel	,	F_15
start	,	V_33
irq	,	V_17
irq_unmask	,	V_40
irq_ack	,	V_53
regs	,	V_2
n	,	V_7
EINVAL	,	V_50
resource_size	,	F_13
r	,	V_28
request_mem_region	,	F_12
__init	,	T_4
irq_set_handler_data	,	F_24
base	,	V_8
