<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="accelerate" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="w" src_name="out" src_type="int&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="out_r" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="subrow_vals" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="subrow_vals" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="subrow_col_indices" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="subrow_col_indices" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="mult_enables" src_type="bool*" src_isptr="1" src_bitwidth="1" src_size_or_depth="4">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="mult_enables" hw_bitwidth="1" hw_size_or_depth="4">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="label" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="label_r" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="init_vector" src_type="bool" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="init_vector" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="vector" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_0" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_1" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_2" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_3" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_4" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_5" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_6" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_7" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_8" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_9" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_10" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_11" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_12" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_13" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_14" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_15" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_16" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_17" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_18" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_19" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_20" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_21" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
        <hw hw_usage="data" hw_interface="Register" hw_name="vector_22" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
