

================================================================
== Vivado HLS Report for 'ShuffleUnit1'
================================================================
* Date:           Mon Dec 10 14:57:23 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3724476|  3724476|  3724476|  3724476|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                 |                      |      Latency      |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_subconv_3x3_8_no_rel_fu_405  |subconv_3x3_8_no_rel  |   378721|   378721|   378721|   378721|   none  |
        |grp_subconv_1x1_89_fu_415        |subconv_1x1_89        |  1653601|  1653601|  1653601|  1653601|   none  |
        |grp_shuffle_4811_fu_427          |shuffle_4811          |    14017|    14017|    14017|    14017|   none  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +--------------------------+------+------+----------+-----------+-----------+------+----------+
        |                          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_left_part        |  3503|  3503|        73|          -|          -|    48|    no    |
        | + memset_left_part       |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_left_part     |     7|     7|         1|          -|          -|     8|    no    |
        |- memset_right_part       |  3503|  3503|        73|          -|          -|    48|    no    |
        | + memset_right_part      |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_right_part    |     7|     7|         1|          -|          -|     8|    no    |
        |- memset_conv1_output     |  3503|  3503|        73|          -|          -|    48|    no    |
        | + memset_conv1_output    |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv1_output  |     7|     7|         1|          -|          -|     8|    no    |
        |- memset_conv2_output     |  3503|  3503|        73|          -|          -|    48|    no    |
        | + memset_conv2_output    |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv2_output  |     7|     7|         1|          -|          -|     8|    no    |
        |- memset_conv3_output     |  3503|  3503|        73|          -|          -|    48|    no    |
        | + memset_conv3_output    |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv3_output  |     7|     7|         1|          -|          -|     8|    no    |
        |- Loop 6                  |  7008|  7008|       146|          -|          -|    48|    no    |
        | + Loop 6.1               |   144|   144|        18|          -|          -|     8|    no    |
        |  ++ Loop 6.1.1           |    16|    16|         2|          -|          -|     8|    no    |
        +--------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     505|    287|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|    2563|   2703|
|Memory           |       40|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    690|
|Register         |        -|      -|     211|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       40|     10|    3279|   3680|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       14|      4|       3|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------+----------------------+---------+-------+------+------+
    |grp_shuffle_4811_fu_427          |shuffle_4811          |        0|      0|   307|   181|
    |grp_subconv_1x1_89_fu_415        |subconv_1x1_89        |        0|      5|  1047|  1328|
    |grp_subconv_3x3_8_no_rel_fu_405  |subconv_3x3_8_no_rel  |        0|      5|  1209|  1194|
    +---------------------------------+----------------------+---------+-------+------+------+
    |Total                            |                      |        0|     10|  2563|  2703|
    +---------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |left_part_0_U     |DownsampleUnit1_cpcA  |        8|  0|   0|  3072|   32|     1|        98304|
    |right_part_0_U    |DownsampleUnit1_cpcA  |        8|  0|   0|  3072|   32|     1|        98304|
    |conv1_output_0_U  |DownsampleUnit1_cpcA  |        8|  0|   0|  3072|   32|     1|        98304|
    |conv2_output_0_U  |DownsampleUnit1_cpcA  |        8|  0|   0|  3072|   32|     1|        98304|
    |conv3_output_0_U  |DownsampleUnit1_cpcA  |        8|  0|   0|  3072|   32|     1|        98304|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |       40|  0|   0| 15360|  160|     5|       491520|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+----+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+----+----+------------+------------+
    |co_20_fu_700_p2        |     +    |      0|  23|  11|           6|           1|
    |h_20_fu_742_p2         |     +    |      0|  17|   9|           4|           1|
    |indvarinc11_fu_441_p2  |     +    |      0|  14|   9|           3|           1|
    |indvarinc15_fu_486_p2  |     +    |      0|  23|  11|           6|           1|
    |indvarinc16_fu_492_p2  |     +    |      0|  14|   9|           3|           1|
    |indvarinc17_fu_498_p2  |     +    |      0|  14|   9|           3|           1|
    |indvarinc18_fu_537_p2  |     +    |      0|  23|  11|           6|           1|
    |indvarinc19_fu_543_p2  |     +    |      0|  14|   9|           3|           1|
    |indvarinc20_fu_549_p2  |     +    |      0|  14|   9|           3|           1|
    |indvarinc21_fu_588_p2  |     +    |      0|  23|  11|           6|           1|
    |indvarinc22_fu_594_p2  |     +    |      0|  14|   9|           3|           1|
    |indvarinc23_fu_600_p2  |     +    |      0|  14|   9|           3|           1|
    |indvarinc24_fu_639_p2  |     +    |      0|  23|  11|           6|           1|
    |indvarinc25_fu_645_p2  |     +    |      0|  14|   9|           3|           1|
    |indvarinc26_fu_651_p2  |     +    |      0|  14|   9|           3|           1|
    |indvarinc7_fu_435_p2   |     +    |      0|  23|  11|           6|           1|
    |indvarinc_fu_447_p2    |     +    |      0|  14|   9|           3|           1|
    |tmp_150_fu_706_p2      |     +    |      0|  26|  12|           7|           6|
    |tmp_198_fu_756_p2      |     +    |      0|  38|  16|          11|          11|
    |tmp_199_fu_769_p2      |     +    |      0|  35|  15|          10|          10|
    |tmp_200_fu_802_p2      |     +    |      0|  47|  19|          14|          14|
    |tmp_201_fu_812_p2      |     +    |      0|  47|  19|          14|          14|
    |w_20_fu_792_p2         |     +    |      0|  17|   9|           4|           1|
    |exitcond1_fu_736_p2    |   icmp   |      0|   0|   2|           4|           5|
    |exitcond2_fu_694_p2    |   icmp   |      0|   0|   3|           6|           6|
    |exitcond_fu_786_p2     |   icmp   |      0|   0|   2|           4|           5|
    |tmp_136_fu_474_p2      |   icmp   |      0|   0|   1|           3|           2|
    |tmp_137_fu_480_p2      |   icmp   |      0|   0|   3|           6|           6|
    |tmp_138_fu_519_p2      |   icmp   |      0|   0|   1|           3|           2|
    |tmp_139_fu_525_p2      |   icmp   |      0|   0|   1|           3|           2|
    |tmp_140_fu_531_p2      |   icmp   |      0|   0|   3|           6|           6|
    |tmp_141_fu_570_p2      |   icmp   |      0|   0|   1|           3|           2|
    |tmp_142_fu_576_p2      |   icmp   |      0|   0|   1|           3|           2|
    |tmp_143_fu_582_p2      |   icmp   |      0|   0|   3|           6|           6|
    |tmp_144_fu_621_p2      |   icmp   |      0|   0|   1|           3|           2|
    |tmp_145_fu_627_p2      |   icmp   |      0|   0|   1|           3|           2|
    |tmp_146_fu_633_p2      |   icmp   |      0|   0|   3|           6|           6|
    |tmp_147_fu_672_p2      |   icmp   |      0|   0|   1|           3|           2|
    |tmp_148_fu_678_p2      |   icmp   |      0|   0|   1|           3|           2|
    |tmp_149_fu_684_p2      |   icmp   |      0|   0|   3|           6|           6|
    |tmp_s_fu_468_p2        |   icmp   |      0|   0|   1|           3|           2|
    +-----------------------+----------+-------+----+----+------------+------------+
    |Total                  |          |      0| 505| 287|         204|         139|
    +-----------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  129|         28|    1|         28|
    |co_reg_372                            |    9|          2|    6|         12|
    |conv1_bias_ce0                        |    9|          2|    1|          2|
    |conv1_output_0_address0               |   21|          4|   12|         48|
    |conv1_output_0_ce0                    |   21|          4|    1|          4|
    |conv1_output_0_d0                     |   15|          3|   32|         96|
    |conv1_output_0_we0                    |   15|          3|    1|          3|
    |conv1_weight_ce0                      |    9|          2|    1|          2|
    |conv2_output_0_address0               |   21|          4|   12|         48|
    |conv2_output_0_ce0                    |   21|          4|    1|          4|
    |conv2_output_0_d0                     |   15|          3|   32|         96|
    |conv2_output_0_we0                    |   15|          3|    1|          3|
    |conv3_bias_ce0                        |    9|          2|    1|          2|
    |conv3_output_0_address0               |   21|          4|   12|         48|
    |conv3_output_0_ce0                    |   21|          4|    1|          4|
    |conv3_output_0_d0                     |   15|          3|   32|         96|
    |conv3_output_0_we0                    |   15|          3|    1|          3|
    |conv3_weight_ce0                      |    9|          2|    1|          2|
    |grp_subconv_1x1_89_fu_415_bias_q0     |   15|          3|   32|         96|
    |grp_subconv_1x1_89_fu_415_input_0_q0  |   15|          3|   32|         96|
    |grp_subconv_1x1_89_fu_415_weight_q0   |   15|          3|   32|         96|
    |h_reg_383                             |    9|          2|    4|          8|
    |invdar10_reg_209                      |    9|          2|    3|          6|
    |invdar14_reg_221                      |    9|          2|    3|          6|
    |invdar15_reg_244                      |    9|          2|    3|          6|
    |invdar16_reg_256                      |    9|          2|    3|          6|
    |invdar17_reg_267                      |    9|          2|    6|         12|
    |invdar18_reg_279                      |    9|          2|    3|          6|
    |invdar19_reg_291                      |    9|          2|    3|          6|
    |invdar20_reg_302                      |    9|          2|    6|         12|
    |invdar21_reg_314                      |    9|          2|    3|          6|
    |invdar22_reg_326                      |    9|          2|    3|          6|
    |invdar23_reg_337                      |    9|          2|    6|         12|
    |invdar24_reg_349                      |    9|          2|    3|          6|
    |invdar25_reg_361                      |    9|          2|    3|          6|
    |invdar6_reg_197                       |    9|          2|    6|         12|
    |invdar_reg_232                        |    9|          2|    6|         12|
    |left_part_0_address0                  |   21|          4|   12|         48|
    |left_part_0_ce0                       |   15|          3|    1|          3|
    |left_part_0_d0                        |   15|          3|   32|         96|
    |right_part_0_address0                 |   21|          4|   12|         48|
    |right_part_0_ce0                      |   15|          3|    1|          3|
    |right_part_0_d0                       |   15|          3|   32|         96|
    |w_reg_394                             |    9|          2|    4|          8|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  690|        143|  403|       1219|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |  27|   0|   27|          0|
    |ap_reg_grp_shuffle_4811_fu_427_ap_start          |   1|   0|    1|          0|
    |ap_reg_grp_subconv_1x1_89_fu_415_ap_start        |   1|   0|    1|          0|
    |ap_reg_grp_subconv_3x3_8_no_rel_fu_405_ap_start  |   1|   0|    1|          0|
    |co_20_reg_945                                    |   6|   0|    6|          0|
    |co_reg_372                                       |   6|   0|    6|          0|
    |h_20_reg_963                                     |   4|   0|    4|          0|
    |h_reg_383                                        |   4|   0|    4|          0|
    |indvarinc11_reg_827                              |   3|   0|    3|          0|
    |indvarinc15_reg_846                              |   6|   0|    6|          0|
    |indvarinc16_reg_851                              |   3|   0|    3|          0|
    |indvarinc18_reg_870                              |   6|   0|    6|          0|
    |indvarinc19_reg_875                              |   3|   0|    3|          0|
    |indvarinc21_reg_894                              |   6|   0|    6|          0|
    |indvarinc22_reg_899                              |   3|   0|    3|          0|
    |indvarinc24_reg_918                              |   6|   0|    6|          0|
    |indvarinc25_reg_923                              |   3|   0|    3|          0|
    |indvarinc7_reg_822                               |   6|   0|    6|          0|
    |invdar10_reg_209                                 |   3|   0|    3|          0|
    |invdar14_reg_221                                 |   3|   0|    3|          0|
    |invdar15_reg_244                                 |   3|   0|    3|          0|
    |invdar16_reg_256                                 |   3|   0|    3|          0|
    |invdar17_reg_267                                 |   6|   0|    6|          0|
    |invdar18_reg_279                                 |   3|   0|    3|          0|
    |invdar19_reg_291                                 |   3|   0|    3|          0|
    |invdar20_reg_302                                 |   6|   0|    6|          0|
    |invdar21_reg_314                                 |   3|   0|    3|          0|
    |invdar22_reg_326                                 |   3|   0|    3|          0|
    |invdar23_reg_337                                 |   6|   0|    6|          0|
    |invdar24_reg_349                                 |   3|   0|    3|          0|
    |invdar25_reg_361                                 |   3|   0|    3|          0|
    |invdar6_reg_197                                  |   6|   0|    6|          0|
    |invdar_reg_232                                   |   6|   0|    6|          0|
    |tmp_328_cast_reg_950                             |   7|   0|   11|          4|
    |tmp_330_cast_reg_955                             |   6|   0|   10|          4|
    |tmp_333_cast_reg_968                             |  11|   0|   14|          3|
    |tmp_336_cast_reg_973                             |  10|   0|   14|          4|
    |tmp_338_cast_reg_991                             |  14|   0|   64|         50|
    |w_20_reg_981                                     |   4|   0|    4|          0|
    |w_reg_394                                        |   4|   0|    4|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 211|   0|  276|         65|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | ShuffleUnit1 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | ShuffleUnit1 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | ShuffleUnit1 | return value |
|ap_done                | out |    1| ap_ctrl_hs | ShuffleUnit1 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | ShuffleUnit1 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | ShuffleUnit1 | return value |
|input_r_address0       | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0            | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0             |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1       | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce1            | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1             |  in |   32|  ap_memory |    input_r   |     array    |
|conv1_weight_address0  | out |   12|  ap_memory | conv1_weight |     array    |
|conv1_weight_ce0       | out |    1|  ap_memory | conv1_weight |     array    |
|conv1_weight_q0        |  in |   32|  ap_memory | conv1_weight |     array    |
|conv1_bias_address0    | out |    6|  ap_memory |  conv1_bias  |     array    |
|conv1_bias_ce0         | out |    1|  ap_memory |  conv1_bias  |     array    |
|conv1_bias_q0          |  in |   32|  ap_memory |  conv1_bias  |     array    |
|conv2_weight_address0  | out |    9|  ap_memory | conv2_weight |     array    |
|conv2_weight_ce0       | out |    1|  ap_memory | conv2_weight |     array    |
|conv2_weight_q0        |  in |   32|  ap_memory | conv2_weight |     array    |
|conv2_bias_address0    | out |    6|  ap_memory |  conv2_bias  |     array    |
|conv2_bias_ce0         | out |    1|  ap_memory |  conv2_bias  |     array    |
|conv2_bias_q0          |  in |   32|  ap_memory |  conv2_bias  |     array    |
|conv3_weight_address0  | out |   12|  ap_memory | conv3_weight |     array    |
|conv3_weight_ce0       | out |    1|  ap_memory | conv3_weight |     array    |
|conv3_weight_q0        |  in |   32|  ap_memory | conv3_weight |     array    |
|conv3_bias_address0    | out |    6|  ap_memory |  conv3_bias  |     array    |
|conv3_bias_ce0         | out |    1|  ap_memory |  conv3_bias  |     array    |
|conv3_bias_q0          |  in |   32|  ap_memory |  conv3_bias  |     array    |
|output_r_address0      | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0           | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0           | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0            | out |   32|  ap_memory |   output_r   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

