#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000023aa30cc1d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023aa31e47f0 .scope module, "tb" "tb" 3 78;
 .timescale -12 -12;
L_0000023aa31d9d40 .functor NOT 1, L_0000023aa3259550, C4<0>, C4<0>, C4<0>;
L_0000023aa31d9cd0 .functor XOR 1, L_0000023aa3259050, L_0000023aa3258ab0, C4<0>, C4<0>;
L_0000023aa31d9db0 .functor XOR 1, L_0000023aa31d9cd0, L_0000023aa3258b50, C4<0>, C4<0>;
v0000023aa3259730_0 .net *"_ivl_10", 0 0, L_0000023aa3258b50;  1 drivers
v0000023aa3259910_0 .net *"_ivl_12", 0 0, L_0000023aa31d9db0;  1 drivers
v0000023aa3258d30_0 .net *"_ivl_2", 0 0, L_0000023aa32592d0;  1 drivers
v0000023aa3259f50_0 .net *"_ivl_4", 0 0, L_0000023aa3259050;  1 drivers
v0000023aa3258790_0 .net *"_ivl_6", 0 0, L_0000023aa3258ab0;  1 drivers
v0000023aa3258dd0_0 .net *"_ivl_8", 0 0, L_0000023aa31d9cd0;  1 drivers
v0000023aa3259870_0 .net "areset", 0 0, L_0000023aa31d9c60;  1 drivers
v0000023aa3259370_0 .var "clk", 0 0;
v0000023aa32585b0_0 .var/2u "stats1", 159 0;
v0000023aa3259690_0 .var/2u "strobe", 0 0;
v0000023aa3258650_0 .net "tb_match", 0 0, L_0000023aa3259550;  1 drivers
v0000023aa325a1d0_0 .net "tb_mismatch", 0 0, L_0000023aa31d9d40;  1 drivers
v0000023aa3259e10_0 .net "wavedrom_enable", 0 0, v0000023aa325a090_0;  1 drivers
v0000023aa3258470_0 .net "wavedrom_title", 511 0, v0000023aa3258510_0;  1 drivers
v0000023aa3258fb0_0 .net "x", 0 0, v0000023aa3258830_0;  1 drivers
v0000023aa3259230_0 .net "z_dut", 0 0, L_0000023aa31d9aa0;  1 drivers
v0000023aa32599b0_0 .net "z_ref", 0 0, L_0000023aa3259c30;  1 drivers
L_0000023aa32592d0 .concat [ 1 0 0 0], L_0000023aa3259c30;
L_0000023aa3259050 .concat [ 1 0 0 0], L_0000023aa3259c30;
L_0000023aa3258ab0 .concat [ 1 0 0 0], L_0000023aa31d9aa0;
L_0000023aa3258b50 .concat [ 1 0 0 0], L_0000023aa3259c30;
L_0000023aa3259550 .cmp/eeq 1, L_0000023aa32592d0, L_0000023aa31d9db0;
S_0000023aa3204ca0 .scope module, "good1" "RefModule" 3 119, 4 2 0, S_0000023aa31e47f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0000023aa31e4980 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_0000023aa31e49b8 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
P_0000023aa31e49f0 .param/l "C" 0 4 9, +C4<00000000000000000000000000000010>;
v0000023aa31dbae0_0 .net *"_ivl_0", 31 0, L_0000023aa3258970;  1 drivers
L_0000023aa35e0088 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023aa31dc6c0_0 .net *"_ivl_3", 29 0, L_0000023aa35e0088;  1 drivers
L_0000023aa35e00d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000023aa31dba40_0 .net/2u *"_ivl_4", 31 0, L_0000023aa35e00d0;  1 drivers
v0000023aa31dc800_0 .net "areset", 0 0, L_0000023aa31d9c60;  alias, 1 drivers
v0000023aa31dc080_0 .net "clk", 0 0, v0000023aa3259370_0;  1 drivers
v0000023aa31dc8a0_0 .var "state", 1 0;
v0000023aa31dbc20_0 .net "x", 0 0, v0000023aa3258830_0;  alias, 1 drivers
v0000023aa31dbd60_0 .net "z", 0 0, L_0000023aa3259c30;  alias, 1 drivers
E_0000023aa31e2430 .event posedge, v0000023aa31dc800_0, v0000023aa31dc080_0;
L_0000023aa3258970 .concat [ 2 30 0 0], v0000023aa31dc8a0_0, L_0000023aa35e0088;
L_0000023aa3259c30 .cmp/eq 32, L_0000023aa3258970, L_0000023aa35e00d0;
S_0000023aa3204e30 .scope module, "stim1" "stimulus_gen" 3 114, 3 6 0, S_0000023aa31e47f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0000023aa31d9c60 .functor BUFZ 1, v0000023aa3258e70_0, C4<0>, C4<0>, C4<0>;
v0000023aa31dc440_0 .net "areset", 0 0, L_0000023aa31d9c60;  alias, 1 drivers
v0000023aa31dc300_0 .net "clk", 0 0, v0000023aa3259370_0;  alias, 1 drivers
v0000023aa3258e70_0 .var "reset", 0 0;
v0000023aa32586f0_0 .net "tb_match", 0 0, L_0000023aa3259550;  alias, 1 drivers
v0000023aa325a090_0 .var "wavedrom_enable", 0 0;
v0000023aa3258510_0 .var "wavedrom_title", 511 0;
v0000023aa3258830_0 .var "x", 0 0;
E_0000023aa31e24f0/0 .event negedge, v0000023aa31dc080_0;
E_0000023aa31e24f0/1 .event posedge, v0000023aa31dc080_0;
E_0000023aa31e24f0 .event/or E_0000023aa31e24f0/0, E_0000023aa31e24f0/1;
S_0000023aa31f0850 .scope task, "reset_test" "reset_test" 3 29, 3 29 0, S_0000023aa3204e30;
 .timescale -12 -12;
v0000023aa31dc580_0 .var/2u "arfail", 0 0;
v0000023aa31dbe00_0 .var "async", 0 0;
v0000023aa31dbea0_0 .var/2u "datafail", 0 0;
v0000023aa31dbf40_0 .var/2u "srfail", 0 0;
E_0000023aa31e2c70 .event posedge, v0000023aa31dc080_0;
E_0000023aa31e2cb0 .event negedge, v0000023aa31dc080_0;
TD_tb.stim1.reset_test ;
    %wait E_0000023aa31e2c70;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023aa31e2c70;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0000023aa31e2cb0;
    %load/vec4 v0000023aa32586f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000023aa31dbea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %wait E_0000023aa31e2c70;
    %load/vec4 v0000023aa32586f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000023aa31dc580_0, 0, 1;
    %wait E_0000023aa31e2c70;
    %load/vec4 v0000023aa32586f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000023aa31dbf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %load/vec4 v0000023aa31dbf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 43 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000023aa31dc580_0;
    %load/vec4 v0000023aa31dbe00_0;
    %load/vec4 v0000023aa31dbea0_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000023aa31dbe00_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 45 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0000023aa31f09e0 .scope task, "wavedrom_start" "wavedrom_start" 3 21, 3 21 0, S_0000023aa3204e30;
 .timescale -12 -12;
v0000023aa31dbfe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000023aa31f0b70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 24, 3 24 0, S_0000023aa3204e30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000023aa31e6190 .scope module, "top_module1" "TopModule" 3 125, 5 3 0, S_0000023aa31e47f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
L_0000023aa31d9170 .functor NOT 1, v0000023aa3258830_0, C4<0>, C4<0>, C4<0>;
L_0000023aa31d9aa0 .functor XOR 1, L_0000023aa31d9170, v0000023aa3258a10_0, C4<0>, C4<0>;
v0000023aa3259d70_0 .net *"_ivl_0", 0 0, L_0000023aa31d9170;  1 drivers
v0000023aa32588d0_0 .net "areset", 0 0, L_0000023aa31d9c60;  alias, 1 drivers
v0000023aa3258a10_0 .var "carry", 0 0;
v0000023aa3258f10_0 .net "clk", 0 0, v0000023aa3259370_0;  alias, 1 drivers
v0000023aa3259eb0_0 .net "x", 0 0, v0000023aa3258830_0;  alias, 1 drivers
v0000023aa3258c90_0 .net "z", 0 0, L_0000023aa31d9aa0;  alias, 1 drivers
S_0000023aa31e6320 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 133, 3 133 0, S_0000023aa31e47f0;
 .timescale -12 -12;
E_0000023aa31e2c30 .event edge, v0000023aa3259690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000023aa3259690_0;
    %nor/r;
    %assign/vec4 v0000023aa3259690_0, 0;
    %wait E_0000023aa31e2c30;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0000023aa3204e30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023aa31dbe00_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0000023aa31f0850;
    %join;
    %wait E_0000023aa31e2cb0;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %wait E_0000023aa31e2c70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %wait E_0000023aa31e2cb0;
    %fork TD_tb.stim1.wavedrom_stop, S_0000023aa31f0b70;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000023aa31e24f0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000023aa3258830_0, 0;
    %assign/vec4 v0000023aa3258e70_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000023aa3204ca0;
T_5 ;
    %wait E_0000023aa31e2430;
    %load/vec4 v0000023aa31dc800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023aa31dc8a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023aa31dc8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0000023aa31dbc20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/s 2;
    %assign/vec4 v0000023aa31dc8a0_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0000023aa31dbc20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %pad/s 2;
    %assign/vec4 v0000023aa31dc8a0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000023aa31dbc20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %pad/s 2;
    %assign/vec4 v0000023aa31dc8a0_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023aa31e6190;
T_6 ;
    %wait E_0000023aa31e2430;
    %load/vec4 v0000023aa32588d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023aa3258a10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000023aa3259eb0_0;
    %inv;
    %load/vec4 v0000023aa3258a10_0;
    %and;
    %assign/vec4 v0000023aa3258a10_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000023aa31e47f0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa3259370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023aa3259690_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0000023aa31e47f0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0000023aa3259370_0;
    %inv;
    %store/vec4 v0000023aa3259370_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000023aa31e47f0;
T_9 ;
    %vpi_call/w 3 106 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 107 "$dumpvars", 32'sb00000000000000000000000000000001, v0000023aa31dc300_0, v0000023aa325a1d0_0, v0000023aa3259370_0, v0000023aa3259870_0, v0000023aa3258fb0_0, v0000023aa32599b0_0, v0000023aa3259230_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000023aa31e47f0;
T_10 ;
    %load/vec4 v0000023aa32585b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v0000023aa32585b0_0, 64, 32>, &PV<v0000023aa32585b0_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 145 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000023aa32585b0_0, 128, 32>, &PV<v0000023aa32585b0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 146 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 147 "$display", "Mismatches: %1d in %1d samples", &PV<v0000023aa32585b0_0, 128, 32>, &PV<v0000023aa32585b0_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0000023aa31e47f0;
T_11 ;
    %wait E_0000023aa31e24f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023aa32585b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023aa32585b0_0, 4, 32;
    %load/vec4 v0000023aa3258650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000023aa32585b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023aa32585b0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023aa32585b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023aa32585b0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0000023aa32599b0_0;
    %load/vec4 v0000023aa32599b0_0;
    %load/vec4 v0000023aa3259230_0;
    %xor;
    %load/vec4 v0000023aa32599b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0000023aa32585b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023aa32585b0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0000023aa32585b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023aa32585b0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023aa31e47f0;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 170 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 171 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob089_ece241_2014_q5a_test.sv";
    "dataset_code-complete-iccad2023/Prob089_ece241_2014_q5a_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob089_ece241_2014_q5a/Prob089_ece241_2014_q5a_sample01.sv";
