// Seed: 3618992565
module module_0 (
    output supply0 id_0,
    input  supply1 id_1,
    output uwire   id_2,
    output supply0 id_3,
    id_5
);
  wire id_6;
  tri0 id_7;
  parameter id_8 = id_5;
  genvar id_9;
  assign id_0 = id_7#(.id_6((-1)));
  assign id_5 = id_5;
  assign id_3 = id_9;
  id_10(
      id_8, id_5
  );
  assign id_5 = id_5;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3,
    input tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7
);
  assign id_3 = id_4;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_3,
      id_1
  );
  assign modCall_1.type_0 = 0;
  supply0 id_9;
  wire id_10;
  wire id_11;
  parameter id_12 = -1;
  wire id_13;
  assign id_3 = 1 | -1'b0;
  always id_3 = id_9;
  wire id_14;
endmodule
