-----------------------------------------------------------------------------------------------------------
Rule 12.6
-----------------------------------------------------------------------------------------------------------
Rule 12.6.a : Must have rtl list file for synthesis (passed)
-----------------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------
Rule 12.120
-----------------------------------------------------------------------------------------------------------
Rule 12.120.a : Any custom synthesis flow recipes must delivered with IP drop and documented in integration guide (failed)
-----------------------------------------------------------------------------------------------------------
Error: clock_uncertainty.tcl does not exist
Error: dfxsecure_plugin_clocks.tcl does not exist
Error: /nfs/iind/disks/dteg_disk008/users/badithya/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/syn/scripts/reports_utils.tcl is an override file to the flow and not allowed, please remove the file
Error: /nfs/iind/disks/dteg_disk008/users/badithya/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADL/mat1.5.3.p0_p1274.7/aceroot/results/DC/dfxsecure_plugin/syn/inputs/syn.pdk_config.tcl is an override file to the flow and not allowed, please remove the file


-----------------------------------------------------------------------------------------------------------
Rule 12.118
-----------------------------------------------------------------------------------------------------------
Rule 12.118.a : Exceptions among clock groups should be described in (design)_cross_clk_exceptions.tcl (passed)
-----------------------------------------------------------------------------------------------------------
Warning: dfxsecure_plugin_clocks.tcl does not exists
Warning: clock_uncertainty.tcl does not exists
Warning: global_exceptions.tcl does not exists
Warning: dfxsecure_plugin_internal_exceptions.tcl does not exists
Warning: dfxsecure_plugin_exceptions.tcl does not exists
Warning: dfxsecure_plugin_interface_exceptions.tcl does not exists
Warning: global_cross_clk_exceptions.tcl does not exists
Warning: global_cross_clk_groups.tcl does not exists
Warning: dfxsecure_plugin_additional_timing_constraints.tcl does not exists
Warning: dfxsecure_plugin_dfx_io_constraints.tcl does not exists
Warning: dfxsecure_plugin_mbist_exceptions.tcl does not exists
Warning: dfxsecure_plugin_mbist_caseanalysis.tcl does not exists
Warning: dfxsecure_plugin_constraints.tcl does not exists


-----------------------------------------------------------------------------------------------------------
Rule 12.124
-----------------------------------------------------------------------------------------------------------
Rule 12.124.a : Provide timing reports for review and quality checking (passed)
-----------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.124.b : Synthesis results meet timing requirements for drop (failed)
-----------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------
TIMING_PATH_GROUP_NAME                                         RTL0p0          RTL0p5   RTL0p8   RTL1p0
------------------------------------------------------------------------------------------------------------
                                                               NOT REQUIRED    FAIL     FAIL     FAIL  


-----------------------------------------------------------------------------------------------------------
Rule 12.275
-----------------------------------------------------------------------------------------------------------
Rule 12.275.b : Syn run with UPF enabled (failed)
-----------------------------------------------------------------------------------------------------------
Error: G_UPF is not 1
-----------------------------------------------------------------------------------------------------------
Rule 12.275.a : "check_mv_design" is run and free of errors (failed)
-----------------------------------------------------------------------------------------------------------
Error: dfxsecure_plugin.check_mv_design file does not exist


-----------------------------------------------------------------------------------------------------------
Rule 12.276
-----------------------------------------------------------------------------------------------------------
Rule 12.276.a : All inputs and outputs must have IO delay constraints with correct reference clock (failed)
-----------------------------------------------------------------------------------------------------------
Error: Total unconstrained inputs: 14


-----------------------------------------------------------------------------------------------------------
Rule 12.277
-----------------------------------------------------------------------------------------------------------
Rule 12.277.a : All constraing files follow standard KIT conventions (failed)
-----------------------------------------------------------------------------------------------------------
Error: dfxsecure_plugin_clocks.tcl does not exists
-----------------------------------------------------------------------------------------------------------
Rule 12.277.c : Clock name should be a tcl variable and not hard coded in all constraint file (failed)
-----------------------------------------------------------------------------------------------------------
Error: global_constraints.tcl does not contain -clocks values as TCL variable or function return


-----------------------------------------------------------------------------------------------------------
Rule 12.279
-----------------------------------------------------------------------------------------------------------
Rule 12.279.a : Only CTECH cells on clock paths are allowed (failed)
-----------------------------------------------------------------------------------------------------------
Error: LogicOnClockPath.rpt file is not empty


-----------------------------------------------------------------------------------------------------------
Rule 12.281
-----------------------------------------------------------------------------------------------------------
Rule 12.281.a : Scan configuration files must be provided (failed)
-----------------------------------------------------------------------------------------------------------
Error: G_INSERT_SCAN is not enabled


-----------------------------------------------------------------------------------------------------------
Rule 12.287
-----------------------------------------------------------------------------------------------------------
Rule 12.287.a : All I/Os are flopped (passed)


-----------------------------------------------------------------------------------------------------------
Rule 12.293
-----------------------------------------------------------------------------------------------------------
Rule 12.293.a : The current_design command or any procedure using current_design does not exist in the constraints (passed)
-----------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.293.b : IP synthesized per drop at converged PVT/Guardband (passed)
-----------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------
FROM_NAME                                                      TO_NAME                                                        HOLD_UNCERTAINTY   SETUP_UNCERTAINTY
------------------------------------------------------------------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.293.c : The block_setup.tcl file is clean (passed)
-----------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.293.d : rtllist.tcl matches RTL and netlist (passed)
-----------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------
Rule 12.293.e : syn run free of erros (passed)
-----------------------------------------------------------------------------------------------------------
Error: logscan is not enabled
-----------------------------------------------------------------------------------------------------------
Rule 12.293.f : no unclocked register in DC synthesis result (failed)
-----------------------------------------------------------------------------------------------------------
Error: Total unclocked latch count (scanned and unscanned): 4
-----------------------------------------------------------------------------------------------------------
Rule 12.293.g : Gate count numbers provided through design_qor report (passed)
-----------------------------------------------------------------------------------------------------------
