

================================================================
== Vivado HLS Report for 'HoughLinesProbabilis'
================================================================
* Date:           Tue Dec  4 08:52:10 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.690|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+---------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1             |       0|     412|  3 ~ 103 |          -|          -|  0 ~ 4  |    no    |
        | + Loop 1.1          |       0|     100|         1|          1|          1| 0 ~ 100 |    yes   |
        |- Loop 2             |  202320|  202320|      1124|          -|          -|      180|    no    |
        | + Loop 2.1          |    1121|    1121|         1|          1|          1|     1121|    yes   |
        |- Loop 3             |     192|     192|        14|          1|          1|      180|    yes   |
        |- Loop 4             |       0|   77520|  3 ~ 323 |          -|          -| 0 ~ 240 |    no    |
        | + Loop 4.1          |       0|     320|         2|          1|          1| 0 ~ 320 |    yes   |
        |- Loop 5             |       ?|       ?|         ?|          -|          -|        ?|    no    |
        | + Loop 5.1          |     188|     188|        10|          1|          1|      180|    yes   |
        | + Loop 5.2          |       ?|       ?|         ?|          -|          -|        2|    no    |
        |  ++ Loop 5.2.1      |       ?|       ?|         2|          2|          2|        ?|    yes   |
        | + Loop 5.3          |       ?|       ?|         ?|          -|          -|        2|    no    |
        |  ++ Loop 5.3.1      |       ?|       ?|  3 ~ 192 |          -|          -|        ?|    no    |
        |   +++ Loop 5.3.1.1  |     188|     188|        10|          1|          1|      180|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 14
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 10
  * Pipeline-5: initiation interval (II) = 2, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 191
* Pipeline : 7
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 1, States = { 6 }
  Pipeline-2 : II = 1, D = 14, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-3 : II = 1, D = 2, States = { 24 25 }
  Pipeline-4 : II = 1, D = 10, States = { 86 87 88 89 90 91 92 93 94 95 }
  Pipeline-5 : II = 2, D = 2, States = { 169 170 }
  Pipeline-6 : II = 1, D = 10, States = { 178 179 180 181 182 183 184 185 186 187 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i)
	5  / (!tmp_i)
3 --> 
	4  / (!tmp_91_i)
	3  / (tmp_91_i)
4 --> 
	2  / true
5 --> 
	6  / (!exitcond3_i)
	8  / (exitcond3_i)
6 --> 
	7  / (exitcond4_i)
	6  / (!exitcond4_i)
7 --> 
	5  / true
8 --> 
	22  / (exitcond5_i)
	9  / (!exitcond5_i)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	8  / true
22 --> 
	23  / true
23 --> 
	27  / (exitcond1_i)
	24  / (!exitcond1_i)
24 --> 
	26  / (exitcond2_i)
	25  / (!exitcond2_i)
25 --> 
	24  / true
26 --> 
	23  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / (tmp_112_i)
	191  / (!tmp_112_i)
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / (tmp_115_i)
	190  / (!tmp_115_i)
84 --> 
	85  / true
85 --> 
	190  / (!mask_val_load)
	86  / (mask_val_load)
86 --> 
	96  / (exitcond6_i)
	87  / (!exitcond6_i)
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	86  / true
96 --> 
	97  / (!tmp_134_i)
	190  / (tmp_134_i)
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / (!tmp_25)
	136  / (tmp_25)
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	168  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	135  / true
168 --> 
	172  / (exitcond7_i)
	169  / (!exitcond7_i)
169 --> 
	170  / true
170 --> 
	171  / (!or_cond1_i) | (or_cond1_i & !mask_val_load_1 & tmp_241_i)
	169  / (or_cond1_i & mask_val_load_1) | (or_cond1_i & !tmp_241_i)
171 --> 
	168  / true
172 --> 
	173  / true
173 --> 
	189  / (tmp_220_i & tmp_224_i)
	174  / (!tmp_220_i) | (!tmp_224_i)
174 --> 
	175  / (!exitcond8_i)
	189  / (exitcond8_i)
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	188  / (!mask_val_load_2)
	178  / (mask_val_load_2)
178 --> 
	188  / (exitcond_i)
	179  / (!exitcond_i)
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	178  / true
188 --> 
	176  / (!or_cond2_i)
	174  / (or_cond2_i)
189 --> 
	190  / true
190 --> 
	191  / (tmp_115_i & p_1_i)
	48  / (!tmp_115_i) | (!p_1_i)
191 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%lines_val_addr_5 = getelementptr [400 x i16]* %lines_val, i64 0, i64 0" [./hough.h:471]   --->   Operation 192 'getelementptr' 'lines_val_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%accum = alloca [201780 x i32], align 4" [./hough.h:275]   --->   Operation 193 'alloca' 'accum' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%mask_val = alloca [76800 x i1], align 1" [./hough.h:276]   --->   Operation 194 'alloca' 'mask_val' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trigtab_V = alloca [360 x i16], align 2" [./hough.h:277]   --->   Operation 195 'alloca' 'trigtab_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%pt_buf_val_x = alloca [76800 x i32], align 4" [./hough.h:305]   --->   Operation 196 'alloca' 'pt_buf_val_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%pt_buf_val_y = alloca [76800 x i32], align 4" [./hough.h:305]   --->   Operation 197 'alloca' 'pt_buf_val_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%line_end_x = alloca [2 x i32], align 4" [./hough.h:382]   --->   Operation 198 'alloca' 'line_end_x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%line_end_y = alloca [2 x i32], align 4" [./hough.h:382]   --->   Operation 199 'alloca' 'line_end_y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %lineGap, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %threshold, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %lines_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %lines_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %edge_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %edge_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (2.26ns)   --->   "%lines_rows_read = call i4 @_ssdm_op_Read.ap_fifo.i4P(i4* %lines_rows)"   --->   Operation 206 'read' 'lines_rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 207 [1/1] (2.26ns)   --->   "%lines_cols_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %lines_cols)"   --->   Operation 207 'read' 'lines_cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 208 [1/1] (2.26ns)   --->   "%threshold_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %threshold)"   --->   Operation 208 'read' 'threshold_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 209 [1/1] (2.26ns)   --->   "%lineGap_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %lineGap)"   --->   Operation 209 'read' 'lineGap_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %lines_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i4P(i4* %lines_rows_out, i4 %lines_rows_read)"   --->   Operation 211 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %lines_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 212 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %lines_cols_out, i8 %lines_cols_read)"   --->   Operation 213 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 214 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_rows)" [./hough.h:272]   --->   Operation 214 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 215 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %edge_cols)" [./hough.h:273]   --->   Operation 215 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 216 [1/1] (0.97ns)   --->   "br label %._crit_edge1.i.i" [./type.h:186->./hough.h:283]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i3 [ 0, %entry ], [ %i, %._crit_edge1.i.i.loopexit ]"   --->   Operation 217 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %entry ], [ %next_mul, %._crit_edge1.i.i.loopexit ]"   --->   Operation 218 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (1.27ns)   --->   "%next_mul = add i10 %phi_mul, 100"   --->   Operation 219 'add' 'next_mul' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%i_0_i_cast_cast_i = zext i3 %i_0_i_i to i4" [./type.h:187->./hough.h:283]   --->   Operation 220 'zext' 'i_0_i_cast_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.82ns)   --->   "%tmp_i = icmp slt i4 %i_0_i_cast_cast_i, %lines_rows_read" [./type.h:187->./hough.h:283]   --->   Operation 221 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4, i64 0)"   --->   Operation 222 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.94ns)   --->   "%i = add i3 %i_0_i_i, 1" [./type.h:187->./hough.h:283]   --->   Operation 223 'add' 'i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.i.preheader, label %SetValue.exit.i.preheader" [./type.h:187->./hough.h:283]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.97ns)   --->   "br label %.preheader.i.i" [./type.h:188->./hough.h:283]   --->   Operation 225 'br' <Predicate = (tmp_i)> <Delay = 0.97>
ST_2 : Operation 226 [1/1] (0.97ns)   --->   "br label %SetValue.exit.i"   --->   Operation 226 'br' <Predicate = (!tmp_i)> <Delay = 0.97>

State 3 <SV = 2> <Delay = 3.27>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i7 [ %j, %0 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 227 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%j_0_i_cast_cast_i = zext i7 %j_0_i_i to i8" [./type.h:188->./hough.h:283]   --->   Operation 228 'zext' 'j_0_i_cast_cast_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.98ns)   --->   "%tmp_91_i = icmp slt i8 %j_0_i_cast_cast_i, %lines_cols_read" [./type.h:188->./hough.h:283]   --->   Operation 229 'icmp' 'tmp_91_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 100, i64 0)"   --->   Operation 230 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (1.23ns)   --->   "%j = add i7 %j_0_i_i, 1" [./type.h:188->./hough.h:283]   --->   Operation 231 'add' 'j' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %tmp_91_i, label %0, label %._crit_edge1.i.i.loopexit" [./type.h:188->./hough.h:283]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_i_385 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [./type.h:188->./hough.h:283]   --->   Operation 233 'specregionbegin' 'tmp_i_385' <Predicate = (tmp_91_i)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:190->./hough.h:283]   --->   Operation 234 'specpipeline' <Predicate = (tmp_91_i)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_93_i_cast = zext i7 %j_0_i_i to i10" [./type.h:191->./hough.h:283]   --->   Operation 235 'zext' 'tmp_93_i_cast' <Predicate = (tmp_91_i)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.27ns)   --->   "%tmp_29 = add i10 %phi_mul, %tmp_93_i_cast" [./type.h:191->./hough.h:283]   --->   Operation 236 'add' 'tmp_29' <Predicate = (tmp_91_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i10 %tmp_29 to i64" [./type.h:191->./hough.h:283]   --->   Operation 237 'zext' 'tmp_29_cast' <Predicate = (tmp_91_i)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%lines_val_addr = getelementptr [400 x i16]* %lines_val, i64 0, i64 %tmp_29_cast" [./type.h:191->./hough.h:283]   --->   Operation 238 'getelementptr' 'lines_val_addr' <Predicate = (tmp_91_i)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (1.99ns)   --->   "store i16 0, i16* %lines_val_addr, align 2" [./type.h:191->./hough.h:283]   --->   Operation 239 'store' <Predicate = (tmp_91_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_i_385)" [./type.h:192->./hough.h:283]   --->   Operation 240 'specregionend' 'empty' <Predicate = (tmp_91_i)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [./type.h:188->./hough.h:283]   --->   Operation 241 'br' <Predicate = (tmp_91_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i"   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.45>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%n_i = phi i8 [ %n, %SetValue.exit.i.loopexit ], [ 0, %SetValue.exit.i.preheader ]"   --->   Operation 243 'phi' 'n_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i18 [ %next_mul1, %SetValue.exit.i.loopexit ], [ 0, %SetValue.exit.i.preheader ]"   --->   Operation 244 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (1.28ns)   --->   "%next_mul1 = add i18 %phi_mul1, 1121"   --->   Operation 245 'add' 'next_mul1' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.98ns)   --->   "%exitcond3_i = icmp eq i8 %n_i, -76" [./hough.h:286]   --->   Operation 246 'icmp' 'exitcond3_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 247 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (1.28ns)   --->   "%n = add i8 %n_i, 1" [./hough.h:286]   --->   Operation 248 'add' 'n' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %exitcond3_i, label %ap_fixed_base.1.exit.i.preheader, label %.preheader308.i.preheader" [./hough.h:286]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.97ns)   --->   "br label %.preheader308.i" [./hough.h:287]   --->   Operation 250 'br' <Predicate = (!exitcond3_i)> <Delay = 0.97>
ST_5 : Operation 251 [1/1] (0.97ns)   --->   "br label %ap_fixed_base.1.exit.i" [./hough.h:297]   --->   Operation 251 'br' <Predicate = (exitcond3_i)> <Delay = 0.97>

State 6 <SV = 3> <Delay = 3.28>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%r_i = phi i11 [ %r, %1 ], [ 0, %.preheader308.i.preheader ]"   --->   Operation 252 'phi' 'r_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (1.08ns)   --->   "%exitcond4_i = icmp eq i11 %r_i, -927" [./hough.h:287]   --->   Operation 253 'icmp' 'exitcond4_i' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1121, i64 1121, i64 1121)"   --->   Operation 254 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (1.26ns)   --->   "%r = add i11 %r_i, 1" [./hough.h:287]   --->   Operation 255 'add' 'r' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i, label %SetValue.exit.i.loopexit, label %1" [./hough.h:287]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_84_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)" [./hough.h:287]   --->   Operation 257 'specregionbegin' 'tmp_84_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:289]   --->   Operation 258 'specpipeline' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_111_i_cast = zext i11 %r_i to i18" [./hough.h:290]   --->   Operation 259 'zext' 'tmp_111_i_cast' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (1.28ns)   --->   "%tmp_s = add i18 %phi_mul1, %tmp_111_i_cast" [./hough.h:290]   --->   Operation 260 'add' 'tmp_s' <Predicate = (!exitcond4_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i18 %tmp_s to i64" [./hough.h:290]   --->   Operation 261 'zext' 'tmp_32_cast' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%accum_addr = getelementptr [201780 x i32]* %accum, i64 0, i64 %tmp_32_cast" [./hough.h:290]   --->   Operation 262 'getelementptr' 'accum_addr' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (1.99ns)   --->   "store i32 0, i32* %accum_addr, align 4" [./hough.h:290]   --->   Operation 263 'store' <Predicate = (!exitcond4_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%empty_386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_84_i)" [./hough.h:291]   --->   Operation 264 'specregionend' 'empty_386' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "br label %.preheader308.i" [./hough.h:287]   --->   Operation 265 'br' <Predicate = (!exitcond4_i)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "br label %SetValue.exit.i"   --->   Operation 266 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 8.28>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%n4_i = phi i8 [ %n_2, %_ifconv ], [ 0, %ap_fixed_base.1.exit.i.preheader ]"   --->   Operation 267 'phi' 'n4_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.98ns)   --->   "%exitcond5_i = icmp eq i8 %n4_i, -76" [./hough.h:297]   --->   Operation 268 'icmp' 'exitcond5_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 269 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (1.28ns)   --->   "%n_2 = add i8 %n4_i, 1" [./hough.h:297]   --->   Operation 270 'add' 'n_2' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %vector.exit.i.preheader, label %_ifconv" [./hough.h:297]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%n4_cast84_i = zext i8 %n4_i to i32" [./hough.h:297]   --->   Operation 272 'zext' 'n4_cast84_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_8 : Operation 273 [2/2] (8.28ns)   --->   "%tmp_94_i = sitofp i32 %n4_cast84_i to float" [./hough.h:299]   --->   Operation 273 'sitofp' 'tmp_94_i' <Predicate = (!exitcond5_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 4> <Delay = 8.28>
ST_9 : Operation 274 [1/2] (8.28ns)   --->   "%tmp_94_i = sitofp i32 %n4_cast84_i to float" [./hough.h:299]   --->   Operation 274 'sitofp' 'tmp_94_i' <Predicate = (!exitcond5_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 5> <Delay = 7.30>
ST_10 : Operation 275 [2/2] (7.30ns)   --->   "%angle = fmul float %tmp_94_i, 0x3F91DF46A0000000" [./hough.h:299]   --->   Operation 275 'fmul' 'angle' <Predicate = (!exitcond5_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 7.30>
ST_11 : Operation 276 [1/2] (7.30ns)   --->   "%angle = fmul float %tmp_94_i, 0x3F91DF46A0000000" [./hough.h:299]   --->   Operation 276 'fmul' 'angle' <Predicate = (!exitcond5_i)> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 1.63>
ST_12 : Operation 277 [8/8] (1.63ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300]   --->   Operation 277 'call' 'v_assign' <Predicate = (!exitcond5_i)> <Delay = 1.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 278 [8/8] (1.63ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:301]   --->   Operation 278 'call' 'v_assign_1' <Predicate = (!exitcond5_i)> <Delay = 1.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 8> <Delay = 8.37>
ST_13 : Operation 279 [7/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300]   --->   Operation 279 'call' 'v_assign' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 280 [7/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:301]   --->   Operation 280 'call' 'v_assign_1' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 9> <Delay = 8.37>
ST_14 : Operation 281 [6/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300]   --->   Operation 281 'call' 'v_assign' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 282 [6/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:301]   --->   Operation 282 'call' 'v_assign_1' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 10> <Delay = 8.37>
ST_15 : Operation 283 [5/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300]   --->   Operation 283 'call' 'v_assign' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 284 [5/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:301]   --->   Operation 284 'call' 'v_assign_1' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 8.37>
ST_16 : Operation 285 [4/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300]   --->   Operation 285 'call' 'v_assign' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 286 [4/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:301]   --->   Operation 286 'call' 'v_assign_1' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 12> <Delay = 8.37>
ST_17 : Operation 287 [3/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300]   --->   Operation 287 'call' 'v_assign' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 288 [3/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:301]   --->   Operation 288 'call' 'v_assign_1' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 8.37>
ST_18 : Operation 289 [2/8] (8.37ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300]   --->   Operation 289 'call' 'v_assign' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 290 [2/8] (8.37ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:301]   --->   Operation 290 'call' 'v_assign_1' <Predicate = (!exitcond5_i)> <Delay = 8.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 7.48>
ST_19 : Operation 291 [1/8] (7.48ns)   --->   "%v_assign = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext false) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300]   --->   Operation 291 'call' 'v_assign' <Predicate = (!exitcond5_i)> <Delay = 7.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 292 [1/8] (7.48ns)   --->   "%v_assign_1 = call fastcc float @"sin_or_cos<float>"(float %angle, i1 zeroext true) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:126->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:44->./hough.h:301]   --->   Operation 292 'call' 'v_assign_1' <Predicate = (!exitcond5_i)> <Delay = 7.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 15> <Delay = 6.73>
ST_20 : Operation 293 [1/1] (2.65ns)   --->   "%d_assign_3 = fpext float %v_assign to double" [./hough.h:300]   --->   Operation 293 'fpext' 'd_assign_3' <Predicate = (!exitcond5_i)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign_3 to i64" [./hough.h:300]   --->   Operation 294 'bitcast' 'ireg_V' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %ireg_V to i63" [./hough.h:300]   --->   Operation 295 'trunc' 'tmp' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./hough.h:300]   --->   Operation 296 'bitselect' 'isneg' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./hough.h:300]   --->   Operation 297 'partselect' 'exp_tmp_V' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_96_i = zext i11 %exp_tmp_V to i12" [./hough.h:300]   --->   Operation 298 'zext' 'tmp_96_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_122 = trunc i64 %ireg_V to i52" [./hough.h:300]   --->   Operation 299 'trunc' 'tmp_122' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_83_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_122)" [./hough.h:300]   --->   Operation 300 'bitconcatenate' 'tmp_83_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 301 [1/1] (0.00ns)   --->   "%p_Result_123 = zext i53 %tmp_83_i to i54" [./hough.h:300]   --->   Operation 301 'zext' 'p_Result_123' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 302 [1/1] (1.67ns)   --->   "%man_V_1 = sub i54 0, %p_Result_123" [./hough.h:300]   --->   Operation 302 'sub' 'man_V_1' <Predicate = (!exitcond5_i)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 303 [1/1] (1.33ns)   --->   "%tmp_98_i = icmp eq i63 %tmp, 0" [./hough.h:300]   --->   Operation 303 'icmp' 'tmp_98_i' <Predicate = (!exitcond5_i)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 304 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_96_i" [./hough.h:300]   --->   Operation 304 'sub' 'F2' <Predicate = (!exitcond5_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 305 [1/1] (1.11ns)   --->   "%tmp_107_i = icmp sgt i12 %F2, 14" [./hough.h:300]   --->   Operation 305 'icmp' 'tmp_107_i' <Predicate = (!exitcond5_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [1/1] (1.26ns)   --->   "%tmp_108_i = add i12 -14, %F2" [./hough.h:300]   --->   Operation 306 'add' 'tmp_108_i' <Predicate = (!exitcond5_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 307 [1/1] (1.26ns)   --->   "%tmp_109_i = sub i12 14, %F2" [./hough.h:300]   --->   Operation 307 'sub' 'tmp_109_i' <Predicate = (!exitcond5_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 308 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_107_i, i12 %tmp_108_i, i12 %tmp_109_i" [./hough.h:300]   --->   Operation 308 'select' 'sh_amt' <Predicate = (!exitcond5_i)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [./hough.h:300]   --->   Operation 309 'partselect' 'tmp_124' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 310 [1/1] (0.98ns)   --->   "%icmp = icmp eq i8 %tmp_124, 0" [./hough.h:300]   --->   Operation 310 'icmp' 'icmp' <Predicate = (!exitcond5_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [1/1] (1.11ns)   --->   "%tmp_130_i = icmp sgt i12 %tmp_108_i, 54" [./hough.h:300]   --->   Operation 311 'icmp' 'tmp_130_i' <Predicate = (!exitcond5_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %F2, i32 4, i32 11)" [./hough.h:300]   --->   Operation 312 'partselect' 'tmp_127' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (0.98ns)   --->   "%icmp1 = icmp sgt i8 %tmp_127, 0" [./hough.h:300]   --->   Operation 313 'icmp' 'icmp1' <Predicate = (!exitcond5_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_128 = trunc i12 %F2 to i6" [./hough.h:300]   --->   Operation 314 'trunc' 'tmp_128' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (1.26ns)   --->   "%tmp_146_i = add i12 -16, %F2" [./hough.h:300]   --->   Operation 315 'add' 'tmp_146_i' <Predicate = (!exitcond5_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 316 [1/1] (1.11ns)   --->   "%tmp_147_i = icmp sgt i12 %tmp_146_i, 53" [./hough.h:300]   --->   Operation 316 'icmp' 'tmp_147_i' <Predicate = (!exitcond5_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 317 [1/1] (2.65ns)   --->   "%d_assign = fpext float %v_assign_1 to double" [./hough.h:301]   --->   Operation 317 'fpext' 'd_assign' <Predicate = (!exitcond5_i)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign to i64" [./hough.h:301]   --->   Operation 318 'bitcast' 'ireg_V_1' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i64 %ireg_V_1 to i63" [./hough.h:301]   --->   Operation 319 'trunc' 'tmp_133' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [./hough.h:301]   --->   Operation 320 'bitselect' 'isneg_1' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [./hough.h:301]   --->   Operation 321 'partselect' 'exp_tmp_V_1' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_155_i = zext i11 %exp_tmp_V_1 to i12" [./hough.h:301]   --->   Operation 322 'zext' 'tmp_155_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i64 %ireg_V_1 to i52" [./hough.h:301]   --->   Operation 323 'trunc' 'tmp_135' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_87_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_135)" [./hough.h:301]   --->   Operation 324 'bitconcatenate' 'tmp_87_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%p_Result_124 = zext i53 %tmp_87_i to i54" [./hough.h:301]   --->   Operation 325 'zext' 'p_Result_124' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 326 [1/1] (1.67ns)   --->   "%man_V_3 = sub i54 0, %p_Result_124" [./hough.h:301]   --->   Operation 326 'sub' 'man_V_3' <Predicate = (!exitcond5_i)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 327 [1/1] (1.33ns)   --->   "%tmp_157_i = icmp eq i63 %tmp_133, 0" [./hough.h:301]   --->   Operation 327 'icmp' 'tmp_157_i' <Predicate = (!exitcond5_i)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 328 [1/1] (1.26ns)   --->   "%F2_1 = sub i12 1075, %tmp_155_i" [./hough.h:301]   --->   Operation 328 'sub' 'F2_1' <Predicate = (!exitcond5_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 329 [1/1] (1.11ns)   --->   "%tmp_164_i = icmp sgt i12 %F2_1, 14" [./hough.h:301]   --->   Operation 329 'icmp' 'tmp_164_i' <Predicate = (!exitcond5_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 330 [1/1] (1.26ns)   --->   "%tmp_165_i = add i12 -14, %F2_1" [./hough.h:301]   --->   Operation 330 'add' 'tmp_165_i' <Predicate = (!exitcond5_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 331 [1/1] (1.26ns)   --->   "%tmp_166_i = sub i12 14, %F2_1" [./hough.h:301]   --->   Operation 331 'sub' 'tmp_166_i' <Predicate = (!exitcond5_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 332 [1/1] (0.55ns)   --->   "%sh_amt_1 = select i1 %tmp_164_i, i12 %tmp_165_i, i12 %tmp_166_i" [./hough.h:301]   --->   Operation 332 'select' 'sh_amt_1' <Predicate = (!exitcond5_i)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_1, i32 4, i32 11)" [./hough.h:301]   --->   Operation 333 'partselect' 'tmp_137' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 334 [1/1] (0.98ns)   --->   "%icmp2 = icmp eq i8 %tmp_137, 0" [./hough.h:301]   --->   Operation 334 'icmp' 'icmp2' <Predicate = (!exitcond5_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 335 [1/1] (1.11ns)   --->   "%tmp_193_i = icmp sgt i12 %tmp_165_i, 54" [./hough.h:301]   --->   Operation 335 'icmp' 'tmp_193_i' <Predicate = (!exitcond5_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_140 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %F2_1, i32 4, i32 11)" [./hough.h:301]   --->   Operation 336 'partselect' 'tmp_140' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 337 [1/1] (0.98ns)   --->   "%icmp3 = icmp sgt i8 %tmp_140, 0" [./hough.h:301]   --->   Operation 337 'icmp' 'icmp3' <Predicate = (!exitcond5_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_141 = trunc i12 %F2_1 to i6" [./hough.h:301]   --->   Operation 338 'trunc' 'tmp_141' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_20 : Operation 339 [1/1] (1.26ns)   --->   "%tmp_213_i = add i12 -16, %F2_1" [./hough.h:301]   --->   Operation 339 'add' 'tmp_213_i' <Predicate = (!exitcond5_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 340 [1/1] (1.11ns)   --->   "%tmp_214_i = icmp sgt i12 %tmp_213_i, 53" [./hough.h:301]   --->   Operation 340 'icmp' 'tmp_214_i' <Predicate = (!exitcond5_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 8.43>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_82_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [./hough.h:297]   --->   Operation 341 'specregionbegin' 'tmp_82_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:298]   --->   Operation 342 'specpipeline' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_95_i = zext i8 %n4_i to i64" [./hough.h:300]   --->   Operation 343 'zext' 'tmp_95_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_95_i_cast = zext i8 %n4_i to i9" [./hough.h:300]   --->   Operation 344 'zext' 'tmp_95_i_cast' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%trigtab_V_addr_4 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_95_i" [./hough.h:300]   --->   Operation 345 'getelementptr' 'trigtab_V_addr_4' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 346 [1/1] (1.27ns)   --->   "%tmp_31 = add i9 180, %tmp_95_i_cast" [./hough.h:301]   --->   Operation 346 'add' 'tmp_31' <Predicate = (!exitcond5_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i9 %tmp_31 to i64" [./hough.h:301]   --->   Operation 347 'zext' 'tmp_31_cast' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%trigtab_V_addr_5 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_31_cast" [./hough.h:301]   --->   Operation 348 'getelementptr' 'trigtab_V_addr_5' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.53ns)   --->   "%man_V_5 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_123" [./hough.h:300]   --->   Operation 349 'select' 'man_V_5' <Predicate = (!exitcond5_i)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_64)   --->   "%sh_amt_cast83_i = sext i12 %sh_amt to i16" [./hough.h:300]   --->   Operation 350 'sext' 'sh_amt_cast83_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_61)   --->   "%sh_amt_cast_i = sext i12 %sh_amt to i32" [./hough.h:300]   --->   Operation 351 'sext' 'sh_amt_cast_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 352 [1/1] (1.11ns)   --->   "%tmp_110_i = icmp eq i12 %F2, 14" [./hough.h:300]   --->   Operation 352 'icmp' 'tmp_110_i' <Predicate = (!exitcond5_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i54 %man_V_5 to i16" [./hough.h:300]   --->   Operation 353 'trunc' 'tmp_123' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 354 [1/1] (1.11ns)   --->   "%tmp_118_i = icmp ult i12 %sh_amt, 54" [./hough.h:300]   --->   Operation 354 'icmp' 'tmp_118_i' <Predicate = (!exitcond5_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_61)   --->   "%tmp_124_i = zext i32 %sh_amt_cast_i to i54" [./hough.h:300]   --->   Operation 355 'zext' 'tmp_124_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_61)   --->   "%tmp_125_i = ashr i54 %man_V_5, %tmp_124_i" [./hough.h:300]   --->   Operation 356 'ashr' 'tmp_125_i' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_61)   --->   "%tmp_125 = trunc i54 %tmp_125_i to i16" [./hough.h:300]   --->   Operation 357 'trunc' 'tmp_125' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_61)   --->   "%storemerge1_i = select i1 %isneg, i16 -1, i16 0" [./hough.h:300]   --->   Operation 358 'select' 'storemerge1_i' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_64)   --->   "%tmp_128_i = shl i16 %tmp_123, %sh_amt_cast83_i" [./hough.h:300]   --->   Operation 359 'shl' 'tmp_128_i' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 360 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_61 = select i1 %tmp_118_i, i16 %tmp_125, i16 %storemerge1_i" [./hough.h:300]   --->   Operation 360 'select' 'p_Val2_61' <Predicate = (!exitcond5_i)> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 361 [1/1] (1.26ns)   --->   "%tmp_131_i = add i12 -15, %F2" [./hough.h:300]   --->   Operation 361 'add' 'tmp_131_i' <Predicate = (!exitcond5_i & !tmp_130_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%tmp_131_cast_i = zext i12 %tmp_131_i to i32" [./hough.h:300]   --->   Operation 362 'zext' 'tmp_131_cast_i' <Predicate = (!exitcond5_i & !tmp_130_i)> <Delay = 0.00>
ST_21 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V_5, i32 %tmp_131_cast_i)" [./hough.h:300]   --->   Operation 363 'bitselect' 'tmp_126' <Predicate = (!exitcond5_i & !tmp_130_i)> <Delay = 0.00>
ST_21 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%qb = select i1 %tmp_130_i, i1 %isneg, i1 %tmp_126" [./hough.h:300]   --->   Operation 364 'select' 'qb' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 365 [1/1] (1.18ns)   --->   "%tmp_146_cast_i_op = sub i6 5, %tmp_128" [./hough.h:300]   --->   Operation 365 'sub' 'tmp_146_cast_i_op' <Predicate = (!exitcond5_i & !tmp_147_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node tmp_149_i)   --->   "%tmp_129 = select i1 %tmp_147_i, i6 0, i6 %tmp_146_cast_i_op" [./hough.h:300]   --->   Operation 366 'select' 'tmp_129' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node tmp_149_i)   --->   "%tmp_130 = zext i6 %tmp_129 to i54" [./hough.h:300]   --->   Operation 367 'zext' 'tmp_130' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node tmp_149_i)   --->   "%tmp_131 = lshr i54 -1, %tmp_130" [./hough.h:300]   --->   Operation 368 'lshr' 'tmp_131' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node tmp_149_i)   --->   "%p_Result_s = and i54 %man_V_5, %tmp_131" [./hough.h:300]   --->   Operation 369 'and' 'p_Result_s' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 370 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_149_i = icmp ne i54 %p_Result_s, 0" [./hough.h:300]   --->   Operation 370 'icmp' 'tmp_149_i' <Predicate = (!exitcond5_i)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i1_i)   --->   "%r_1 = and i1 %icmp1, %tmp_149_i" [./hough.h:300]   --->   Operation 371 'and' 'r_1' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 372 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i1_i = or i1 %isneg, %r_1" [./hough.h:300]   --->   Operation 372 'or' 'p_r_i_i_i1_i' <Predicate = (!exitcond5_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%qb_assign_1 = and i1 %p_r_i_i_i1_i, %qb" [./hough.h:300]   --->   Operation 373 'and' 'qb_assign_1' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_62)   --->   "%tmp_150_i = zext i1 %qb_assign_1 to i16" [./hough.h:300]   --->   Operation 374 'zext' 'tmp_150_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 375 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_62 = add i16 %tmp_150_i, %p_Val2_61" [./hough.h:300]   --->   Operation 375 'add' 'p_Val2_62' <Predicate = (!exitcond5_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%sel_tmp1 = xor i1 %tmp_98_i, true" [./hough.h:300]   --->   Operation 376 'xor' 'sel_tmp1' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%sel_tmp2 = and i1 %tmp_110_i, %sel_tmp1" [./hough.h:300]   --->   Operation 377 'and' 'sel_tmp2' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 378 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_98_i, %tmp_110_i" [./hough.h:300]   --->   Operation 378 'or' 'sel_tmp6_demorgan' <Predicate = (!exitcond5_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./hough.h:300]   --->   Operation 379 'xor' 'sel_tmp6' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp7 = and i1 %tmp_107_i, %sel_tmp6" [./hough.h:300]   --->   Operation 380 'and' 'sel_tmp7' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_107_i" [./hough.h:300]   --->   Operation 381 'or' 'sel_tmp13_demorgan' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp = xor i1 %sel_tmp13_demorgan, true" [./hough.h:300]   --->   Operation 382 'xor' 'sel_tmp' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 383 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %icmp, %sel_tmp" [./hough.h:300]   --->   Operation 383 'and' 'sel_tmp3' <Predicate = (!exitcond5_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_64)   --->   "%newSel = select i1 %sel_tmp3, i16 %tmp_128_i, i16 %p_Val2_62" [./hough.h:300]   --->   Operation 384 'select' 'newSel' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 385 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp3, %sel_tmp7" [./hough.h:300]   --->   Operation 385 'or' 'or_cond' <Predicate = (!exitcond5_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 386 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp2, i16 %tmp_123, i16 0" [./hough.h:300]   --->   Operation 386 'select' 'newSel1' <Predicate = (!exitcond5_i)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 387 [1/1] (1.89ns) (out node of the LUT)   --->   "%p_Val2_64 = select i1 %or_cond, i16 %newSel, i16 %newSel1" [./hough.h:300]   --->   Operation 387 'select' 'p_Val2_64' <Predicate = (!exitcond5_i)> <Delay = 1.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 388 [1/1] (1.99ns)   --->   "store i16 %p_Val2_64, i16* %trigtab_V_addr_4, align 2" [./hough.h:300]   --->   Operation 388 'store' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_21 : Operation 389 [1/1] (0.53ns)   --->   "%man_V = select i1 %isneg_1, i54 %man_V_3, i54 %p_Result_124" [./hough.h:301]   --->   Operation 389 'select' 'man_V' <Predicate = (!exitcond5_i)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_74)   --->   "%sh_amt_1_cast82_i = sext i12 %sh_amt_1 to i16" [./hough.h:301]   --->   Operation 390 'sext' 'sh_amt_1_cast82_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_68)   --->   "%sh_amt_1_cast_i = sext i12 %sh_amt_1 to i32" [./hough.h:301]   --->   Operation 391 'sext' 'sh_amt_1_cast_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (1.11ns)   --->   "%tmp_167_i = icmp eq i12 %F2_1, 14" [./hough.h:301]   --->   Operation 392 'icmp' 'tmp_167_i' <Predicate = (!exitcond5_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i54 %man_V to i16" [./hough.h:301]   --->   Operation 393 'trunc' 'tmp_136' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 394 [1/1] (1.11ns)   --->   "%tmp_179_i = icmp ult i12 %sh_amt_1, 54" [./hough.h:301]   --->   Operation 394 'icmp' 'tmp_179_i' <Predicate = (!exitcond5_i)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_68)   --->   "%tmp_185_i = zext i32 %sh_amt_1_cast_i to i54" [./hough.h:301]   --->   Operation 395 'zext' 'tmp_185_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_68)   --->   "%tmp_186_i = ashr i54 %man_V, %tmp_185_i" [./hough.h:301]   --->   Operation 396 'ashr' 'tmp_186_i' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_68)   --->   "%tmp_138 = trunc i54 %tmp_186_i to i16" [./hough.h:301]   --->   Operation 397 'trunc' 'tmp_138' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_68)   --->   "%storemerge_i = select i1 %isneg_1, i16 -1, i16 0" [./hough.h:301]   --->   Operation 398 'select' 'storemerge_i' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_74)   --->   "%tmp_189_i = shl i16 %tmp_136, %sh_amt_1_cast82_i" [./hough.h:301]   --->   Operation 399 'shl' 'tmp_189_i' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 400 [1/1] (2.17ns) (out node of the LUT)   --->   "%p_Val2_68 = select i1 %tmp_179_i, i16 %tmp_138, i16 %storemerge_i" [./hough.h:301]   --->   Operation 400 'select' 'p_Val2_68' <Predicate = (!exitcond5_i)> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 401 [1/1] (1.26ns)   --->   "%tmp_199_i = add i12 -15, %F2_1" [./hough.h:301]   --->   Operation 401 'add' 'tmp_199_i' <Predicate = (!exitcond5_i & !tmp_193_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_70)   --->   "%tmp_199_cast_i = zext i12 %tmp_199_i to i32" [./hough.h:301]   --->   Operation 402 'zext' 'tmp_199_cast_i' <Predicate = (!exitcond5_i & !tmp_193_i)> <Delay = 0.00>
ST_21 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_70)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %man_V, i32 %tmp_199_cast_i)" [./hough.h:301]   --->   Operation 403 'bitselect' 'tmp_139' <Predicate = (!exitcond5_i & !tmp_193_i)> <Delay = 0.00>
ST_21 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_70)   --->   "%qb_1 = select i1 %tmp_193_i, i1 %isneg_1, i1 %tmp_139" [./hough.h:301]   --->   Operation 404 'select' 'qb_1' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 405 [1/1] (1.18ns)   --->   "%tmp_213_cast_i_op = sub i6 5, %tmp_141" [./hough.h:301]   --->   Operation 405 'sub' 'tmp_213_cast_i_op' <Predicate = (!exitcond5_i & !tmp_214_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node tmp_216_i)   --->   "%tmp_142 = select i1 %tmp_214_i, i6 0, i6 %tmp_213_cast_i_op" [./hough.h:301]   --->   Operation 406 'select' 'tmp_142' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node tmp_216_i)   --->   "%tmp_143 = zext i6 %tmp_142 to i54" [./hough.h:301]   --->   Operation 407 'zext' 'tmp_143' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node tmp_216_i)   --->   "%tmp_144 = lshr i54 -1, %tmp_143" [./hough.h:301]   --->   Operation 408 'lshr' 'tmp_144' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node tmp_216_i)   --->   "%p_Result_54 = and i54 %man_V, %tmp_144" [./hough.h:301]   --->   Operation 409 'and' 'p_Result_54' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 410 [1/1] (1.45ns) (out node of the LUT)   --->   "%tmp_216_i = icmp ne i54 %p_Result_54, 0" [./hough.h:301]   --->   Operation 410 'icmp' 'tmp_216_i' <Predicate = (!exitcond5_i)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node p_r_i_i_i_i)   --->   "%r_2 = and i1 %icmp3, %tmp_216_i" [./hough.h:301]   --->   Operation 411 'and' 'r_2' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 412 [1/1] (0.46ns) (out node of the LUT)   --->   "%p_r_i_i_i_i = or i1 %isneg_1, %r_2" [./hough.h:301]   --->   Operation 412 'or' 'p_r_i_i_i_i' <Predicate = (!exitcond5_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_70)   --->   "%qb_assign_3 = and i1 %p_r_i_i_i_i, %qb_1" [./hough.h:301]   --->   Operation 413 'and' 'qb_assign_3' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_70)   --->   "%tmp_217_i = zext i1 %qb_assign_3 to i16" [./hough.h:301]   --->   Operation 414 'zext' 'tmp_217_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 415 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_70 = add i16 %tmp_217_i, %p_Val2_68" [./hough.h:301]   --->   Operation 415 'add' 'p_Val2_70' <Predicate = (!exitcond5_i)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%sel_tmp4 = xor i1 %tmp_157_i, true" [./hough.h:301]   --->   Operation 416 'xor' 'sel_tmp4' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%sel_tmp5 = and i1 %tmp_167_i, %sel_tmp4" [./hough.h:301]   --->   Operation 417 'and' 'sel_tmp5' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 418 [1/1] (0.46ns)   --->   "%sel_tmp25_demorgan = or i1 %tmp_157_i, %tmp_167_i" [./hough.h:301]   --->   Operation 418 'or' 'sel_tmp25_demorgan' <Predicate = (!exitcond5_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%sel_tmp8 = xor i1 %sel_tmp25_demorgan, true" [./hough.h:301]   --->   Operation 419 'xor' 'sel_tmp8' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_cond1)   --->   "%sel_tmp9 = and i1 %tmp_164_i, %sel_tmp8" [./hough.h:301]   --->   Operation 420 'and' 'sel_tmp9' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp32_demorgan = or i1 %sel_tmp25_demorgan, %tmp_164_i" [./hough.h:301]   --->   Operation 421 'or' 'sel_tmp32_demorgan' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %sel_tmp32_demorgan, true" [./hough.h:301]   --->   Operation 422 'xor' 'sel_tmp10' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 423 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %icmp2, %sel_tmp10" [./hough.h:301]   --->   Operation 423 'and' 'sel_tmp11' <Predicate = (!exitcond5_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_74)   --->   "%newSel3 = select i1 %sel_tmp11, i16 %tmp_189_i, i16 %p_Val2_70" [./hough.h:301]   --->   Operation 424 'select' 'newSel3' <Predicate = (!exitcond5_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 425 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond1 = or i1 %sel_tmp11, %sel_tmp9" [./hough.h:301]   --->   Operation 425 'or' 'or_cond1' <Predicate = (!exitcond5_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 426 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel4 = select i1 %sel_tmp5, i16 %tmp_136, i16 0" [./hough.h:301]   --->   Operation 426 'select' 'newSel4' <Predicate = (!exitcond5_i)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 427 [1/1] (1.89ns) (out node of the LUT)   --->   "%p_Val2_74 = select i1 %or_cond1, i16 %newSel3, i16 %newSel4" [./hough.h:301]   --->   Operation 427 'select' 'p_Val2_74' <Predicate = (!exitcond5_i)> <Delay = 1.89> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 428 [1/1] (1.99ns)   --->   "store i16 %p_Val2_74, i16* %trigtab_V_addr_5, align 2" [./hough.h:301]   --->   Operation 428 'store' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_21 : Operation 429 [1/1] (0.00ns)   --->   "%empty_387 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_82_i)" [./hough.h:302]   --->   Operation 429 'specregionend' 'empty_387' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_21 : Operation 430 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.1.exit.i" [./hough.h:297]   --->   Operation 430 'br' <Predicate = (!exitcond5_i)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.97>
ST_22 : Operation 431 [1/1] (0.00ns)   --->   "%pt_buf_length_i = alloca i32"   --->   Operation 431 'alloca' 'pt_buf_length_i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 432 [1/1] (0.97ns)   --->   "store i32 0, i32* %pt_buf_length_i"   --->   Operation 432 'store' <Predicate = true> <Delay = 0.97>
ST_22 : Operation 433 [1/1] (0.97ns)   --->   "br label %vector.exit.i"   --->   Operation 433 'br' <Predicate = true> <Delay = 0.97>

State 23 <SV = 5> <Delay = 8.28>
ST_23 : Operation 434 [1/1] (0.00ns)   --->   "%p_y_assign = phi i32 [ 0, %vector.exit.i.preheader ], [ %i_1, %vector.exit.i.loopexit ]"   --->   Operation 434 'phi' 'p_y_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 240, i64 0)"   --->   Operation 435 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 436 [1/1] (1.31ns)   --->   "%exitcond1_i = icmp eq i32 %p_y_assign, %rows" [./hough.h:306]   --->   Operation 436 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 437 [1/1] (1.57ns)   --->   "%i_1 = add nsw i32 %p_y_assign, 1" [./hough.h:306]   --->   Operation 437 'add' 'i_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 438 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %6, label %.preheader307.preheader.i" [./hough.h:306]   --->   Operation 438 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_156 = trunc i32 %p_y_assign to i10" [./hough.h:306]   --->   Operation 439 'trunc' 'tmp_156' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_23 : Operation 440 [1/1] (0.00ns)   --->   "%p_shl_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_156, i8 0)" [./hough.h:306]   --->   Operation 440 'bitconcatenate' 'p_shl_cast' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_23 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_157 = trunc i32 %p_y_assign to i12" [./hough.h:306]   --->   Operation 441 'trunc' 'tmp_157' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_23 : Operation 442 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_157, i6 0)" [./hough.h:310]   --->   Operation 442 'bitconcatenate' 'p_shl1_cast' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_23 : Operation 443 [1/1] (1.28ns)   --->   "%tmp_34 = add i18 %p_shl_cast, %p_shl1_cast" [./hough.h:310]   --->   Operation 443 'add' 'tmp_34' <Predicate = (!exitcond1_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 444 [1/1] (0.97ns)   --->   "br label %.preheader307.i" [./hough.h:307]   --->   Operation 444 'br' <Predicate = (!exitcond1_i)> <Delay = 0.97>
ST_23 : Operation 445 [1/1] (0.00ns)   --->   "%total_1 = alloca i32"   --->   Operation 445 'alloca' 'total_1' <Predicate = (exitcond1_i)> <Delay = 0.00>
ST_23 : Operation 446 [1/1] (0.00ns)   --->   "%pt_buf_length_i_load = load i32* %pt_buf_length_i" [./hough.h:323]   --->   Operation 446 'load' 'pt_buf_length_i_load' <Predicate = (exitcond1_i)> <Delay = 0.00>
ST_23 : Operation 447 [2/2] (8.28ns)   --->   "%x_assign_5 = sitofp i32 %pt_buf_length_i_load to float" [./hough.h:323]   --->   Operation 447 'sitofp' 'x_assign_5' <Predicate = (exitcond1_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 448 [1/1] (0.97ns)   --->   "store i32 0, i32* %total_1"   --->   Operation 448 'store' <Predicate = (exitcond1_i)> <Delay = 0.97>

State 24 <SV = 6> <Delay = 3.28>
ST_24 : Operation 449 [1/1] (0.00ns)   --->   "%p_x_assign = phi i32 [ 0, %.preheader307.preheader.i ], [ %j_2, %5 ]"   --->   Operation 449 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 320, i64 0)"   --->   Operation 450 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 451 [1/1] (1.31ns)   --->   "%exitcond2_i = icmp eq i32 %p_x_assign, %cols" [./hough.h:307]   --->   Operation 451 'icmp' 'exitcond2_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 452 [1/1] (1.57ns)   --->   "%j_2 = add nsw i32 %p_x_assign, 1" [./hough.h:307]   --->   Operation 452 'add' 'j_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 453 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i, label %vector.exit.i.loopexit, label %2" [./hough.h:307]   --->   Operation 453 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_85_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [./hough.h:307]   --->   Operation 454 'specregionbegin' 'tmp_85_i' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_24 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_158 = trunc i32 %p_x_assign to i18" [./hough.h:310]   --->   Operation 455 'trunc' 'tmp_158' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_24 : Operation 456 [1/1] (1.28ns)   --->   "%tmp_35 = add i18 %tmp_34, %tmp_158" [./hough.h:310]   --->   Operation 456 'add' 'tmp_35' <Predicate = (!exitcond2_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i18 %tmp_35 to i64" [./hough.h:310]   --->   Operation 457 'zext' 'tmp_40_cast' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_24 : Operation 458 [1/1] (0.00ns)   --->   "%edge_val_addr = getelementptr [76800 x i8]* %edge_val, i64 0, i64 %tmp_40_cast" [./hough.h:310]   --->   Operation 458 'getelementptr' 'edge_val_addr' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_24 : Operation 459 [1/1] (0.00ns)   --->   "%mask_val_addr = getelementptr [76800 x i1]* %mask_val, i64 0, i64 %tmp_40_cast" [./hough.h:315]   --->   Operation 459 'getelementptr' 'mask_val_addr' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_24 : Operation 460 [2/2] (1.99ns)   --->   "%edge_val_load = load i8* %edge_val_addr, align 1" [./hough.h:310]   --->   Operation 460 'load' 'edge_val_load' <Predicate = (!exitcond2_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_24 : Operation 461 [1/1] (0.00ns)   --->   "%empty_388 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_85_i)" [./hough.h:317]   --->   Operation 461 'specregionend' 'empty_388' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_24 : Operation 462 [1/1] (0.00ns)   --->   "br label %.preheader307.i" [./hough.h:307]   --->   Operation 462 'br' <Predicate = (!exitcond2_i)> <Delay = 0.00>

State 25 <SV = 7> <Delay = 2.98>
ST_25 : Operation 463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:309]   --->   Operation 463 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 464 [1/2] (1.99ns)   --->   "%edge_val_load = load i8* %edge_val_addr, align 1" [./hough.h:310]   --->   Operation 464 'load' 'edge_val_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_25 : Operation 465 [1/1] (0.98ns)   --->   "%tmp_117_i = icmp eq i8 %edge_val_load, 0" [./hough.h:310]   --->   Operation 465 'icmp' 'tmp_117_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 466 [1/1] (0.00ns)   --->   "br i1 %tmp_117_i, label %4, label %3" [./hough.h:310]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 467 [1/1] (0.00ns)   --->   "%pt_buf_length_i_load_2 = load i32* %pt_buf_length_i" [./type.h:117->./hough.h:312]   --->   Operation 467 'load' 'pt_buf_length_i_load_2' <Predicate = (!tmp_117_i)> <Delay = 0.00>
ST_25 : Operation 468 [1/1] (1.99ns)   --->   "store i1 true, i1* %mask_val_addr, align 1" [./hough.h:311]   --->   Operation 468 'store' <Predicate = (!tmp_117_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_25 : Operation 469 [1/1] (1.57ns)   --->   "%pt_buf_length = add nsw i32 %pt_buf_length_i_load_2, 1" [./type.h:117->./hough.h:312]   --->   Operation 469 'add' 'pt_buf_length' <Predicate = (!tmp_117_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_i_i = sext i32 %pt_buf_length_i_load_2 to i64" [./type.h:117->./hough.h:312]   --->   Operation 470 'sext' 'tmp_i_i' <Predicate = (!tmp_117_i)> <Delay = 0.00>
ST_25 : Operation 471 [1/1] (0.00ns)   --->   "%pt_buf_val_x_addr_1 = getelementptr [76800 x i32]* %pt_buf_val_x, i64 0, i64 %tmp_i_i" [./type.h:117->./hough.h:312]   --->   Operation 471 'getelementptr' 'pt_buf_val_x_addr_1' <Predicate = (!tmp_117_i)> <Delay = 0.00>
ST_25 : Operation 472 [1/1] (1.99ns)   --->   "store i32 %p_x_assign, i32* %pt_buf_val_x_addr_1, align 4" [./type.h:117->./hough.h:312]   --->   Operation 472 'store' <Predicate = (!tmp_117_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%pt_buf_val_y_addr_1 = getelementptr [76800 x i32]* %pt_buf_val_y, i64 0, i64 %tmp_i_i" [./type.h:117->./hough.h:312]   --->   Operation 473 'getelementptr' 'pt_buf_val_y_addr_1' <Predicate = (!tmp_117_i)> <Delay = 0.00>
ST_25 : Operation 474 [1/1] (1.99ns)   --->   "store i32 %p_y_assign, i32* %pt_buf_val_y_addr_1, align 4" [./type.h:117->./hough.h:312]   --->   Operation 474 'store' <Predicate = (!tmp_117_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_25 : Operation 475 [1/1] (0.97ns)   --->   "store i32 %pt_buf_length, i32* %pt_buf_length_i" [./hough.h:312]   --->   Operation 475 'store' <Predicate = (!tmp_117_i)> <Delay = 0.97>
ST_25 : Operation 476 [1/1] (0.00ns)   --->   "br label %5" [./hough.h:313]   --->   Operation 476 'br' <Predicate = (!tmp_117_i)> <Delay = 0.00>
ST_25 : Operation 477 [1/1] (1.99ns)   --->   "store i1 false, i1* %mask_val_addr, align 1" [./hough.h:315]   --->   Operation 477 'store' <Predicate = (tmp_117_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 478 'br' <Predicate = (tmp_117_i)> <Delay = 0.00>

State 26 <SV = 7> <Delay = 0.00>
ST_26 : Operation 479 [1/1] (0.00ns)   --->   "br label %vector.exit.i"   --->   Operation 479 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 6> <Delay = 8.28>
ST_27 : Operation 480 [1/2] (8.28ns)   --->   "%x_assign_5 = sitofp i32 %pt_buf_length_i_load to float" [./hough.h:323]   --->   Operation 480 'sitofp' 'x_assign_5' <Predicate = true> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 7> <Delay = 2.66>
ST_28 : Operation 481 [9/9] (2.66ns)   --->   "%tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323]   --->   Operation 481 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 8> <Delay = 8.69>
ST_29 : Operation 482 [8/9] (8.69ns)   --->   "%tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323]   --->   Operation 482 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 9> <Delay = 8.69>
ST_30 : Operation 483 [7/9] (8.69ns)   --->   "%tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323]   --->   Operation 483 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 10> <Delay = 8.69>
ST_31 : Operation 484 [6/9] (8.69ns)   --->   "%tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323]   --->   Operation 484 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 11> <Delay = 8.69>
ST_32 : Operation 485 [5/9] (8.69ns)   --->   "%tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323]   --->   Operation 485 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 12> <Delay = 8.69>
ST_33 : Operation 486 [4/9] (8.69ns)   --->   "%tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323]   --->   Operation 486 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 13> <Delay = 8.69>
ST_34 : Operation 487 [3/9] (8.69ns)   --->   "%tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323]   --->   Operation 487 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 14> <Delay = 8.69>
ST_35 : Operation 488 [2/9] (8.69ns)   --->   "%tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323]   --->   Operation 488 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 15> <Delay = 8.15>
ST_36 : Operation 489 [1/9] (8.15ns)   --->   "%tmp_i_i_i = call fastcc float @"log_generic<float>"(float %x_assign_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323]   --->   Operation 489 'call' 'tmp_i_i_i' <Predicate = true> <Delay = 8.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 16> <Delay = 7.30>
ST_37 : Operation 490 [2/2] (7.30ns)   --->   "%x_assign_6 = fmul float %tmp_i_i_i, 0x3FF7154760000000" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323]   --->   Operation 490 'fmul' 'x_assign_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 17> <Delay = 7.30>
ST_38 : Operation 491 [1/2] (7.30ns)   --->   "%x_assign_6 = fmul float %tmp_i_i_i, 0x3FF7154760000000" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323]   --->   Operation 491 'fmul' 'x_assign_6' <Predicate = true> <Delay = 7.30> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 7.30> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 18> <Delay = 1.99>
ST_39 : Operation 492 [1/1] (0.00ns)   --->   "%p_Val2_78 = bitcast float %x_assign_6 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 492 'bitcast' 'p_Val2_78' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 493 [1/1] (0.00ns)   --->   "%p_Result_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_78, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 493 'bitselect' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 494 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_78, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 494 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 495 [1/1] (0.00ns)   --->   "%loc_V_4 = trunc i32 %p_Val2_78 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 495 'trunc' 'loc_V_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 496 [1/1] (0.00ns)   --->   "%index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %p_Val2_78, i32 23, i32 27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:32->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 496 'partselect' 'index_V' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_47_i = zext i5 %index_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:33->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 497 'zext' 'tmp_47_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 498 [1/1] (0.00ns)   --->   "%mask_table1_addr = getelementptr [32 x i23]* @mask_table1, i64 0, i64 %tmp_47_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:33->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 498 'getelementptr' 'mask_table1_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 499 [2/2] (1.99ns)   --->   "%mask_1 = load i23* %mask_table1_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:33->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 499 'load' 'mask_1' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_39 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i32 %p_Val2_78 to i31" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:37->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 500 'trunc' 'tmp_148' <Predicate = true> <Delay = 0.00>

State 40 <SV = 19> <Delay = 5.01>
ST_40 : Operation 501 [1/1] (0.98ns)   --->   "%tmp_i1 = icmp ult i8 %loc_V, 127" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:19->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 501 'icmp' 'tmp_i1' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 502 [1/1] (0.98ns)   --->   "%tmp_i1_389 = icmp ugt i8 %loc_V, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:25->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 502 'icmp' 'tmp_i1_389' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 503 [1/1] (1.27ns)   --->   "%tmp_45_i = icmp eq i23 %loc_V_4, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 503 'icmp' 'tmp_45_i' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 504 [1/1] (0.98ns)   --->   "%tmp_46_i = icmp eq i8 %loc_V, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 504 'icmp' 'tmp_46_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%or_cond_i = and i1 %tmp_45_i, %tmp_46_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 505 'and' 'or_cond_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 506 [1/2] (1.99ns)   --->   "%mask_1 = load i23* %mask_table1_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:33->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 506 'load' 'mask_1' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_40 : Operation 507 [1/1] (0.00ns)   --->   "%mask_cast_i = zext i23 %mask_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:33->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 507 'zext' 'mask_cast_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%p_Result_125 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_61, i31 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:23->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 508 'bitconcatenate' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%ret_i_i_i_i = bitcast i32 %p_Result_125 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:23->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 509 'bitcast' 'ret_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 510 [1/1] (0.00ns)   --->   "%p_Result_126 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %tmp_148) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:37->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 510 'bitconcatenate' 'p_Result_126' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 511 [1/1] (1.57ns)   --->   "%p_Val2_83 = add i32 %p_Result_126, %mask_cast_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:37->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 511 'add' 'p_Val2_83' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node ret_i_i_i)   --->   "%p_Result_127 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_83, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:284->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:37->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 512 'bitselect' 'p_Result_127' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node ret_i_i_i)   --->   "%loc_V_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_83, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:285->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:37->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 513 'partselect' 'loc_V_5' <Predicate = (!p_Result_61)> <Delay = 0.00>
ST_40 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node ret_i_i_i)   --->   "%loc_V_6 = trunc i32 %p_Val2_83 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:37->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 514 'trunc' 'loc_V_6' <Predicate = (!p_Result_61)> <Delay = 0.00>
ST_40 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node ret_i_i_i)   --->   "%xs_sig_V_1 = select i1 %p_Result_61, i23 %loc_V_4, i23 %loc_V_6" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 515 'select' 'xs_sig_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node ret_i_i_i)   --->   "%xs_exp_V = select i1 %p_Result_61, i8 %loc_V, i8 %loc_V_5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:297->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 516 'select' 'xs_exp_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node ret_i_i_i)   --->   "%xs_sign_V = or i1 %p_Result_61, %p_Result_127" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:296->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 517 'or' 'xs_sign_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node ret_i_i_i)   --->   "%tmp_48_i = xor i23 %mask_1, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:40->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 518 'xor' 'tmp_48_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node ret_i_i_i)   --->   "%xs_sig_V = and i23 %xs_sig_V_1, %tmp_48_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:40->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 519 'and' 'xs_sig_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node ret_i_i_i)   --->   "%p_Result_128 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %xs_sign_V, i8 %xs_exp_V, i23 %xs_sig_V) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 520 'bitconcatenate' 'p_Result_128' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 521 [1/1] (0.51ns) (out node of the LUT)   --->   "%ret_i_i_i = bitcast i32 %p_Result_128 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 521 'bitcast' 'ret_i_i_i' <Predicate = true> <Delay = 0.51>
ST_40 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%sel_tmp_i = or i1 %p_Result_61, %or_cond_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 522 'or' 'sel_tmp_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2_i)   --->   "%sel_tmp1_i = and i1 %sel_tmp_i, %tmp_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 523 'and' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 524 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp2_i = select i1 %sel_tmp1_i, float %ret_i_i_i_i, float 1.000000e+00" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 524 'select' 'sel_tmp2_i' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6_i)   --->   "%sel_tmp5_demorgan_i = or i1 %tmp_i1, %tmp_i1_389" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:19->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 525 'or' 'sel_tmp5_demorgan_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 526 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp6_i = select i1 %sel_tmp5_demorgan_i, float %sel_tmp2_i, float %ret_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:19->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 526 'select' 'sel_tmp6_i' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node x_assign_7)   --->   "%sel_tmp7_i = xor i1 %tmp_i1, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:19->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 527 'xor' 'sel_tmp7_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node x_assign_7)   --->   "%sel_tmp8_i = and i1 %tmp_i1_389, %sel_tmp7_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:25->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 528 'and' 'sel_tmp8_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 529 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_7 = select i1 %sel_tmp8_i, float %x_assign_6, float %sel_tmp6_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:25->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323]   --->   Operation 529 'select' 'x_assign_7' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 41 <SV = 20> <Delay = 6.88>
ST_41 : Operation 530 [1/1] (0.00ns)   --->   "%p_Val2_91 = bitcast float %x_assign_7 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 530 'bitcast' 'p_Val2_91' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node M)   --->   "%p_Result_129 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_91, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 531 'bitselect' 'p_Result_129' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 532 [1/1] (0.00ns)   --->   "%loc_V_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_91, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 532 'partselect' 'loc_V_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 533 [1/1] (0.00ns)   --->   "%loc_V_8 = trunc i32 %p_Val2_91 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 533 'trunc' 'loc_V_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_293_i_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_8, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 534 'bitconcatenate' 'tmp_293_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%tmp_293_i_i_i_cast = zext i25 %tmp_293_i_i_i_i to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 535 'zext' 'tmp_293_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast_i = zext i8 %loc_V_7 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 536 'zext' 'tmp_i_i_i_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 537 [1/1] (1.28ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 537 'add' 'sh_assign' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 538 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 538 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 539 [1/1] (1.28ns)   --->   "%tmp_294_i_i_i_i = sub i8 127, %loc_V_7" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 539 'sub' 'tmp_294_i_i_i_i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_294_i_i_i_cast_i = sext i8 %tmp_294_i_i_i_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 540 'sext' 'tmp_294_i_i_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 541 [1/1] (0.42ns)   --->   "%sh_assign_1 = select i1 %isNeg, i9 %tmp_294_i_i_i_cast_i, i9 %sh_assign" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 541 'select' 'sh_assign_1' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%sh_assign_2_i_i_i_ca = sext i9 %sh_assign_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 542 'sext' 'sh_assign_2_i_i_i_ca' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%sh_assign_2_i_i_i_ca_1 = sext i9 %sh_assign_1 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 543 'sext' 'sh_assign_2_i_i_i_ca_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%tmp_295_i_i_i_i = zext i32 %sh_assign_2_i_i_i_ca to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 544 'zext' 'tmp_295_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%tmp_296_i_i_i_i = lshr i25 %tmp_293_i_i_i_i, %sh_assign_2_i_i_i_ca_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 545 'lshr' 'tmp_296_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%tmp_297_i_i_i_i = shl i79 %tmp_293_i_i_i_cast, %tmp_295_i_i_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 546 'shl' 'tmp_297_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_296_i_i_i_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 547 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%tmp_32 = zext i1 %tmp_154 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 548 'zext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_96)   --->   "%tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_297_i_i_i_i, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 549 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 550 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_96 = select i1 %isNeg, i32 %tmp_32, i32 %tmp_33" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 550 'select' 'p_Val2_96' <Predicate = true> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 551 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i_i = sub i32 0, %p_Val2_96" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 551 'sub' 'p_Val2_i_i_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node M)   --->   "%p_Val2_99 = select i1 %p_Result_129, i32 %p_Val2_i_i_i_i, i32 %p_Val2_96" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323]   --->   Operation 552 'select' 'p_Val2_99' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 553 [1/1] (1.79ns) (out node of the LUT)   --->   "%M = shl i32 1, %p_Val2_99" [./hough.h:323]   --->   Operation 553 'shl' 'M' <Predicate = true> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 21> <Delay = 3.93>
ST_42 : Operation 554 [5/5] (3.93ns)   --->   "%p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %M) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324]   --->   Operation 554 'call' 'p_Val2_i_i_i' <Predicate = true> <Delay = 3.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 22> <Delay = 8.57>
ST_43 : Operation 555 [4/5] (8.57ns)   --->   "%p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %M) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324]   --->   Operation 555 'call' 'p_Val2_i_i_i' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 23> <Delay = 8.57>
ST_44 : Operation 556 [3/5] (8.57ns)   --->   "%p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %M) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324]   --->   Operation 556 'call' 'p_Val2_i_i_i' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 24> <Delay = 8.57>
ST_45 : Operation 557 [2/5] (8.57ns)   --->   "%p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %M) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324]   --->   Operation 557 'call' 'p_Val2_i_i_i' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 25> <Delay = 7.40>
ST_46 : Operation 558 [1/5] (7.40ns)   --->   "%p_Val2_i_i_i = call fastcc i16 @"sqrt_fixed<32, 32>"(i32 %M) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324]   --->   Operation 558 'call' 'p_Val2_i_i_i' <Predicate = true> <Delay = 7.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i16 %p_Val2_i_i_i to i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324]   --->   Operation 559 'trunc' 'tmp_155' <Predicate = true> <Delay = 0.00>

State 47 <SV = 26> <Delay = 1.76>
ST_47 : Operation 560 [1/1] (0.00ns)   --->   "%p_Val2_cast = zext i16 %p_Val2_i_i_i to i17" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324]   --->   Operation 560 'zext' 'p_Val2_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 561 [1/1] (1.24ns)   --->   "%step = add i17 -1, %p_Val2_cast" [./hough.h:326]   --->   Operation 561 'add' 'step' <Predicate = (!tmp_155)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 562 [1/1] (0.52ns)   --->   "%p_i = select i1 %tmp_155, i17 %p_Val2_cast, i17 %step" [./hough.h:325]   --->   Operation 562 'select' 'p_i' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 563 [1/1] (0.00ns)   --->   "%p_i_cast = sext i17 %p_i to i32" [./hough.h:325]   --->   Operation 563 'sext' 'p_i_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 564 [1/1] (1.57ns)   --->   "%max_val = add nsw i32 -1, %threshold_read" [./hough.h:344]   --->   Operation 564 'add' 'max_val' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 565 [1/1] (0.00ns)   --->   "%line_end_x_addr_2 = getelementptr [2 x i32]* %line_end_x, i64 0, i64 1" [./hough.h:419]   --->   Operation 565 'getelementptr' 'line_end_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 566 [1/1] (0.00ns)   --->   "%line_end_x_addr_3 = getelementptr [2 x i32]* %line_end_x, i64 0, i64 0" [./hough.h:419]   --->   Operation 566 'getelementptr' 'line_end_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 567 [1/1] (0.00ns)   --->   "%line_end_y_addr_2 = getelementptr [2 x i32]* %line_end_y, i64 0, i64 1" [./hough.h:420]   --->   Operation 567 'getelementptr' 'line_end_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 568 [1/1] (0.00ns)   --->   "%line_end_y_addr_3 = getelementptr [2 x i32]* %line_end_y, i64 0, i64 0" [./hough.h:420]   --->   Operation 568 'getelementptr' 'line_end_y_addr_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 569 [1/1] (0.97ns)   --->   "br label %._crit_edge309.i" [./hough.h:328]   --->   Operation 569 'br' <Predicate = true> <Delay = 0.97>

State 48 <SV = 27> <Delay = 3.59>
ST_48 : Operation 570 [1/1] (0.00ns)   --->   "%idx_i = phi i32 [ 0, %6 ], [ %idx, %._crit_edge309.i.backedge ]"   --->   Operation 570 'phi' 'idx_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 571 [1/1] (0.00ns)   --->   "%cnt_i = phi i31 [ 0, %6 ], [ %cnt, %._crit_edge309.i.backedge ]" [./hough.h:328]   --->   Operation 571 'phi' 'cnt_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 572 [1/1] (0.00ns)   --->   "%total_1_load = load i32* %total_1" [./hough.h:460]   --->   Operation 572 'load' 'total_1_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 573 [1/1] (0.00ns)   --->   "%cnt_i_cast = zext i31 %cnt_i to i32" [./hough.h:328]   --->   Operation 573 'zext' 'cnt_i_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 574 [1/1] (1.31ns)   --->   "%tmp_112_i = icmp slt i32 %cnt_i_cast, %M" [./hough.h:328]   --->   Operation 574 'icmp' 'tmp_112_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 575 [1/1] (1.55ns)   --->   "%cnt = add i31 %cnt_i, 1" [./hough.h:328]   --->   Operation 575 'add' 'cnt' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 576 [1/1] (0.97ns)   --->   "br i1 %tmp_112_i, label %7, label %.exit" [./hough.h:328]   --->   Operation 576 'br' <Predicate = true> <Delay = 0.97>
ST_48 : Operation 577 [1/1] (1.57ns)   --->   "%tmp_114_i = add nsw i32 %idx_i, %p_i_cast" [./hough.h:330]   --->   Operation 577 'add' 'tmp_114_i' <Predicate = (tmp_112_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 578 [36/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 578 'srem' 'idx' <Predicate = (tmp_112_i)> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 28> <Delay = 2.01>
ST_49 : Operation 579 [35/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 579 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 29> <Delay = 2.01>
ST_50 : Operation 580 [34/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 580 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 30> <Delay = 2.01>
ST_51 : Operation 581 [33/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 581 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 31> <Delay = 2.01>
ST_52 : Operation 582 [32/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 582 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 32> <Delay = 2.01>
ST_53 : Operation 583 [31/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 583 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 33> <Delay = 2.01>
ST_54 : Operation 584 [30/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 584 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 34> <Delay = 2.01>
ST_55 : Operation 585 [29/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 585 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 35> <Delay = 2.01>
ST_56 : Operation 586 [28/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 586 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 36> <Delay = 2.01>
ST_57 : Operation 587 [27/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 587 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 37> <Delay = 2.01>
ST_58 : Operation 588 [26/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 588 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 38> <Delay = 2.01>
ST_59 : Operation 589 [25/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 589 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 39> <Delay = 2.01>
ST_60 : Operation 590 [24/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 590 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 40> <Delay = 2.01>
ST_61 : Operation 591 [23/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 591 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 41> <Delay = 2.01>
ST_62 : Operation 592 [22/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 592 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 42> <Delay = 2.01>
ST_63 : Operation 593 [21/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 593 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 43> <Delay = 2.01>
ST_64 : Operation 594 [20/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 594 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 44> <Delay = 2.01>
ST_65 : Operation 595 [19/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 595 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 45> <Delay = 2.01>
ST_66 : Operation 596 [18/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 596 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 46> <Delay = 2.01>
ST_67 : Operation 597 [17/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 597 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 47> <Delay = 2.01>
ST_68 : Operation 598 [16/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 598 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 48> <Delay = 2.01>
ST_69 : Operation 599 [15/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 599 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 49> <Delay = 2.01>
ST_70 : Operation 600 [14/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 600 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 50> <Delay = 2.01>
ST_71 : Operation 601 [13/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 601 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 51> <Delay = 2.01>
ST_72 : Operation 602 [12/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 602 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 52> <Delay = 2.01>
ST_73 : Operation 603 [11/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 603 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 53> <Delay = 2.01>
ST_74 : Operation 604 [10/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 604 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 54> <Delay = 2.01>
ST_75 : Operation 605 [9/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 605 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 55> <Delay = 2.01>
ST_76 : Operation 606 [8/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 606 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 56> <Delay = 2.01>
ST_77 : Operation 607 [7/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 607 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 57> <Delay = 2.01>
ST_78 : Operation 608 [6/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 608 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 58> <Delay = 2.01>
ST_79 : Operation 609 [5/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 609 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 59> <Delay = 2.01>
ST_80 : Operation 610 [4/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 610 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 60> <Delay = 2.01>
ST_81 : Operation 611 [3/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 611 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 61> <Delay = 2.01>
ST_82 : Operation 612 [2/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 612 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 62> <Delay = 4.01>
ST_83 : Operation 613 [1/1] (0.00ns)   --->   "%pt_buf_length_i_load_1 = load i32* %pt_buf_length_i" [./hough.h:331]   --->   Operation 613 'load' 'pt_buf_length_i_load_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 614 [1/36] (2.01ns)   --->   "%idx = srem i32 %tmp_114_i, %M" [./hough.h:330]   --->   Operation 614 'srem' 'idx' <Predicate = true> <Delay = 2.01> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 615 [1/1] (1.31ns)   --->   "%tmp_115_i = icmp slt i32 %idx, %pt_buf_length_i_load_1" [./hough.h:331]   --->   Operation 615 'icmp' 'tmp_115_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 616 [1/1] (0.00ns)   --->   "br i1 %tmp_115_i, label %8, label %._crit_edge309.i.backedge" [./hough.h:331]   --->   Operation 616 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_121_i = sext i32 %idx to i64" [./hough.h:334]   --->   Operation 617 'sext' 'tmp_121_i' <Predicate = (tmp_115_i)> <Delay = 0.00>
ST_83 : Operation 618 [1/1] (0.00ns)   --->   "%pt_buf_val_x_addr = getelementptr [76800 x i32]* %pt_buf_val_x, i64 0, i64 %tmp_121_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334]   --->   Operation 618 'getelementptr' 'pt_buf_val_x_addr' <Predicate = (tmp_115_i)> <Delay = 0.00>
ST_83 : Operation 619 [2/2] (1.99ns)   --->   "%j_3 = load i32* %pt_buf_val_x_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334]   --->   Operation 619 'load' 'j_3' <Predicate = (tmp_115_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_83 : Operation 620 [1/1] (0.00ns)   --->   "%pt_buf_val_y_addr = getelementptr [76800 x i32]* %pt_buf_val_y, i64 0, i64 %tmp_121_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334]   --->   Operation 620 'getelementptr' 'pt_buf_val_y_addr' <Predicate = (tmp_115_i)> <Delay = 0.00>
ST_83 : Operation 621 [2/2] (1.99ns)   --->   "%i_3 = load i32* %pt_buf_val_y_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334]   --->   Operation 621 'load' 'i_3' <Predicate = (tmp_115_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>

State 84 <SV = 63> <Delay = 5.93>
ST_84 : Operation 622 [1/2] (1.99ns)   --->   "%j_3 = load i32* %pt_buf_val_x_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334]   --->   Operation 622 'load' 'j_3' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_84 : Operation 623 [1/2] (1.99ns)   --->   "%i_3 = load i32* %pt_buf_val_y_addr, align 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334]   --->   Operation 623 'load' 'i_3' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_84 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_159 = trunc i32 %j_3 to i18" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334]   --->   Operation 624 'trunc' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_160 = trunc i32 %i_3 to i10" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334]   --->   Operation 625 'trunc' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 626 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_160, i8 0)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334]   --->   Operation 626 'bitconcatenate' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_161 = trunc i32 %i_3 to i12" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334]   --->   Operation 627 'trunc' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 628 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_161, i6 0)" [./hough.h:339]   --->   Operation 628 'bitconcatenate' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_36 = add i18 %p_shl2_cast, %p_shl3_cast" [./hough.h:339]   --->   Operation 629 'add' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 630 [1/1] (1.93ns) (root node of TernaryAdder)   --->   "%tmp_37 = add i18 %tmp_159, %tmp_36" [./hough.h:339]   --->   Operation 630 'add' 'tmp_37' <Predicate = true> <Delay = 1.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_44_cast = sext i18 %tmp_37 to i64" [./hough.h:339]   --->   Operation 631 'sext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 632 [1/1] (0.00ns)   --->   "%mask_val_addr_1 = getelementptr [76800 x i1]* %mask_val, i64 0, i64 %tmp_44_cast" [./hough.h:339]   --->   Operation 632 'getelementptr' 'mask_val_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 633 [2/2] (1.99ns)   --->   "%mask_val_load = load i1* %mask_val_addr_1, align 1" [./hough.h:339]   --->   Operation 633 'load' 'mask_val_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>

State 85 <SV = 64> <Delay = 2.97>
ST_85 : Operation 634 [1/2] (1.99ns)   --->   "%mask_val_load = load i1* %mask_val_addr_1, align 1" [./hough.h:339]   --->   Operation 634 'load' 'mask_val_load' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_85 : Operation 635 [1/1] (0.97ns)   --->   "br i1 %mask_val_load, label %9, label %.loopexit.i" [./hough.h:339]   --->   Operation 635 'br' <Predicate = true> <Delay = 0.97>
ST_85 : Operation 636 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %j_3 to i48" [./hough.h:348]   --->   Operation 636 'sext' 'OP1_V' <Predicate = (mask_val_load)> <Delay = 0.00>
ST_85 : Operation 637 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i32 %i_3 to i48" [./hough.h:348]   --->   Operation 637 'sext' 'OP1_V_4' <Predicate = (mask_val_load)> <Delay = 0.00>
ST_85 : Operation 638 [1/1] (0.97ns)   --->   "br label %10" [./hough.h:346]   --->   Operation 638 'br' <Predicate = (mask_val_load)> <Delay = 0.97>

State 86 <SV = 65> <Delay = 3.27>
ST_86 : Operation 639 [1/1] (0.00ns)   --->   "%max_val1_i = phi i32 [ %max_val, %9 ], [ %val_0_max_val_i, %_ifconv35 ]"   --->   Operation 639 'phi' 'max_val1_i' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 640 [1/1] (0.00ns)   --->   "%max_n_i = phi i32 [ 0, %9 ], [ %n7_0_max_n_i, %_ifconv35 ]" [./hough.h:352]   --->   Operation 640 'phi' 'max_n_i' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 641 [1/1] (0.00ns)   --->   "%max_n = phi i8 [ 0, %9 ], [ %n_1, %_ifconv35 ]"   --->   Operation 641 'phi' 'max_n' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 642 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i18 [ 0, %9 ], [ %next_mul2, %_ifconv35 ]"   --->   Operation 642 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 643 [1/1] (0.00ns)   --->   "%phi_mul240_cast = zext i18 %phi_mul2 to i19" [./hough.h:346]   --->   Operation 643 'zext' 'phi_mul240_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 644 [1/1] (0.98ns)   --->   "%exitcond6_i = icmp eq i8 %max_n, -76" [./hough.h:346]   --->   Operation 644 'icmp' 'exitcond6_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 645 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 645 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 646 [1/1] (1.28ns)   --->   "%n_1 = add i8 %max_n, 1" [./hough.h:346]   --->   Operation 646 'add' 'n_1' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 647 [1/1] (0.00ns)   --->   "br i1 %exitcond6_i, label %11, label %_ifconv35" [./hough.h:346]   --->   Operation 647 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_135_i = zext i8 %max_n to i64" [./hough.h:348]   --->   Operation 648 'zext' 'tmp_135_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_86 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_135_i_cast = zext i8 %max_n to i9" [./hough.h:346]   --->   Operation 649 'zext' 'tmp_135_i_cast' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_86 : Operation 650 [1/1] (1.28ns)   --->   "%next_mul2 = add i18 1121, %phi_mul2"   --->   Operation 650 'add' 'next_mul2' <Predicate = (!exitcond6_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 651 [1/1] (1.27ns)   --->   "%tmp_38 = add i9 180, %tmp_135_i_cast" [./hough.h:348]   --->   Operation 651 'add' 'tmp_38' <Predicate = (!exitcond6_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i9 %tmp_38 to i64" [./hough.h:348]   --->   Operation 652 'zext' 'tmp_46_cast' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_86 : Operation 653 [1/1] (0.00ns)   --->   "%trigtab_V_addr = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_46_cast" [./hough.h:348]   --->   Operation 653 'getelementptr' 'trigtab_V_addr' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_86 : Operation 654 [1/1] (0.00ns)   --->   "%trigtab_V_addr_1 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_135_i" [./hough.h:348]   --->   Operation 654 'getelementptr' 'trigtab_V_addr_1' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_86 : Operation 655 [2/2] (1.99ns)   --->   "%trigtab_V_load = load i16* %trigtab_V_addr, align 2" [./hough.h:348]   --->   Operation 655 'load' 'trigtab_V_load' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_86 : Operation 656 [2/2] (1.99ns)   --->   "%trigtab_V_load_1 = load i16* %trigtab_V_addr_1, align 2" [./hough.h:348]   --->   Operation 656 'load' 'trigtab_V_load_1' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>

State 87 <SV = 66> <Delay = 7.01>
ST_87 : Operation 657 [1/2] (1.99ns)   --->   "%trigtab_V_load = load i16* %trigtab_V_addr, align 2" [./hough.h:348]   --->   Operation 657 'load' 'trigtab_V_load' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_87 : Operation 658 [1/1] (0.00ns)   --->   "%OP2_V = sext i16 %trigtab_V_load to i48" [./hough.h:348]   --->   Operation 658 'sext' 'OP2_V' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_87 : Operation 659 [1/1] (5.02ns)   --->   "%p_Val2_100 = mul nsw i48 %OP2_V, %OP1_V" [./hough.h:348]   --->   Operation 659 'mul' 'p_Val2_100' <Predicate = (!exitcond6_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 660 [1/2] (1.99ns)   --->   "%trigtab_V_load_1 = load i16* %trigtab_V_addr_1, align 2" [./hough.h:348]   --->   Operation 660 'load' 'trigtab_V_load_1' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_87 : Operation 661 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i16 %trigtab_V_load_1 to i48" [./hough.h:348]   --->   Operation 661 'sext' 'OP2_V_5' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_87 : Operation 662 [1/1] (5.02ns)   --->   "%p_Val2_23 = mul nsw i48 %OP2_V_5, %OP1_V_4" [./hough.h:348]   --->   Operation 662 'mul' 'p_Val2_23' <Predicate = (!exitcond6_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 67> <Delay = 5.85>
ST_88 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_136_i = sext i48 %p_Val2_100 to i49" [./hough.h:348]   --->   Operation 663 'sext' 'tmp_136_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_88 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_137_i = sext i48 %p_Val2_23 to i49" [./hough.h:348]   --->   Operation 664 'sext' 'tmp_137_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_88 : Operation 665 [1/1] (1.65ns)   --->   "%p_Val2_101 = add nsw i49 %tmp_137_i, %tmp_136_i" [./hough.h:348]   --->   Operation 665 'add' 'p_Val2_101' <Predicate = (!exitcond6_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 666 [1/1] (1.65ns)   --->   "%p_Val2_37_cast_i = add i48 %p_Val2_100, %p_Val2_23" [./hough.h:348]   --->   Operation 666 'add' 'p_Val2_37_cast_i' <Predicate = (!exitcond6_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 667 [1/1] (1.40ns)   --->   "%tmp_138_i = icmp eq i49 %p_Val2_101, 0" [./hough.h:348]   --->   Operation 667 'icmp' 'tmp_138_i' <Predicate = (!exitcond6_i)> <Delay = 1.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 668 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_101, i32 48)" [./hough.h:348]   --->   Operation 668 'bitselect' 'is_neg' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_88 : Operation 669 [1/1] (1.65ns)   --->   "%tmp_142_cast_i = sub i48 0, %p_Val2_37_cast_i" [./hough.h:348]   --->   Operation 669 'sub' 'tmp_142_cast_i' <Predicate = (!exitcond6_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 670 [1/1] (0.53ns)   --->   "%p_Val2_103 = select i1 %is_neg, i48 %tmp_142_cast_i, i48 %p_Val2_37_cast_i" [./hough.h:348]   --->   Operation 670 'select' 'p_Val2_103' <Predicate = (!exitcond6_i)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 671 [1/1] (0.00ns)   --->   "%p_Val2_42_cast_i = zext i48 %p_Val2_103 to i49" [./hough.h:348]   --->   Operation 671 'zext' 'p_Val2_42_cast_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_88 : Operation 672 [1/1] (0.00ns)   --->   "%p_Result_130 = call i49 @llvm.part.select.i49(i49 %p_Val2_42_cast_i, i32 48, i32 0) nounwind" [./hough.h:348]   --->   Operation 672 'partselect' 'p_Result_130' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_88 : Operation 673 [1/1] (0.00ns)   --->   "%p_Result_131 = call i64 @_ssdm_op_BitConcatenate.i64.i15.i49(i15 -1, i49 %p_Result_130)" [./hough.h:348]   --->   Operation 673 'bitconcatenate' 'p_Result_131' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_88 : Operation 674 [1/1] (2.00ns)   --->   "%tmp_143_i = call i64 @llvm.cttz.i64(i64 %p_Result_131, i1 true) nounwind" [./hough.h:348]   --->   Operation 674 'cttz' 'tmp_143_i' <Predicate = (!exitcond6_i)> <Delay = 2.00> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 675 [1/1] (0.00ns)   --->   "%num_zeros = trunc i64 %tmp_143_i to i32" [./hough.h:348]   --->   Operation 675 'trunc' 'num_zeros' <Predicate = (!exitcond6_i)> <Delay = 0.00>

State 89 <SV = 68> <Delay = 7.27>
ST_89 : Operation 676 [1/1] (1.57ns)   --->   "%msb_idx = sub nsw i32 48, %num_zeros" [./hough.h:348]   --->   Operation 676 'sub' 'msb_idx' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_164 = trunc i32 %msb_idx to i31" [./hough.h:348]   --->   Operation 677 'trunc' 'tmp_164' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_89 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)" [./hough.h:348]   --->   Operation 678 'bitselect' 'tmp_165' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_89 : Operation 679 [1/1] (0.44ns)   --->   "%msb_idx_1 = select i1 %tmp_165, i31 0, i31 %tmp_164" [./hough.h:348]   --->   Operation 679 'select' 'msb_idx_1' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_166 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_1, i32 5, i32 30)" [./hough.h:348]   --->   Operation 680 'partselect' 'tmp_166' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_89 : Operation 681 [1/1] (1.28ns)   --->   "%icmp4 = icmp eq i26 %tmp_166, 0" [./hough.h:348]   --->   Operation 681 'icmp' 'icmp4' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_6)   --->   "%tmp32_V = trunc i48 %p_Val2_103 to i32" [./hough.h:348]   --->   Operation 682 'trunc' 'tmp32_V' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_89 : Operation 683 [1/1] (1.55ns)   --->   "%tmp_153_i = sub i31 31, %msb_idx_1" [./hough.h:348]   --->   Operation 683 'sub' 'tmp_153_i' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_6)   --->   "%tmp_153_cast_i = zext i31 %tmp_153_i to i32" [./hough.h:348]   --->   Operation 684 'zext' 'tmp_153_cast_i' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_89 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_6)   --->   "%tmp32_V_1 = shl i32 %tmp32_V, %tmp_153_cast_i" [./hough.h:348]   --->   Operation 685 'shl' 'tmp32_V_1' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_168 = trunc i31 %msb_idx_1 to i6" [./hough.h:348]   --->   Operation 686 'trunc' 'tmp_168' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_89 : Operation 687 [1/1] (1.30ns)   --->   "%tmp_169 = icmp ult i31 %msb_idx_1, 31" [./hough.h:348]   --->   Operation 687 'icmp' 'tmp_169' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 688 [1/1] (1.18ns)   --->   "%tmp_170 = add i6 -31, %tmp_168" [./hough.h:348]   --->   Operation 688 'add' 'tmp_170' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_2)   --->   "%tmp_171 = call i49 @llvm.part.select.i49(i49 %p_Val2_42_cast_i, i32 48, i32 0)" [./hough.h:348]   --->   Operation 689 'partselect' 'tmp_171' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_89 : Operation 690 [1/1] (1.18ns)   --->   "%tmp_172 = sub i6 15, %tmp_168" [./hough.h:348]   --->   Operation 690 'sub' 'tmp_172' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_2)   --->   "%tmp_173 = select i1 %tmp_169, i49 %tmp_171, i49 %p_Val2_42_cast_i" [./hough.h:348]   --->   Operation 691 'select' 'tmp_173' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_2)   --->   "%tmp_174 = select i1 %tmp_169, i6 %tmp_172, i6 %tmp_170" [./hough.h:348]   --->   Operation 692 'select' 'tmp_174' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_2)   --->   "%tmp_175 = zext i6 %tmp_174 to i49" [./hough.h:348]   --->   Operation 693 'zext' 'tmp_175' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_89 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_2)   --->   "%tmp_176 = lshr i49 %tmp_173, %tmp_175" [./hough.h:348]   --->   Operation 694 'lshr' 'tmp_176' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 695 [1/1] (2.14ns) (out node of the LUT)   --->   "%tmp32_V_2 = trunc i49 %tmp_176 to i32" [./hough.h:348]   --->   Operation 695 'trunc' 'tmp32_V_2' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 2.14>
ST_89 : Operation 696 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_6 = select i1 %icmp4, i32 %tmp32_V_1, i32 %tmp32_V_2" [./hough.h:348]   --->   Operation 696 'select' 'tmp32_V_6' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 90 <SV = 69> <Delay = 8.28>
ST_90 : Operation 697 [2/2] (8.28ns)   --->   "%f_1 = uitofp i32 %tmp32_V_6 to float" [./hough.h:348]   --->   Operation 697 'uitofp' 'f_1' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 70> <Delay = 8.28>
ST_91 : Operation 698 [1/2] (8.28ns)   --->   "%f_1 = uitofp i32 %tmp32_V_6 to float" [./hough.h:348]   --->   Operation 698 'uitofp' 'f_1' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 699 [1/1] (0.00ns)   --->   "%tmp32_V_24 = bitcast float %f_1 to i32" [./hough.h:348]   --->   Operation 699 'bitcast' 'tmp32_V_24' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_91 : Operation 700 [1/1] (0.00ns)   --->   "%p_Result_24_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_24, i32 23, i32 30)" [./hough.h:348]   --->   Operation 700 'partselect' 'p_Result_24_i' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>

State 92 <SV = 71> <Delay = 4.72>
ST_92 : Operation 701 [1/1] (0.98ns)   --->   "%tmp_160_i = icmp ne i8 %p_Result_24_i, -98" [./hough.h:348]   --->   Operation 701 'icmp' 'tmp_160_i' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_19_trunc_i)   --->   "%tmp_178 = trunc i32 %msb_idx to i8" [./hough.h:348]   --->   Operation 702 'trunc' 'tmp_178' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_92 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_19_trunc_i)   --->   "%tmp_cast_cast = select i1 %tmp_160_i, i8 114, i8 113" [./hough.h:348]   --->   Operation 703 'select' 'tmp_cast_cast' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 704 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_19_trunc_i = add i8 %tmp_178, %tmp_cast_cast" [./hough.h:348]   --->   Operation 704 'add' 'p_Repl2_19_trunc_i' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_162_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_19_trunc_i)" [./hough.h:348]   --->   Operation 705 'bitconcatenate' 'tmp_162_i' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_92 : Operation 706 [1/1] (0.00ns)   --->   "%p_Result_132 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_24, i9 %tmp_162_i, i32 23, i32 31)" [./hough.h:348]   --->   Operation 706 'partset' 'p_Result_132' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_92 : Operation 707 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_132 to float" [./hough.h:348]   --->   Operation 707 'bitcast' 'f' <Predicate = (!exitcond6_i & !tmp_138_i)> <Delay = 0.00>
ST_92 : Operation 708 [1/1] (0.45ns)   --->   "%x_assign_8 = select i1 %tmp_138_i, float 0.000000e+00, float %f" [./hough.h:348]   --->   Operation 708 'select' 'x_assign_8' <Predicate = (!exitcond6_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 709 [1/1] (0.00ns)   --->   "%t_V_10 = bitcast float %x_assign_8 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 709 'bitcast' 't_V_10' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_92 : Operation 710 [1/1] (0.00ns)   --->   "%loc_V_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_10, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 710 'partselect' 'loc_V_9' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_92 : Operation 711 [1/1] (0.98ns)   --->   "%tmp_i_i_390 = icmp ult i8 %loc_V_9, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 711 'icmp' 'tmp_i_i_390' <Predicate = (!exitcond6_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 712 [1/1] (0.98ns)   --->   "%tmp_273_i_i = icmp ugt i8 %loc_V_9, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 712 'icmp' 'tmp_273_i_i' <Predicate = (!exitcond6_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 713 [1/1] (0.00ns)   --->   "%index_V_3 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_10, i32 23, i32 27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 713 'partselect' 'index_V_3' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_92 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_274_i_i = zext i5 %index_V_3 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 714 'zext' 'tmp_274_i_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_92 : Operation 715 [1/1] (0.00ns)   --->   "%mask_table3_addr = getelementptr [32 x i23]* @mask_table3, i64 0, i64 %tmp_274_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 715 'getelementptr' 'mask_table3_addr' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_92 : Operation 716 [2/2] (1.99ns)   --->   "%mask = load i23* %mask_table3_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 716 'load' 'mask' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_92 : Operation 717 [1/1] (0.00ns)   --->   "%one_half_table4_addr = getelementptr [32 x i24]* @one_half_table4, i64 0, i64 %tmp_274_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 717 'getelementptr' 'one_half_table4_addr' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_92 : Operation 718 [2/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table4_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 718 'load' 'one_half' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>

State 93 <SV = 72> <Delay = 6.25>
ST_93 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%p_Result_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_10, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 719 'bitselect' 'p_Result_85' <Predicate = (!exitcond6_i & tmp_i_i_390)> <Delay = 0.00>
ST_93 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%p_Result_133 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_85, i31 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 720 'bitconcatenate' 'p_Result_133' <Predicate = (!exitcond6_i & tmp_i_i_390)> <Delay = 0.00>
ST_93 : Operation 721 [1/2] (1.99ns)   --->   "%mask = load i23* %mask_table3_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 721 'load' 'mask' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_93 : Operation 722 [1/2] (1.99ns)   --->   "%one_half = load i24* %one_half_table4_addr, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 722 'load' 'one_half' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_93 : Operation 723 [1/1] (0.00ns)   --->   "%one_half_i_cast_i = zext i24 %one_half to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 723 'zext' 'one_half_i_cast_i' <Predicate = (!exitcond6_i & !tmp_i_i_390)> <Delay = 0.00>
ST_93 : Operation 724 [1/1] (1.57ns)   --->   "%p_Val2_113 = add i32 %one_half_i_cast_i, %t_V_10" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 724 'add' 'p_Val2_113' <Predicate = (!exitcond6_i & !tmp_i_i_390)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%loc_V_10 = trunc i32 %p_Val2_113 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 725 'trunc' 'loc_V_10' <Predicate = (!exitcond6_i & !tmp_i_i_390)> <Delay = 0.00>
ST_93 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%tmp_276_i_i = xor i23 %mask, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 726 'xor' 'tmp_276_i_i' <Predicate = (!exitcond6_i & !tmp_i_i_390)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%xs_sig_V_4 = and i23 %loc_V_10, %tmp_276_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 727 'and' 'xs_sig_V_4' <Predicate = (!exitcond6_i & !tmp_i_i_390)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%tmp_12 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_113, i32 23, i32 31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 728 'partselect' 'tmp_12' <Predicate = (!exitcond6_i & !tmp_i_i_390)> <Delay = 0.00>
ST_93 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%p_Result_134 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_12, i23 %xs_sig_V_4) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 729 'bitconcatenate' 'p_Result_134' <Predicate = (!exitcond6_i & !tmp_i_i_390)> <Delay = 0.00>
ST_93 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i1)   --->   "%sel_tmp_v_i = select i1 %tmp_i_i_390, i32 %p_Result_133, i32 %p_Result_134" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 730 'select' 'sel_tmp_v_i' <Predicate = (!exitcond6_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 731 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp_i1 = bitcast i32 %sel_tmp_v_i to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 731 'bitcast' 'sel_tmp_i1' <Predicate = (!exitcond6_i)> <Delay = 0.51>
ST_93 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node x_assign_9)   --->   "%sel_tmp1_i1 = xor i1 %tmp_i_i_390, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 732 'xor' 'sel_tmp1_i1' <Predicate = (!exitcond6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node x_assign_9)   --->   "%sel_tmp2_i1 = and i1 %tmp_273_i_i, %sel_tmp1_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 733 'and' 'sel_tmp2_i1' <Predicate = (!exitcond6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 734 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_9 = select i1 %sel_tmp2_i1, float %x_assign_8, float %sel_tmp_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348]   --->   Operation 734 'select' 'x_assign_9' <Predicate = (!exitcond6_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 735 [1/1] (0.00ns)   --->   "%p_Val2_115 = bitcast float %x_assign_9 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 735 'bitcast' 'p_Val2_115' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_93 : Operation 736 [1/1] (0.00ns)   --->   "%p_Result_135 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_115, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 736 'bitselect' 'p_Result_135' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_93 : Operation 737 [1/1] (0.00ns)   --->   "%loc_V_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_115, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 737 'partselect' 'loc_V_11' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_93 : Operation 738 [1/1] (0.00ns)   --->   "%loc_V_12 = trunc i32 %p_Val2_115 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 738 'trunc' 'loc_V_12' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_93 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i9_cast_i = zext i8 %loc_V_11 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 739 'zext' 'tmp_i_i_i_i9_cast_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_93 : Operation 740 [1/1] (1.28ns)   --->   "%sh_assign_2 = add i9 -127, %tmp_i_i_i_i9_cast_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 740 'add' 'sh_assign_2' <Predicate = (!exitcond6_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 741 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 741 'bitselect' 'isNeg_1' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_93 : Operation 742 [1/1] (1.28ns)   --->   "%tmp_294_i_i_i12_i = sub i8 127, %loc_V_11" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 742 'sub' 'tmp_294_i_i_i12_i' <Predicate = (!exitcond6_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_294_i_i_i12_cast = sext i8 %tmp_294_i_i_i12_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 743 'sext' 'tmp_294_i_i_i12_cast' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_93 : Operation 744 [1/1] (0.42ns)   --->   "%sh_assign_3 = select i1 %isNeg_1, i9 %tmp_294_i_i_i12_cast, i9 %sh_assign_2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 744 'select' 'sh_assign_3' <Predicate = (!exitcond6_i)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 94 <SV = 73> <Delay = 7.95>
ST_94 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_293_i_i_i8_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_12, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 745 'bitconcatenate' 'tmp_293_i_i_i8_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_94 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_117)   --->   "%tmp_293_i_i_i8_cast7 = zext i25 %tmp_293_i_i_i8_i to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 746 'zext' 'tmp_293_i_i_i8_cast7' <Predicate = (!exitcond6_i & !isNeg_1)> <Delay = 0.00>
ST_94 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_117)   --->   "%sh_assign_2_i_i_i13_s = sext i9 %sh_assign_3 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 747 'sext' 'sh_assign_2_i_i_i13_s' <Predicate = (!exitcond6_i & !isNeg_1)> <Delay = 0.00>
ST_94 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_117)   --->   "%sh_assign_2_i_i_i13_1 = sext i9 %sh_assign_3 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 748 'sext' 'sh_assign_2_i_i_i13_1' <Predicate = (!exitcond6_i & isNeg_1)> <Delay = 0.00>
ST_94 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_117)   --->   "%tmp_295_i_i_i14_i = zext i32 %sh_assign_2_i_i_i13_s to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 749 'zext' 'tmp_295_i_i_i14_i' <Predicate = (!exitcond6_i & !isNeg_1)> <Delay = 0.00>
ST_94 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_117)   --->   "%tmp_296_i_i_i15_i = lshr i25 %tmp_293_i_i_i8_i, %sh_assign_2_i_i_i13_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 750 'lshr' 'tmp_296_i_i_i15_i' <Predicate = (!exitcond6_i & isNeg_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_117)   --->   "%tmp_297_i_i_i16_i = shl i79 %tmp_293_i_i_i8_cast7, %tmp_295_i_i_i14_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 751 'shl' 'tmp_297_i_i_i16_i' <Predicate = (!exitcond6_i & !isNeg_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_117)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_296_i_i_i15_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 752 'bitselect' 'tmp_184' <Predicate = (!exitcond6_i & isNeg_1)> <Delay = 0.00>
ST_94 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_117)   --->   "%tmp_39 = zext i1 %tmp_184 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 753 'zext' 'tmp_39' <Predicate = (!exitcond6_i & isNeg_1)> <Delay = 0.00>
ST_94 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_117)   --->   "%tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_297_i_i_i16_i, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 754 'partselect' 'tmp_40' <Predicate = (!exitcond6_i & !isNeg_1)> <Delay = 0.00>
ST_94 : Operation 755 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_117 = select i1 %isNeg_1, i32 %tmp_39, i32 %tmp_40" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 755 'select' 'p_Val2_117' <Predicate = (!exitcond6_i)> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 756 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i22_i = sub i32 0, %p_Val2_117" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 756 'sub' 'p_Val2_i_i_i22_i' <Predicate = (!exitcond6_i & p_Result_135)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_185 = trunc i32 %p_Val2_i_i_i22_i to i19" [./hough.h:349]   --->   Operation 757 'trunc' 'tmp_185' <Predicate = (!exitcond6_i & p_Result_135)> <Delay = 0.00>
ST_94 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_186 = trunc i32 %p_Val2_117 to i19" [./hough.h:349]   --->   Operation 758 'trunc' 'tmp_186' <Predicate = (!exitcond6_i & !p_Result_135)> <Delay = 0.00>
ST_94 : Operation 759 [1/1] (0.61ns)   --->   "%tmp_187 = select i1 %p_Result_135, i19 %tmp_185, i19 %tmp_186" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348]   --->   Operation 759 'select' 'tmp_187' <Predicate = (!exitcond6_i)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_188 = add i19 560, %tmp_187" [./hough.h:350]   --->   Operation 760 'add' 'tmp_188' <Predicate = (!exitcond6_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 761 [1/1] (1.95ns) (root node of TernaryAdder)   --->   "%tmp_41 = add i19 %phi_mul240_cast, %tmp_188" [./hough.h:350]   --->   Operation 761 'add' 'tmp_41' <Predicate = (!exitcond6_i)> <Delay = 1.95> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_51_cast = zext i19 %tmp_41 to i64" [./hough.h:350]   --->   Operation 762 'zext' 'tmp_51_cast' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_94 : Operation 763 [1/1] (0.00ns)   --->   "%accum_addr_1 = getelementptr [201780 x i32]* %accum, i64 0, i64 %tmp_51_cast" [./hough.h:350]   --->   Operation 763 'getelementptr' 'accum_addr_1' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_94 : Operation 764 [2/2] (1.99ns)   --->   "%accum_load = load i32* %accum_addr_1, align 4" [./hough.h:350]   --->   Operation 764 'load' 'accum_load' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>

State 95 <SV = 74> <Delay = 5.57>
ST_95 : Operation 765 [1/1] (0.00ns)   --->   "%max_n_1_cast79_i = zext i8 %max_n to i32" [./hough.h:354]   --->   Operation 765 'zext' 'max_n_1_cast79_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_95 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_86_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str25)" [./hough.h:346]   --->   Operation 766 'specregionbegin' 'tmp_86_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_95 : Operation 767 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:347]   --->   Operation 767 'specpipeline' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_95 : Operation 768 [1/2] (1.99ns)   --->   "%accum_load = load i32* %accum_addr_1, align 4" [./hough.h:350]   --->   Operation 768 'load' 'accum_load' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_95 : Operation 769 [1/1] (1.57ns)   --->   "%max_val_2 = add nsw i32 1, %accum_load" [./hough.h:350]   --->   Operation 769 'add' 'max_val_2' <Predicate = (!exitcond6_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 770 [1/1] (1.99ns)   --->   "store i32 %max_val_2, i32* %accum_addr_1, align 4" [./hough.h:350]   --->   Operation 770 'store' <Predicate = (!exitcond6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_95 : Operation 771 [1/1] (1.31ns)   --->   "%tmp_175_i = icmp sgt i32 %max_val_2, %max_val1_i" [./hough.h:352]   --->   Operation 771 'icmp' 'tmp_175_i' <Predicate = (!exitcond6_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 772 [1/1] (0.45ns)   --->   "%val_0_max_val_i = select i1 %tmp_175_i, i32 %max_val_2, i32 %max_val1_i" [./hough.h:352]   --->   Operation 772 'select' 'val_0_max_val_i' <Predicate = (!exitcond6_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 773 [1/1] (0.45ns)   --->   "%n7_0_max_n_i = select i1 %tmp_175_i, i32 %max_n_1_cast79_i, i32 %max_n_i" [./hough.h:352]   --->   Operation 773 'select' 'n7_0_max_n_i' <Predicate = (!exitcond6_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 774 [1/1] (0.00ns)   --->   "%empty_391 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str25, i32 %tmp_86_i)" [./hough.h:356]   --->   Operation 774 'specregionend' 'empty_391' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_95 : Operation 775 [1/1] (0.00ns)   --->   "br label %10" [./hough.h:346]   --->   Operation 775 'br' <Predicate = (!exitcond6_i)> <Delay = 0.00>

State 96 <SV = 66> <Delay = 3.27>
ST_96 : Operation 776 [1/1] (1.31ns)   --->   "%tmp_134_i = icmp slt i32 %max_val1_i, %threshold_read" [./hough.h:359]   --->   Operation 776 'icmp' 'tmp_134_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 777 [1/1] (0.97ns)   --->   "br i1 %tmp_134_i, label %.loopexit.i, label %_ifconv41" [./hough.h:359]   --->   Operation 777 'br' <Predicate = true> <Delay = 0.97>
ST_96 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_140_i = sext i32 %max_n_i to i64" [./hough.h:364]   --->   Operation 778 'sext' 'tmp_140_i' <Predicate = (!tmp_134_i)> <Delay = 0.00>
ST_96 : Operation 779 [1/1] (0.00ns)   --->   "%tmp_189 = trunc i32 %max_n_i to i10" [./hough.h:364]   --->   Operation 779 'trunc' 'tmp_189' <Predicate = (!tmp_134_i)> <Delay = 0.00>
ST_96 : Operation 780 [1/1] (1.27ns)   --->   "%tmp_42 = add i10 180, %tmp_189" [./hough.h:364]   --->   Operation 780 'add' 'tmp_42' <Predicate = (!tmp_134_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_52_cast = sext i10 %tmp_42 to i64" [./hough.h:364]   --->   Operation 781 'sext' 'tmp_52_cast' <Predicate = (!tmp_134_i)> <Delay = 0.00>
ST_96 : Operation 782 [1/1] (0.00ns)   --->   "%trigtab_V_addr_2 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_52_cast" [./hough.h:364]   --->   Operation 782 'getelementptr' 'trigtab_V_addr_2' <Predicate = (!tmp_134_i)> <Delay = 0.00>
ST_96 : Operation 783 [1/1] (0.00ns)   --->   "%trigtab_V_addr_3 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_140_i" [./hough.h:365]   --->   Operation 783 'getelementptr' 'trigtab_V_addr_3' <Predicate = (!tmp_134_i)> <Delay = 0.00>
ST_96 : Operation 784 [2/2] (1.99ns)   --->   "%p_Val2_s = load i16* %trigtab_V_addr_2, align 2" [./hough.h:364]   --->   Operation 784 'load' 'p_Val2_s' <Predicate = (!tmp_134_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_96 : Operation 785 [2/2] (1.99ns)   --->   "%p_Val2_121 = load i16* %trigtab_V_addr_3, align 2" [./hough.h:365]   --->   Operation 785 'load' 'p_Val2_121' <Predicate = (!tmp_134_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>

State 97 <SV = 67> <Delay = 1.99>
ST_97 : Operation 786 [1/2] (1.99ns)   --->   "%p_Val2_s = load i16* %trigtab_V_addr_2, align 2" [./hough.h:364]   --->   Operation 786 'load' 'p_Val2_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_97 : Operation 787 [1/2] (1.99ns)   --->   "%p_Val2_121 = load i16* %trigtab_V_addr_3, align 2" [./hough.h:365]   --->   Operation 787 'load' 'p_Val2_121' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_97 : Operation 788 [1/1] (0.00ns)   --->   "%is_neg_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_121, i32 15)" [./hough.h:369]   --->   Operation 788 'bitselect' 'is_neg_2' <Predicate = true> <Delay = 0.00>

State 98 <SV = 68> <Delay = 8.57>
ST_98 : Operation 789 [1/1] (1.24ns)   --->   "%p_Val2_118 = sub i16 0, %p_Val2_s" [./hough.h:364]   --->   Operation 789 'sub' 'p_Val2_118' <Predicate = true> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 790 [1/1] (1.25ns)   --->   "%tmp_141_i = icmp eq i16 %p_Val2_s, 0" [./hough.h:369]   --->   Operation 790 'icmp' 'tmp_141_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 791 [1/1] (0.00ns)   --->   "%is_neg_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_118, i32 15)" [./hough.h:369]   --->   Operation 791 'bitselect' 'is_neg_1' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 792 [1/1] (0.47ns)   --->   "%tmp_V = select i1 %is_neg_1, i16 %p_Val2_s, i16 %p_Val2_118" [./hough.h:369]   --->   Operation 792 'select' 'tmp_V' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 793 [1/1] (0.00ns)   --->   "%p_Result_136 = call i16 @llvm.part.select.i16(i16 %tmp_V, i32 15, i32 0) nounwind" [./hough.h:369]   --->   Operation 793 'partselect' 'p_Result_136' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 794 [1/1] (0.00ns)   --->   "%p_Result_137 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_136)" [./hough.h:369]   --->   Operation 794 'bitconcatenate' 'p_Result_137' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 795 [1/1] (1.62ns)   --->   "%num_zeros_1 = call i32 @llvm.cttz.i32(i32 %p_Result_137, i1 true) nounwind" [./hough.h:369]   --->   Operation 795 'cttz' 'num_zeros_1' <Predicate = true> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 796 [1/1] (1.57ns)   --->   "%msb_idx_2 = sub nsw i32 15, %num_zeros_1" [./hough.h:369]   --->   Operation 796 'sub' 'msb_idx_2' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_191 = trunc i32 %msb_idx_2 to i31" [./hough.h:369]   --->   Operation 797 'trunc' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx_2, i32 31)" [./hough.h:369]   --->   Operation 798 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 799 [1/1] (0.44ns)   --->   "%msb_idx_3 = select i1 %tmp_192, i31 0, i31 %tmp_191" [./hough.h:369]   --->   Operation 799 'select' 'msb_idx_3' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_193 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_3, i32 5, i32 30)" [./hough.h:369]   --->   Operation 800 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 801 [1/1] (1.28ns)   --->   "%icmp5 = icmp eq i26 %tmp_193, 0" [./hough.h:369]   --->   Operation 801 'icmp' 'icmp5' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_194 = trunc i31 %msb_idx_3 to i5" [./hough.h:369]   --->   Operation 802 'trunc' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 803 [1/1] (1.30ns)   --->   "%tmp_195 = icmp ult i31 %msb_idx_3, 31" [./hough.h:369]   --->   Operation 803 'icmp' 'tmp_195' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 804 [1/1] (1.13ns)   --->   "%tmp_196 = add i5 1, %tmp_194" [./hough.h:369]   --->   Operation 804 'add' 'tmp_196' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node p_Result_97)   --->   "%tmp_197 = call i16 @llvm.part.select.i16(i16 %tmp_V, i32 15, i32 0)" [./hough.h:369]   --->   Operation 805 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 806 [1/1] (1.13ns)   --->   "%tmp_198 = sub i5 14, %tmp_194" [./hough.h:369]   --->   Operation 806 'sub' 'tmp_198' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node p_Result_97)   --->   "%tmp_199 = select i1 %tmp_195, i16 %tmp_197, i16 %tmp_V" [./hough.h:369]   --->   Operation 807 'select' 'tmp_199' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node p_Result_97)   --->   "%tmp_200 = select i1 %tmp_195, i5 %tmp_198, i5 %tmp_196" [./hough.h:369]   --->   Operation 808 'select' 'tmp_200' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node p_Result_97)   --->   "%tmp_201 = zext i5 %tmp_200 to i16" [./hough.h:369]   --->   Operation 809 'zext' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node p_Result_97)   --->   "%tmp_202 = lshr i16 %tmp_199, %tmp_201" [./hough.h:369]   --->   Operation 810 'lshr' 'tmp_202' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node p_Result_97)   --->   "%tmp_203 = trunc i16 %tmp_202 to i2" [./hough.h:369]   --->   Operation 811 'trunc' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 812 [1/1] (1.89ns) (out node of the LUT)   --->   "%p_Result_97 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 0, i2 %tmp_203)" [./hough.h:369]   --->   Operation 812 'bitconcatenate' 'p_Result_97' <Predicate = true> <Delay = 1.89>
ST_98 : Operation 813 [1/1] (1.24ns)   --->   "%tmp_182_i = sub i16 0, %p_Val2_121" [./hough.h:369]   --->   Operation 813 'sub' 'tmp_182_i' <Predicate = (is_neg_2)> <Delay = 1.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 814 [1/1] (0.47ns)   --->   "%p_Val2_123 = select i1 %is_neg_2, i16 %tmp_182_i, i16 %p_Val2_121" [./hough.h:369]   --->   Operation 814 'select' 'p_Val2_123' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 815 [1/1] (0.00ns)   --->   "%p_Result_140 = call i16 @llvm.part.select.i16(i16 %p_Val2_123, i32 15, i32 0) nounwind" [./hough.h:369]   --->   Operation 815 'partselect' 'p_Result_140' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 816 [1/1] (0.00ns)   --->   "%p_Result_141 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_140)" [./hough.h:369]   --->   Operation 816 'bitconcatenate' 'p_Result_141' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 817 [1/1] (1.62ns)   --->   "%num_zeros_2 = call i32 @llvm.cttz.i32(i32 %p_Result_141, i1 true) nounwind" [./hough.h:369]   --->   Operation 817 'cttz' 'num_zeros_2' <Predicate = true> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 818 [1/1] (1.57ns)   --->   "%msb_idx_4 = sub nsw i32 15, %num_zeros_2" [./hough.h:369]   --->   Operation 818 'sub' 'msb_idx_4' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_209 = trunc i32 %msb_idx_4 to i31" [./hough.h:369]   --->   Operation 819 'trunc' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx_4, i32 31)" [./hough.h:369]   --->   Operation 820 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 821 [1/1] (0.44ns)   --->   "%msb_idx_5 = select i1 %tmp_210, i31 0, i31 %tmp_209" [./hough.h:369]   --->   Operation 821 'select' 'msb_idx_5' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_211 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_5, i32 5, i32 30)" [./hough.h:369]   --->   Operation 822 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 823 [1/1] (1.28ns)   --->   "%icmp6 = icmp eq i26 %tmp_211, 0" [./hough.h:369]   --->   Operation 823 'icmp' 'icmp6' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_212 = trunc i31 %msb_idx_5 to i5" [./hough.h:369]   --->   Operation 824 'trunc' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 825 [1/1] (1.30ns)   --->   "%tmp_213 = icmp ult i31 %msb_idx_5, 31" [./hough.h:369]   --->   Operation 825 'icmp' 'tmp_213' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 826 [1/1] (1.13ns)   --->   "%tmp_214 = add i5 1, %tmp_212" [./hough.h:369]   --->   Operation 826 'add' 'tmp_214' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node p_Result_102)   --->   "%tmp_215 = call i16 @llvm.part.select.i16(i16 %p_Val2_123, i32 15, i32 0)" [./hough.h:369]   --->   Operation 827 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 828 [1/1] (1.13ns)   --->   "%tmp_216 = sub i5 14, %tmp_212" [./hough.h:369]   --->   Operation 828 'sub' 'tmp_216' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node p_Result_102)   --->   "%tmp_217 = select i1 %tmp_213, i16 %tmp_215, i16 %p_Val2_123" [./hough.h:369]   --->   Operation 829 'select' 'tmp_217' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node p_Result_102)   --->   "%tmp_218 = select i1 %tmp_213, i5 %tmp_216, i5 %tmp_214" [./hough.h:369]   --->   Operation 830 'select' 'tmp_218' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node p_Result_102)   --->   "%tmp_219 = zext i5 %tmp_218 to i16" [./hough.h:369]   --->   Operation 831 'zext' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node p_Result_102)   --->   "%tmp_220 = lshr i16 %tmp_217, %tmp_219" [./hough.h:369]   --->   Operation 832 'lshr' 'tmp_220' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node p_Result_102)   --->   "%tmp_221 = trunc i16 %tmp_220 to i2" [./hough.h:369]   --->   Operation 833 'trunc' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 834 [1/1] (1.89ns) (out node of the LUT)   --->   "%p_Result_102 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 0, i2 %tmp_221)" [./hough.h:369]   --->   Operation 834 'bitconcatenate' 'p_Result_102' <Predicate = true> <Delay = 1.89>

State 99 <SV = 69> <Delay = 3.30>
ST_99 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_9)   --->   "%tmp32_V_3 = zext i16 %tmp_V to i32" [./hough.h:369]   --->   Operation 835 'zext' 'tmp32_V_3' <Predicate = (icmp5 & !tmp_141_i)> <Delay = 0.00>
ST_99 : Operation 836 [1/1] (1.55ns)   --->   "%tmp_158_i = sub i31 31, %msb_idx_3" [./hough.h:369]   --->   Operation 836 'sub' 'tmp_158_i' <Predicate = (icmp5 & !tmp_141_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_9)   --->   "%tmp_158_cast_i = zext i31 %tmp_158_i to i32" [./hough.h:369]   --->   Operation 837 'zext' 'tmp_158_cast_i' <Predicate = (icmp5 & !tmp_141_i)> <Delay = 0.00>
ST_99 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_9)   --->   "%tmp32_V_4 = shl i32 %tmp32_V_3, %tmp_158_cast_i" [./hough.h:369]   --->   Operation 838 'shl' 'tmp32_V_4' <Predicate = (icmp5 & !tmp_141_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_9)   --->   "%tmp32_V_5 = zext i16 %p_Result_97 to i32" [./hough.h:369]   --->   Operation 839 'zext' 'tmp32_V_5' <Predicate = (!icmp5 & !tmp_141_i)> <Delay = 0.00>
ST_99 : Operation 840 [1/1] (1.75ns) (out node of the LUT)   --->   "%tmp32_V_9 = select i1 %icmp5, i32 %tmp32_V_4, i32 %tmp32_V_5" [./hough.h:369]   --->   Operation 840 'select' 'tmp32_V_9' <Predicate = (!tmp_141_i)> <Delay = 1.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 841 [1/1] (1.25ns)   --->   "%tmp_178_i = icmp eq i16 %p_Val2_121, 0" [./hough.h:369]   --->   Operation 841 'icmp' 'tmp_178_i' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_15)   --->   "%tmp32_V_12 = zext i16 %p_Val2_123 to i32" [./hough.h:369]   --->   Operation 842 'zext' 'tmp32_V_12' <Predicate = (icmp6)> <Delay = 0.00>
ST_99 : Operation 843 [1/1] (1.55ns)   --->   "%tmp_191_i = sub i31 31, %msb_idx_5" [./hough.h:369]   --->   Operation 843 'sub' 'tmp_191_i' <Predicate = (icmp6)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_15)   --->   "%tmp_191_cast_i = zext i31 %tmp_191_i to i32" [./hough.h:369]   --->   Operation 844 'zext' 'tmp_191_cast_i' <Predicate = (icmp6)> <Delay = 0.00>
ST_99 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_15)   --->   "%tmp32_V_13 = shl i32 %tmp32_V_12, %tmp_191_cast_i" [./hough.h:369]   --->   Operation 845 'shl' 'tmp32_V_13' <Predicate = (icmp6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_15)   --->   "%tmp32_V_14 = zext i16 %p_Result_102 to i32" [./hough.h:369]   --->   Operation 846 'zext' 'tmp32_V_14' <Predicate = (!icmp6)> <Delay = 0.00>
ST_99 : Operation 847 [1/1] (1.75ns) (out node of the LUT)   --->   "%tmp32_V_15 = select i1 %icmp6, i32 %tmp32_V_13, i32 %tmp32_V_14" [./hough.h:369]   --->   Operation 847 'select' 'tmp32_V_15' <Predicate = true> <Delay = 1.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 100 <SV = 70> <Delay = 8.28>
ST_100 : Operation 848 [2/2] (8.28ns)   --->   "%f_2 = uitofp i32 %tmp32_V_9 to float" [./hough.h:369]   --->   Operation 848 'uitofp' 'f_2' <Predicate = (!tmp_141_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 849 [2/2] (8.28ns)   --->   "%f_3 = uitofp i32 %tmp32_V_15 to float" [./hough.h:369]   --->   Operation 849 'uitofp' 'f_3' <Predicate = (!tmp_178_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 71> <Delay = 8.28>
ST_101 : Operation 850 [1/2] (8.28ns)   --->   "%f_2 = uitofp i32 %tmp32_V_9 to float" [./hough.h:369]   --->   Operation 850 'uitofp' 'f_2' <Predicate = (!tmp_141_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 851 [1/1] (0.00ns)   --->   "%tmp32_V_25 = bitcast float %f_2 to i32" [./hough.h:369]   --->   Operation 851 'bitcast' 'tmp32_V_25' <Predicate = (!tmp_141_i)> <Delay = 0.00>
ST_101 : Operation 852 [1/1] (0.00ns)   --->   "%p_Result_26_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_25, i32 23, i32 30)" [./hough.h:369]   --->   Operation 852 'partselect' 'p_Result_26_i' <Predicate = (!tmp_141_i)> <Delay = 0.00>
ST_101 : Operation 853 [1/2] (8.28ns)   --->   "%f_3 = uitofp i32 %tmp32_V_15 to float" [./hough.h:369]   --->   Operation 853 'uitofp' 'f_3' <Predicate = (!tmp_178_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 854 [1/1] (0.00ns)   --->   "%tmp32_V_26 = bitcast float %f_3 to i32" [./hough.h:369]   --->   Operation 854 'bitcast' 'tmp32_V_26' <Predicate = (!tmp_178_i)> <Delay = 0.00>
ST_101 : Operation 855 [1/1] (0.00ns)   --->   "%p_Result_32_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_26, i32 23, i32 30)" [./hough.h:369]   --->   Operation 855 'partselect' 'p_Result_32_i' <Predicate = (!tmp_178_i)> <Delay = 0.00>

State 102 <SV = 72> <Delay = 6.97>
ST_102 : Operation 856 [1/1] (0.98ns)   --->   "%tmp_168_i = icmp ne i8 %p_Result_26_i, -98" [./hough.h:369]   --->   Operation 856 'icmp' 'tmp_168_i' <Predicate = (!tmp_141_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_21_trunc_i)   --->   "%tmp_205 = trunc i32 %msb_idx_2 to i8" [./hough.h:369]   --->   Operation 857 'trunc' 'tmp_205' <Predicate = (!tmp_141_i)> <Delay = 0.00>
ST_102 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_21_trunc_i)   --->   "%tmp82_cast_cast = select i1 %tmp_168_i, i8 114, i8 113" [./hough.h:369]   --->   Operation 858 'select' 'tmp82_cast_cast' <Predicate = (!tmp_141_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 859 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_21_trunc_i = add i8 %tmp82_cast_cast, %tmp_205" [./hough.h:369]   --->   Operation 859 'add' 'p_Repl2_21_trunc_i' <Predicate = (!tmp_141_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_172_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_1, i8 %p_Repl2_21_trunc_i)" [./hough.h:369]   --->   Operation 860 'bitconcatenate' 'tmp_172_i' <Predicate = (!tmp_141_i)> <Delay = 0.00>
ST_102 : Operation 861 [1/1] (0.00ns)   --->   "%p_Result_138 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_25, i9 %tmp_172_i, i32 23, i32 31)" [./hough.h:369]   --->   Operation 861 'partset' 'p_Result_138' <Predicate = (!tmp_141_i)> <Delay = 0.00>
ST_102 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_206 = trunc i32 %p_Result_138 to i31" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 862 'trunc' 'tmp_206' <Predicate = (!tmp_141_i)> <Delay = 0.00>
ST_102 : Operation 863 [1/1] (0.44ns)   --->   "%tmp_14 = select i1 %tmp_141_i, i31 0, i31 %tmp_206" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 863 'select' 'tmp_14' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_207 = trunc i31 %tmp_14 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 864 'trunc' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 865 [1/1] (0.00ns)   --->   "%p_Result_139 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %tmp_14)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 865 'bitconcatenate' 'p_Result_139' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 866 [1/1] (0.00ns)   --->   "%ret_i_i_i_i_i_i = bitcast i32 %p_Result_139 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 866 'bitcast' 'ret_i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 867 [1/1] (0.98ns)   --->   "%tmp_194_i = icmp ne i8 %p_Result_32_i, -98" [./hough.h:369]   --->   Operation 867 'icmp' 'tmp_194_i' <Predicate = (!tmp_178_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_24_trunc_i)   --->   "%tmp_223 = trunc i32 %msb_idx_4 to i8" [./hough.h:369]   --->   Operation 868 'trunc' 'tmp_223' <Predicate = (!tmp_178_i)> <Delay = 0.00>
ST_102 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_24_trunc_i)   --->   "%tmp83_cast_cast = select i1 %tmp_194_i, i8 114, i8 113" [./hough.h:369]   --->   Operation 869 'select' 'tmp83_cast_cast' <Predicate = (!tmp_178_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 870 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_24_trunc_i = add i8 %tmp83_cast_cast, %tmp_223" [./hough.h:369]   --->   Operation 870 'add' 'p_Repl2_24_trunc_i' <Predicate = (!tmp_178_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_198_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_2, i8 %p_Repl2_24_trunc_i)" [./hough.h:369]   --->   Operation 871 'bitconcatenate' 'tmp_198_i' <Predicate = (!tmp_178_i)> <Delay = 0.00>
ST_102 : Operation 872 [1/1] (0.00ns)   --->   "%p_Result_142 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_26, i9 %tmp_198_i, i32 23, i32 31)" [./hough.h:369]   --->   Operation 872 'partset' 'p_Result_142' <Predicate = (!tmp_178_i)> <Delay = 0.00>
ST_102 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_224 = trunc i32 %p_Result_142 to i31" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 873 'trunc' 'tmp_224' <Predicate = (!tmp_178_i)> <Delay = 0.00>
ST_102 : Operation 874 [1/1] (0.44ns)   --->   "%tmp_17 = select i1 %tmp_178_i, i31 0, i31 %tmp_224" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 874 'select' 'tmp_17' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_225 = trunc i31 %tmp_17 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 875 'trunc' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 876 [1/1] (0.00ns)   --->   "%p_Result_143 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %tmp_17)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 876 'bitconcatenate' 'p_Result_143' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 877 [1/1] (0.00ns)   --->   "%ret_i_i_i_i_i41_i = bitcast i32 %p_Result_143 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 877 'bitcast' 'ret_i_i_i_i_i41_i' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i31.i32.i32(i31 %tmp_14, i32 23, i32 30)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 878 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i31.i32.i32(i31 %tmp_17, i32 23, i32 30)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 879 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 880 [1/1] (0.98ns)   --->   "%notlhs1 = icmp ne i8 %tmp_19, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 880 'icmp' 'notlhs1' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 881 [1/1] (1.27ns)   --->   "%notrhs1 = icmp eq i23 %tmp_207, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 881 'icmp' 'notrhs1' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_21 = or i1 %notrhs1, %notlhs1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 882 'or' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 883 [1/1] (0.98ns)   --->   "%notlhs2 = icmp ne i8 %tmp_20, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 883 'icmp' 'notlhs2' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 884 [1/1] (1.27ns)   --->   "%notrhs2 = icmp eq i23 %tmp_225, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 884 'icmp' 'notrhs2' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_22 = or i1 %notrhs2, %notlhs2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 885 'or' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_23 = and i1 %tmp_21, %tmp_22" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369]   --->   Operation 886 'and' 'tmp_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 887 [1/1] (3.33ns)   --->   "%tmp_24 = fcmp ogt float %ret_i_i_i_i_i_i, %ret_i_i_i_i_i41_i" [./hough.h:369]   --->   Operation 887 'fcmp' 'tmp_24' <Predicate = true> <Delay = 3.33> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 888 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp_25 = and i1 %tmp_23, %tmp_24" [./hough.h:369]   --->   Operation 888 'and' 'tmp_25' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 889 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i, label %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i" [./hough.h:369]   --->   Operation 889 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_210_i = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %p_Val2_118, i14 0)" [./hough.h:378]   --->   Operation 890 'bitconcatenate' 'tmp_210_i' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_102 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_355_tr_cast_i = sext i16 %p_Val2_121 to i30" [./hough.h:378]   --->   Operation 891 'sext' 'tmp_355_tr_cast_i' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_102 : Operation 892 [34/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 892 'sdiv' 'r_V_3' <Predicate = (!tmp_25)> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_206_i = call i30 @_ssdm_op_BitConcatenate.i30.i16.i14(i16 %p_Val2_121, i14 0)" [./hough.h:372]   --->   Operation 893 'bitconcatenate' 'tmp_206_i' <Predicate = (tmp_25)> <Delay = 0.00>
ST_102 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_348_tr_cast_i = sext i16 %p_Val2_118 to i30" [./hough.h:372]   --->   Operation 894 'sext' 'tmp_348_tr_cast_i' <Predicate = (tmp_25)> <Delay = 0.00>
ST_102 : Operation 895 [34/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 895 'sdiv' 'r_V' <Predicate = (tmp_25)> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 73> <Delay = 1.98>
ST_103 : Operation 896 [33/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 896 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 74> <Delay = 1.98>
ST_104 : Operation 897 [32/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 897 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 75> <Delay = 1.98>
ST_105 : Operation 898 [31/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 898 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 76> <Delay = 1.98>
ST_106 : Operation 899 [30/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 899 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 77> <Delay = 1.98>
ST_107 : Operation 900 [29/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 900 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 78> <Delay = 1.98>
ST_108 : Operation 901 [28/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 901 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 79> <Delay = 1.98>
ST_109 : Operation 902 [27/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 902 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 80> <Delay = 1.98>
ST_110 : Operation 903 [26/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 903 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 81> <Delay = 1.98>
ST_111 : Operation 904 [25/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 904 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 82> <Delay = 1.98>
ST_112 : Operation 905 [24/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 905 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 83> <Delay = 1.98>
ST_113 : Operation 906 [23/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 906 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 84> <Delay = 1.98>
ST_114 : Operation 907 [22/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 907 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 85> <Delay = 1.98>
ST_115 : Operation 908 [21/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 908 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 86> <Delay = 1.98>
ST_116 : Operation 909 [20/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 909 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 87> <Delay = 1.98>
ST_117 : Operation 910 [19/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 910 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 88> <Delay = 1.98>
ST_118 : Operation 911 [18/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 911 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 89> <Delay = 1.98>
ST_119 : Operation 912 [17/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 912 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 90> <Delay = 1.98>
ST_120 : Operation 913 [16/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 913 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 91> <Delay = 1.98>
ST_121 : Operation 914 [15/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 914 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 92> <Delay = 1.98>
ST_122 : Operation 915 [14/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 915 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 93> <Delay = 1.98>
ST_123 : Operation 916 [13/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 916 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 94> <Delay = 1.98>
ST_124 : Operation 917 [12/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 917 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 95> <Delay = 1.98>
ST_125 : Operation 918 [11/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 918 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 96> <Delay = 1.98>
ST_126 : Operation 919 [10/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 919 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 97> <Delay = 1.98>
ST_127 : Operation 920 [9/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 920 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 98> <Delay = 1.98>
ST_128 : Operation 921 [8/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 921 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 99> <Delay = 1.98>
ST_129 : Operation 922 [7/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 922 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 100> <Delay = 1.98>
ST_130 : Operation 923 [6/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 923 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 101> <Delay = 1.98>
ST_131 : Operation 924 [5/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 924 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 102> <Delay = 1.98>
ST_132 : Operation 925 [4/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 925 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 103> <Delay = 1.98>
ST_133 : Operation 926 [3/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 926 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 104> <Delay = 1.98>
ST_134 : Operation 927 [2/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 927 'sdiv' 'r_V_3' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 105> <Delay = 2.96>
ST_135 : Operation 928 [1/34] (1.98ns)   --->   "%r_V_3 = sdiv i30 %tmp_210_i, %tmp_355_tr_cast_i" [./hough.h:378]   --->   Operation 928 'sdiv' 'r_V_3' <Predicate = (!tmp_25)> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 929 [1/1] (0.00ns)   --->   "%dy0 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %r_V_3, i2 0)" [./hough.h:378]   --->   Operation 929 'bitconcatenate' 'dy0' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_135 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_227 = shl i32 %i_3, 16" [./hough.h:379]   --->   Operation 930 'shl' 'tmp_227' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_135 : Operation 931 [1/1] (0.00ns)   --->   "%y0_1 = or i32 %tmp_227, 32768" [./hough.h:379]   --->   Operation 931 'or' 'y0_1' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_135 : Operation 932 [1/1] (0.97ns)   --->   "br label %.preheader306.preheader.i"   --->   Operation 932 'br' <Predicate = (!tmp_25)> <Delay = 0.97>
ST_135 : Operation 933 [1/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 933 'sdiv' 'r_V' <Predicate = (tmp_25)> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 934 [1/1] (0.00ns)   --->   "%dx0 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %r_V, i2 0)" [./hough.h:372]   --->   Operation 934 'bitconcatenate' 'dx0' <Predicate = (tmp_25)> <Delay = 0.00>
ST_135 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_226 = shl i32 %j_3, 16" [./hough.h:373]   --->   Operation 935 'shl' 'tmp_226' <Predicate = (tmp_25)> <Delay = 0.00>
ST_135 : Operation 936 [1/1] (0.00ns)   --->   "%x0_1 = or i32 %tmp_226, 32768" [./hough.h:373]   --->   Operation 936 'or' 'x0_1' <Predicate = (tmp_25)> <Delay = 0.00>
ST_135 : Operation 937 [1/1] (0.97ns)   --->   "br label %.preheader306.preheader.i" [./hough.h:374]   --->   Operation 937 'br' <Predicate = (tmp_25)> <Delay = 0.97>
ST_135 : Operation 938 [1/1] (0.00ns)   --->   "%x = phi i32 [ %x0_1, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i ], [ %j_3, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i ]"   --->   Operation 938 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 939 [1/1] (0.00ns)   --->   "%y = phi i32 [ %i_3, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i ], [ %y0_1, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i ]"   --->   Operation 939 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 940 [1/1] (0.00ns)   --->   "%dx_i = phi i32 [ %dx0, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i ], [ 1, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i ]"   --->   Operation 940 'phi' 'dx_i' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 941 [1/1] (0.00ns)   --->   "%dy_i = phi i32 [ 1, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i ], [ %dy0, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i ]"   --->   Operation 941 'phi' 'dy_i' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 942 [1/1] (0.00ns)   --->   "%xflag_i = phi i1 [ false, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.i ], [ true, %_ZNK13ap_fixed_baseILi63ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit22.i ]" [./hough.h:394]   --->   Operation 942 'phi' 'xflag_i' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 943 [1/1] (0.97ns)   --->   "br label %.preheader306.i" [./hough.h:383]   --->   Operation 943 'br' <Predicate = true> <Delay = 0.97>

State 136 <SV = 73> <Delay = 1.98>
ST_136 : Operation 944 [33/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 944 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 74> <Delay = 1.98>
ST_137 : Operation 945 [32/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 945 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 75> <Delay = 1.98>
ST_138 : Operation 946 [31/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 946 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 76> <Delay = 1.98>
ST_139 : Operation 947 [30/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 947 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 77> <Delay = 1.98>
ST_140 : Operation 948 [29/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 948 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 78> <Delay = 1.98>
ST_141 : Operation 949 [28/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 949 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 79> <Delay = 1.98>
ST_142 : Operation 950 [27/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 950 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 80> <Delay = 1.98>
ST_143 : Operation 951 [26/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 951 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 81> <Delay = 1.98>
ST_144 : Operation 952 [25/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 952 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 82> <Delay = 1.98>
ST_145 : Operation 953 [24/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 953 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 83> <Delay = 1.98>
ST_146 : Operation 954 [23/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 954 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 84> <Delay = 1.98>
ST_147 : Operation 955 [22/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 955 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 85> <Delay = 1.98>
ST_148 : Operation 956 [21/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 956 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 86> <Delay = 1.98>
ST_149 : Operation 957 [20/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 957 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 87> <Delay = 1.98>
ST_150 : Operation 958 [19/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 958 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 88> <Delay = 1.98>
ST_151 : Operation 959 [18/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 959 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 89> <Delay = 1.98>
ST_152 : Operation 960 [17/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 960 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 90> <Delay = 1.98>
ST_153 : Operation 961 [16/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 961 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 91> <Delay = 1.98>
ST_154 : Operation 962 [15/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 962 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 92> <Delay = 1.98>
ST_155 : Operation 963 [14/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 963 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 93> <Delay = 1.98>
ST_156 : Operation 964 [13/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 964 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 94> <Delay = 1.98>
ST_157 : Operation 965 [12/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 965 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 95> <Delay = 1.98>
ST_158 : Operation 966 [11/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 966 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 96> <Delay = 1.98>
ST_159 : Operation 967 [10/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 967 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 97> <Delay = 1.98>
ST_160 : Operation 968 [9/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 968 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 98> <Delay = 1.98>
ST_161 : Operation 969 [8/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 969 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 99> <Delay = 1.98>
ST_162 : Operation 970 [7/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 970 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 100> <Delay = 1.98>
ST_163 : Operation 971 [6/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 971 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 101> <Delay = 1.98>
ST_164 : Operation 972 [5/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 972 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 102> <Delay = 1.98>
ST_165 : Operation 973 [4/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 973 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 103> <Delay = 1.98>
ST_166 : Operation 974 [3/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 974 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 104> <Delay = 1.98>
ST_167 : Operation 975 [2/34] (1.98ns)   --->   "%r_V = sdiv i30 %tmp_206_i, %tmp_348_tr_cast_i" [./hough.h:372]   --->   Operation 975 'sdiv' 'r_V' <Predicate = true> <Delay = 1.98> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 33> <II = 30> <Delay = 1.98> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 106> <Delay = 1.09>
ST_168 : Operation 976 [1/1] (0.00ns)   --->   "%dx0_1_i = phi i32 [ %dx0_1, %.preheader305._crit_edge.i ], [ %dx_i, %.preheader306.preheader.i ]"   --->   Operation 976 'phi' 'dx0_1_i' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 977 [1/1] (0.00ns)   --->   "%dy0_1_i = phi i32 [ %dy0_1, %.preheader305._crit_edge.i ], [ %dy_i, %.preheader306.preheader.i ]"   --->   Operation 977 'phi' 'dy0_1_i' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 978 [1/1] (0.00ns)   --->   "%k_i = phi i2 [ %k, %.preheader305._crit_edge.i ], [ 0, %.preheader306.preheader.i ]"   --->   Operation 978 'phi' 'k_i' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 979 [1/1] (0.45ns)   --->   "%exitcond7_i = icmp eq i2 %k_i, -2" [./hough.h:383]   --->   Operation 979 'icmp' 'exitcond7_i' <Predicate = true> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 980 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 980 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 981 [1/1] (0.80ns)   --->   "%k = add i2 %k_i, 1" [./hough.h:383]   --->   Operation 981 'add' 'k' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 982 [1/1] (0.00ns)   --->   "br i1 %exitcond7_i, label %15, label %.preheader305.preheader.i" [./hough.h:383]   --->   Operation 982 'br' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_221_i = zext i2 %k_i to i64" [./hough.h:408]   --->   Operation 983 'zext' 'tmp_221_i' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_168 : Operation 984 [1/1] (0.00ns)   --->   "%line_end_y_addr = getelementptr [2 x i32]* %line_end_y, i64 0, i64 %tmp_221_i" [./hough.h:408]   --->   Operation 984 'getelementptr' 'line_end_y_addr' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_168 : Operation 985 [1/1] (0.00ns)   --->   "%line_end_x_addr = getelementptr [2 x i32]* %line_end_x, i64 0, i64 %tmp_221_i" [./hough.h:409]   --->   Operation 985 'getelementptr' 'line_end_x_addr' <Predicate = (!exitcond7_i)> <Delay = 0.00>
ST_168 : Operation 986 [1/1] (0.97ns)   --->   "br label %.preheader305.i" [./hough.h:391]   --->   Operation 986 'br' <Predicate = (!exitcond7_i)> <Delay = 0.97>
ST_168 : Operation 987 [2/2] (1.09ns)   --->   "%line_end_x_load_1 = load i32* %line_end_x_addr_2, align 8" [./hough.h:419]   --->   Operation 987 'load' 'line_end_x_load_1' <Predicate = (exitcond7_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_168 : Operation 988 [2/2] (1.09ns)   --->   "%line_end_x_load_2 = load i32* %line_end_x_addr_3, align 16" [./hough.h:419]   --->   Operation 988 'load' 'line_end_x_load_2' <Predicate = (exitcond7_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>

State 169 <SV = 107> <Delay = 4.39>
ST_169 : Operation 989 [1/1] (0.00ns)   --->   "%gap_i = phi i32 [ %gap_1_i, %._crit_edge312.i ], [ 0, %.preheader305.preheader.i ]" [./hough.h:411]   --->   Operation 989 'phi' 'gap_i' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 990 [1/1] (0.00ns)   --->   "%j1_1 = phi i32 [ %x_1, %._crit_edge312.i ], [ %x, %.preheader305.preheader.i ]"   --->   Operation 990 'phi' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 991 [1/1] (0.00ns)   --->   "%i1 = phi i32 [ %y_1, %._crit_edge312.i ], [ %y, %.preheader305.preheader.i ]"   --->   Operation 991 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_225_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)" [./hough.h:391]   --->   Operation 992 'specregionbegin' 'tmp_225_i' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 993 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:392]   --->   Operation 993 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_227_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %j1_1, i32 16, i32 31)" [./hough.h:395]   --->   Operation 994 'partselect' 'tmp_227_i' <Predicate = (!xflag_i)> <Delay = 0.00>
ST_169 : Operation 995 [1/1] (0.00ns)   --->   "%j1 = sext i16 %tmp_227_i to i32" [./hough.h:395]   --->   Operation 995 'sext' 'j1' <Predicate = (!xflag_i)> <Delay = 0.00>
ST_169 : Operation 996 [1/1] (0.00ns)   --->   "%tmp_229_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %i1, i32 16, i32 31)" [./hough.h:400]   --->   Operation 996 'partselect' 'tmp_229_i' <Predicate = (xflag_i)> <Delay = 0.00>
ST_169 : Operation 997 [1/1] (0.00ns)   --->   "%i1_1 = sext i16 %tmp_229_i to i32" [./hough.h:400]   --->   Operation 997 'sext' 'i1_1' <Predicate = (xflag_i)> <Delay = 0.00>
ST_169 : Operation 998 [1/1] (0.45ns)   --->   "%i1_2 = select i1 %xflag_i, i32 %i1_1, i32 %i1" [./hough.h:394]   --->   Operation 998 'select' 'i1_2' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 999 [1/1] (0.45ns)   --->   "%j1_2 = select i1 %xflag_i, i32 %j1_1, i32 %j1" [./hough.h:394]   --->   Operation 999 'select' 'j1_2' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_169 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_i)   --->   "%tmp_26 = or i32 %j1_2, %i1_2" [./hough.h:402]   --->   Operation 1000 'or' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_i)   --->   "%tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_26, i32 31)" [./hough.h:402]   --->   Operation 1001 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_i)   --->   "%rev = xor i1 %tmp_228, true" [./hough.h:402]   --->   Operation 1002 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1003 [1/1] (1.31ns)   --->   "%notrhs = icmp slt i32 %j1_2, %cols" [./hough.h:402]   --->   Operation 1003 'icmp' 'notrhs' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node or_cond1_i)   --->   "%or_cond303_not_i = and i1 %notrhs, %rev" [./hough.h:402]   --->   Operation 1004 'and' 'or_cond303_not_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1005 [1/1] (1.31ns)   --->   "%tmp_231_i = icmp slt i32 %i1_2, %rows" [./hough.h:402]   --->   Operation 1005 'icmp' 'tmp_231_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1006 [1/1] (0.49ns) (out node of the LUT)   --->   "%or_cond1_i = and i1 %tmp_231_i, %or_cond303_not_i" [./hough.h:402]   --->   Operation 1006 'and' 'or_cond1_i' <Predicate = true> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1007 [1/1] (0.00ns)   --->   "br i1 %or_cond1_i, label %12, label %.preheader305._crit_edge.i" [./hough.h:402]   --->   Operation 1007 'br' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_229 = trunc i32 %j1_2 to i18" [./hough.h:394]   --->   Operation 1008 'trunc' 'tmp_229' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_169 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp_230 = trunc i32 %i1_2 to i10" [./hough.h:394]   --->   Operation 1009 'trunc' 'tmp_230' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_169 : Operation 1010 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_230, i8 0)" [./hough.h:394]   --->   Operation 1010 'bitconcatenate' 'p_shl4_cast' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_169 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_231 = trunc i32 %i1_2 to i12" [./hough.h:394]   --->   Operation 1011 'trunc' 'tmp_231' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_169 : Operation 1012 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_231, i6 0)" [./hough.h:406]   --->   Operation 1012 'bitconcatenate' 'p_shl5_cast' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_169 : Operation 1013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_43 = add i18 %p_shl4_cast, %p_shl5_cast" [./hough.h:406]   --->   Operation 1013 'add' 'tmp_43' <Predicate = (or_cond1_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 1014 [1/1] (1.93ns) (root node of TernaryAdder)   --->   "%tmp_44 = add i18 %tmp_229, %tmp_43" [./hough.h:406]   --->   Operation 1014 'add' 'tmp_44' <Predicate = (or_cond1_i)> <Delay = 1.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_58_cast = sext i18 %tmp_44 to i64" [./hough.h:406]   --->   Operation 1015 'sext' 'tmp_58_cast' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_169 : Operation 1016 [1/1] (0.00ns)   --->   "%mask_val_addr_2 = getelementptr [76800 x i1]* %mask_val, i64 0, i64 %tmp_58_cast" [./hough.h:406]   --->   Operation 1016 'getelementptr' 'mask_val_addr_2' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_169 : Operation 1017 [2/2] (1.99ns)   --->   "%mask_val_load_1 = load i1* %mask_val_addr_2, align 1" [./hough.h:406]   --->   Operation 1017 'load' 'mask_val_load_1' <Predicate = (or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>

State 170 <SV = 108> <Delay = 3.86>
ST_170 : Operation 1018 [1/2] (1.99ns)   --->   "%mask_val_load_1 = load i1* %mask_val_addr_2, align 1" [./hough.h:406]   --->   Operation 1018 'load' 'mask_val_load_1' <Predicate = (or_cond1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_170 : Operation 1019 [1/1] (0.00ns)   --->   "br i1 %mask_val_load_1, label %13, label %14" [./hough.h:406]   --->   Operation 1019 'br' <Predicate = (or_cond1_i)> <Delay = 0.00>
ST_170 : Operation 1020 [1/1] (1.57ns)   --->   "%gap = add nsw i32 %gap_i, 1" [./hough.h:411]   --->   Operation 1020 'add' 'gap' <Predicate = (or_cond1_i & !mask_val_load_1)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1021 [1/1] (1.31ns)   --->   "%tmp_241_i = icmp sgt i32 %gap, %lineGap_read" [./hough.h:411]   --->   Operation 1021 'icmp' 'tmp_241_i' <Predicate = (or_cond1_i & !mask_val_load_1)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1022 [1/1] (0.97ns)   --->   "br i1 %tmp_241_i, label %.preheader305._crit_edge.i, label %._crit_edge312.i" [./hough.h:411]   --->   Operation 1022 'br' <Predicate = (or_cond1_i & !mask_val_load_1)> <Delay = 0.97>
ST_170 : Operation 1023 [1/1] (1.09ns)   --->   "store i32 %i1_2, i32* %line_end_y_addr, align 4" [./hough.h:408]   --->   Operation 1023 'store' <Predicate = (or_cond1_i & mask_val_load_1)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_170 : Operation 1024 [1/1] (1.09ns)   --->   "store i32 %j1_2, i32* %line_end_x_addr, align 8" [./hough.h:409]   --->   Operation 1024 'store' <Predicate = (or_cond1_i & mask_val_load_1)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_170 : Operation 1025 [1/1] (0.97ns)   --->   "br label %._crit_edge312.i" [./hough.h:410]   --->   Operation 1025 'br' <Predicate = (or_cond1_i & mask_val_load_1)> <Delay = 0.97>
ST_170 : Operation 1026 [1/1] (0.00ns)   --->   "%gap_1_i = phi i32 [ 0, %13 ], [ %gap, %14 ]"   --->   Operation 1026 'phi' 'gap_1_i' <Predicate = (or_cond1_i & mask_val_load_1) | (or_cond1_i & !tmp_241_i)> <Delay = 0.00>
ST_170 : Operation 1027 [1/1] (0.00ns)   --->   "%empty_392 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_225_i)" [./hough.h:414]   --->   Operation 1027 'specregionend' 'empty_392' <Predicate = (or_cond1_i & mask_val_load_1) | (or_cond1_i & !tmp_241_i)> <Delay = 0.00>
ST_170 : Operation 1028 [1/1] (1.57ns)   --->   "%x_1 = sub i32 %j1_1, %dx0_1_i" [./hough.h:391]   --->   Operation 1028 'sub' 'x_1' <Predicate = (or_cond1_i & mask_val_load_1) | (or_cond1_i & !tmp_241_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1029 [1/1] (1.57ns)   --->   "%y_1 = sub i32 %i1, %dy0_1_i" [./hough.h:391]   --->   Operation 1029 'sub' 'y_1' <Predicate = (or_cond1_i & mask_val_load_1) | (or_cond1_i & !tmp_241_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1030 [1/1] (0.00ns)   --->   "br label %.preheader305.i" [./hough.h:391]   --->   Operation 1030 'br' <Predicate = (or_cond1_i & mask_val_load_1) | (or_cond1_i & !tmp_241_i)> <Delay = 0.00>

State 171 <SV = 109> <Delay = 1.57>
ST_171 : Operation 1031 [1/1] (1.57ns)   --->   "%dx0_1 = sub nsw i32 0, %dx0_1_i" [./hough.h:415]   --->   Operation 1031 'sub' 'dx0_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1032 [1/1] (1.57ns)   --->   "%dy0_1 = sub nsw i32 0, %dy0_1_i" [./hough.h:416]   --->   Operation 1032 'sub' 'dy0_1' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1033 [1/1] (0.00ns)   --->   "br label %.preheader306.i" [./hough.h:383]   --->   Operation 1033 'br' <Predicate = true> <Delay = 0.00>

State 172 <SV = 107> <Delay = 6.02>
ST_172 : Operation 1034 [1/2] (1.09ns)   --->   "%line_end_x_load_1 = load i32* %line_end_x_addr_2, align 8" [./hough.h:419]   --->   Operation 1034 'load' 'line_end_x_load_1' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_172 : Operation 1035 [1/2] (1.09ns)   --->   "%line_end_x_load_2 = load i32* %line_end_x_addr_3, align 16" [./hough.h:419]   --->   Operation 1035 'load' 'line_end_x_load_2' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_172 : Operation 1036 [1/1] (1.57ns)   --->   "%x_assign = sub nsw i32 %line_end_x_load_1, %line_end_x_load_2" [./hough.h:419]   --->   Operation 1036 'sub' 'x_assign' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1037 [1/1] (1.57ns)   --->   "%neg_i_i = sub i32 0, %x_assign" [./hough.h:419]   --->   Operation 1037 'sub' 'neg_i_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1038 [1/1] (1.31ns)   --->   "%abscond_i_i = icmp sgt i32 %x_assign, 0" [./hough.h:419]   --->   Operation 1038 'icmp' 'abscond_i_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node tmp_220_i)   --->   "%abs_i_i = select i1 %abscond_i_i, i32 %x_assign, i32 %neg_i_i" [./hough.h:419]   --->   Operation 1039 'select' 'abs_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 1040 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_220_i = icmp slt i32 %abs_i_i, %threshold_read" [./hough.h:419]   --->   Operation 1040 'icmp' 'tmp_220_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1041 [1/1] (0.00ns)   --->   "br i1 %tmp_220_i, label %16, label %.critedge.i" [./hough.h:419]   --->   Operation 1041 'br' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1042 [2/2] (1.09ns)   --->   "%line_end_y_load_1 = load i32* %line_end_y_addr_2, align 4" [./hough.h:420]   --->   Operation 1042 'load' 'line_end_y_load_1' <Predicate = (tmp_220_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_172 : Operation 1043 [2/2] (1.09ns)   --->   "%line_end_y_load_2 = load i32* %line_end_y_addr_3, align 4" [./hough.h:420]   --->   Operation 1043 'load' 'line_end_y_load_2' <Predicate = (tmp_220_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>

State 173 <SV = 108> <Delay = 6.02>
ST_173 : Operation 1044 [1/2] (1.09ns)   --->   "%line_end_y_load_1 = load i32* %line_end_y_addr_2, align 4" [./hough.h:420]   --->   Operation 1044 'load' 'line_end_y_load_1' <Predicate = (tmp_220_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_173 : Operation 1045 [1/2] (1.09ns)   --->   "%line_end_y_load_2 = load i32* %line_end_y_addr_3, align 4" [./hough.h:420]   --->   Operation 1045 'load' 'line_end_y_load_2' <Predicate = (tmp_220_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_173 : Operation 1046 [1/1] (1.57ns)   --->   "%x_assign_2 = sub nsw i32 %line_end_y_load_1, %line_end_y_load_2" [./hough.h:420]   --->   Operation 1046 'sub' 'x_assign_2' <Predicate = (tmp_220_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1047 [1/1] (1.57ns)   --->   "%neg_i42_i = sub i32 0, %x_assign_2" [./hough.h:420]   --->   Operation 1047 'sub' 'neg_i42_i' <Predicate = (tmp_220_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1048 [1/1] (1.31ns)   --->   "%abscond_i43_i = icmp sgt i32 %x_assign_2, 0" [./hough.h:420]   --->   Operation 1048 'icmp' 'abscond_i43_i' <Predicate = (tmp_220_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node tmp_224_i)   --->   "%abs_i44_i = select i1 %abscond_i43_i, i32 %x_assign_2, i32 %neg_i42_i" [./hough.h:420]   --->   Operation 1049 'select' 'abs_i44_i' <Predicate = (tmp_220_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_173 : Operation 1050 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_224_i = icmp slt i32 %abs_i44_i, %threshold_read" [./hough.h:420]   --->   Operation 1050 'icmp' 'tmp_224_i' <Predicate = (tmp_220_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1051 [1/1] (0.00ns)   --->   "br i1 %tmp_224_i, label %._crit_edge313.i, label %.critedge.i" [./hough.h:422]   --->   Operation 1051 'br' <Predicate = (tmp_220_i)> <Delay = 0.00>
ST_173 : Operation 1052 [1/1] (0.97ns)   --->   "br label %17" [./hough.h:423]   --->   Operation 1052 'br' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 0.97>

State 174 <SV = 109> <Delay = 4.85>
ST_174 : Operation 1053 [1/1] (0.00ns)   --->   "%dx0_2_i = phi i32 [ %dx0_1_i, %.critedge.i ], [ %dx0_2, %21 ]"   --->   Operation 1053 'phi' 'dx0_2_i' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1054 [1/1] (0.00ns)   --->   "%dy0_2_i = phi i32 [ %dy0_1_i, %.critedge.i ], [ %dy0_2, %21 ]"   --->   Operation 1054 'phi' 'dy0_2_i' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1055 [1/1] (0.00ns)   --->   "%k1_i = phi i2 [ 0, %.critedge.i ], [ %k_1, %21 ]"   --->   Operation 1055 'phi' 'k1_i' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1056 [1/1] (0.45ns)   --->   "%exitcond8_i = icmp eq i2 %k1_i, -2" [./hough.h:423]   --->   Operation 1056 'icmp' 'exitcond8_i' <Predicate = true> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1057 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 1057 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1058 [1/1] (0.80ns)   --->   "%k_1 = add i2 %k1_i, 1" [./hough.h:423]   --->   Operation 1058 'add' 'k_1' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1059 [1/1] (0.00ns)   --->   "br i1 %exitcond8_i, label %22, label %18" [./hough.h:423]   --->   Operation 1059 'br' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_240_i = zext i2 %k1_i to i64" [./hough.h:452]   --->   Operation 1060 'zext' 'tmp_240_i' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_174 : Operation 1061 [1/1] (0.00ns)   --->   "%line_end_x_addr_1 = getelementptr [2 x i32]* %line_end_x, i64 0, i64 %tmp_240_i" [./hough.h:452]   --->   Operation 1061 'getelementptr' 'line_end_x_addr_1' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_174 : Operation 1062 [1/1] (0.00ns)   --->   "%line_end_y_addr_1 = getelementptr [2 x i32]* %line_end_y, i64 0, i64 %tmp_240_i" [./hough.h:452]   --->   Operation 1062 'getelementptr' 'line_end_y_addr_1' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_174 : Operation 1063 [2/2] (1.09ns)   --->   "%line_end_y_load = load i32* %line_end_y_addr_1, align 4" [./hough.h:452]   --->   Operation 1063 'load' 'line_end_y_load' <Predicate = (!exitcond8_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_174 : Operation 1064 [2/2] (1.09ns)   --->   "%line_end_x_load = load i32* %line_end_x_addr_1, align 8" [./hough.h:452]   --->   Operation 1064 'load' 'line_end_x_load' <Predicate = (!exitcond8_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_174 : Operation 1065 [1/1] (1.57ns)   --->   "%total = add nsw i32 1, %total_1_load" [./hough.h:460]   --->   Operation 1065 'add' 'total' <Predicate = (exitcond8_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_232 = trunc i32 %line_end_x_load_2 to i16" [./hough.h:461]   --->   Operation 1066 'trunc' 'tmp_232' <Predicate = (exitcond8_i)> <Delay = 0.00>
ST_174 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_235_i = sext i32 %total to i64" [./hough.h:461]   --->   Operation 1067 'sext' 'tmp_235_i' <Predicate = (exitcond8_i)> <Delay = 0.00>
ST_174 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_233 = trunc i32 %total to i10" [./hough.h:461]   --->   Operation 1068 'trunc' 'tmp_233' <Predicate = (exitcond8_i)> <Delay = 0.00>
ST_174 : Operation 1069 [1/1] (0.00ns)   --->   "%lines_val_addr_1 = getelementptr [400 x i16]* %lines_val, i64 0, i64 %tmp_235_i" [./hough.h:461]   --->   Operation 1069 'getelementptr' 'lines_val_addr_1' <Predicate = (exitcond8_i)> <Delay = 0.00>
ST_174 : Operation 1070 [1/1] (1.27ns)   --->   "%tmp_46 = add i10 200, %tmp_233" [./hough.h:463]   --->   Operation 1070 'add' 'tmp_46' <Predicate = (exitcond8_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_60_cast = sext i10 %tmp_46 to i64" [./hough.h:463]   --->   Operation 1071 'sext' 'tmp_60_cast' <Predicate = (exitcond8_i)> <Delay = 0.00>
ST_174 : Operation 1072 [1/1] (0.00ns)   --->   "%lines_val_addr_3 = getelementptr [400 x i16]* %lines_val, i64 0, i64 %tmp_60_cast" [./hough.h:463]   --->   Operation 1072 'getelementptr' 'lines_val_addr_3' <Predicate = (exitcond8_i)> <Delay = 0.00>
ST_174 : Operation 1073 [1/1] (1.99ns)   --->   "store i16 %tmp_232, i16* %lines_val_addr_1, align 2" [./hough.h:461]   --->   Operation 1073 'store' <Predicate = (exitcond8_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_174 : Operation 1074 [2/2] (1.09ns)   --->   "%line_end_y_load_3 = load i32* %line_end_y_addr_3, align 4" [./hough.h:462]   --->   Operation 1074 'load' 'line_end_y_load_3' <Predicate = (exitcond8_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_174 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_235 = trunc i32 %line_end_x_load_1 to i16" [./hough.h:463]   --->   Operation 1075 'trunc' 'tmp_235' <Predicate = (exitcond8_i)> <Delay = 0.00>
ST_174 : Operation 1076 [1/1] (1.99ns)   --->   "store i16 %tmp_235, i16* %lines_val_addr_3, align 2" [./hough.h:463]   --->   Operation 1076 'store' <Predicate = (exitcond8_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_174 : Operation 1077 [2/2] (1.09ns)   --->   "%line_end_y_load_4 = load i32* %line_end_y_addr_2, align 4" [./hough.h:464]   --->   Operation 1077 'load' 'line_end_y_load_4' <Predicate = (exitcond8_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_174 : Operation 1078 [1/1] (1.31ns)   --->   "%tmp_239_i = icmp sgt i32 %total, 98" [./hough.h:466]   --->   Operation 1078 'icmp' 'tmp_239_i' <Predicate = (exitcond8_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1079 [1/1] (0.97ns)   --->   "store i32 %total, i32* %total_1" [./hough.h:460]   --->   Operation 1079 'store' <Predicate = (exitcond8_i)> <Delay = 0.97>

State 175 <SV = 110> <Delay = 1.09>
ST_175 : Operation 1080 [1/2] (1.09ns)   --->   "%line_end_y_load = load i32* %line_end_y_addr_1, align 4" [./hough.h:452]   --->   Operation 1080 'load' 'line_end_y_load' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_175 : Operation 1081 [1/2] (1.09ns)   --->   "%line_end_x_load = load i32* %line_end_x_addr_1, align 8" [./hough.h:452]   --->   Operation 1081 'load' 'line_end_x_load' <Predicate = true> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_175 : Operation 1082 [1/1] (0.97ns)   --->   "br label %19" [./hough.h:430]   --->   Operation 1082 'br' <Predicate = true> <Delay = 0.97>

State 176 <SV = 111> <Delay = 4.39>
ST_176 : Operation 1083 [1/1] (0.00ns)   --->   "%j1_4 = phi i32 [ %x, %18 ], [ %x_2, %._crit_edge316.i ]"   --->   Operation 1083 'phi' 'j1_4' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1084 [1/1] (0.00ns)   --->   "%i1_3 = phi i32 [ %y, %18 ], [ %y_2, %._crit_edge316.i ]"   --->   Operation 1084 'phi' 'i1_3' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1085 [1/1] (0.00ns)   --->   "%tmp_243_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %j1_4, i32 16, i32 31)" [./hough.h:433]   --->   Operation 1085 'partselect' 'tmp_243_i' <Predicate = (!xflag_i)> <Delay = 0.00>
ST_176 : Operation 1086 [1/1] (0.00ns)   --->   "%j1_3 = sext i16 %tmp_243_i to i32" [./hough.h:433]   --->   Operation 1086 'sext' 'j1_3' <Predicate = (!xflag_i)> <Delay = 0.00>
ST_176 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_245_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %i1_3, i32 16, i32 31)" [./hough.h:439]   --->   Operation 1087 'partselect' 'tmp_245_i' <Predicate = (xflag_i)> <Delay = 0.00>
ST_176 : Operation 1088 [1/1] (0.00ns)   --->   "%i1_4 = sext i16 %tmp_245_i to i32" [./hough.h:439]   --->   Operation 1088 'sext' 'i1_4' <Predicate = (xflag_i)> <Delay = 0.00>
ST_176 : Operation 1089 [1/1] (0.45ns)   --->   "%i1_5 = select i1 %xflag_i, i32 %i1_4, i32 %i1_3" [./hough.h:432]   --->   Operation 1089 'select' 'i1_5' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1090 [1/1] (0.45ns)   --->   "%j1_5 = select i1 %xflag_i, i32 %j1_4, i32 %j1_3" [./hough.h:432]   --->   Operation 1090 'select' 'j1_5' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_237 = trunc i32 %j1_5 to i18" [./hough.h:432]   --->   Operation 1091 'trunc' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_238 = trunc i32 %i1_5 to i10" [./hough.h:432]   --->   Operation 1092 'trunc' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1093 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_238, i8 0)" [./hough.h:432]   --->   Operation 1093 'bitconcatenate' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_239 = trunc i32 %i1_5 to i12" [./hough.h:432]   --->   Operation 1094 'trunc' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1095 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_239, i6 0)" [./hough.h:443]   --->   Operation 1095 'bitconcatenate' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_48 = add i18 %p_shl6_cast, %p_shl7_cast" [./hough.h:443]   --->   Operation 1096 'add' 'tmp_48' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 1097 [1/1] (1.93ns) (root node of TernaryAdder)   --->   "%tmp_49 = add i18 %tmp_237, %tmp_48" [./hough.h:443]   --->   Operation 1097 'add' 'tmp_49' <Predicate = true> <Delay = 1.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_65_cast = sext i18 %tmp_49 to i64" [./hough.h:443]   --->   Operation 1098 'sext' 'tmp_65_cast' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1099 [1/1] (0.00ns)   --->   "%mask_val_addr_3 = getelementptr [76800 x i1]* %mask_val, i64 0, i64 %tmp_65_cast" [./hough.h:443]   --->   Operation 1099 'getelementptr' 'mask_val_addr_3' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 1100 [2/2] (1.99ns)   --->   "%mask_val_load_2 = load i1* %mask_val_addr_3, align 1" [./hough.h:443]   --->   Operation 1100 'load' 'mask_val_load_2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>

State 177 <SV = 112> <Delay = 2.46>
ST_177 : Operation 1101 [1/2] (1.99ns)   --->   "%mask_val_load_2 = load i1* %mask_val_addr_3, align 1" [./hough.h:443]   --->   Operation 1101 'load' 'mask_val_load_2' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_177 : Operation 1102 [1/1] (0.00ns)   --->   "br i1 %mask_val_load_2, label %.preheader.preheader.i, label %._crit_edge315.i" [./hough.h:443]   --->   Operation 1102 'br' <Predicate = true> <Delay = 0.00>
ST_177 : Operation 1103 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i32 %j1_5 to i48" [./hough.h:446]   --->   Operation 1103 'sext' 'OP1_V_5' <Predicate = (mask_val_load_2)> <Delay = 0.00>
ST_177 : Operation 1104 [1/1] (0.00ns)   --->   "%OP1_V_6 = sext i32 %i1_5 to i48" [./hough.h:446]   --->   Operation 1104 'sext' 'OP1_V_6' <Predicate = (mask_val_load_2)> <Delay = 0.00>
ST_177 : Operation 1105 [1/1] (0.97ns)   --->   "br label %.preheader.i" [./hough.h:444]   --->   Operation 1105 'br' <Predicate = (mask_val_load_2)> <Delay = 0.97>

State 178 <SV = 113> <Delay = 3.27>
ST_178 : Operation 1106 [1/1] (0.00ns)   --->   "%n5_i = phi i8 [ %n_3, %_ifconv38 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 1106 'phi' 'n5_i' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1107 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i18 [ %next_mul3, %_ifconv38 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 1107 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1108 [1/1] (0.00ns)   --->   "%phi_mul242_cast = zext i18 %phi_mul3 to i19" [./hough.h:444]   --->   Operation 1108 'zext' 'phi_mul242_cast' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1109 [1/1] (0.98ns)   --->   "%exitcond_i = icmp eq i8 %n5_i, -76" [./hough.h:444]   --->   Operation 1109 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 1110 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1111 [1/1] (1.28ns)   --->   "%n_3 = add i8 %n5_i, 1" [./hough.h:444]   --->   Operation 1111 'add' 'n_3' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1112 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %20, label %_ifconv38" [./hough.h:444]   --->   Operation 1112 'br' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_250_i = zext i8 %n5_i to i64" [./hough.h:446]   --->   Operation 1113 'zext' 'tmp_250_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_178 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_250_i_cast = zext i8 %n5_i to i9" [./hough.h:444]   --->   Operation 1114 'zext' 'tmp_250_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_178 : Operation 1115 [1/1] (1.28ns)   --->   "%next_mul3 = add i18 1121, %phi_mul3"   --->   Operation 1115 'add' 'next_mul3' <Predicate = (!exitcond_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1116 [1/1] (1.27ns)   --->   "%tmp_50 = add i9 180, %tmp_250_i_cast" [./hough.h:446]   --->   Operation 1116 'add' 'tmp_50' <Predicate = (!exitcond_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i9 %tmp_50 to i64" [./hough.h:446]   --->   Operation 1117 'zext' 'tmp_67_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_178 : Operation 1118 [1/1] (0.00ns)   --->   "%trigtab_V_addr_6 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_67_cast" [./hough.h:446]   --->   Operation 1118 'getelementptr' 'trigtab_V_addr_6' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_178 : Operation 1119 [1/1] (0.00ns)   --->   "%trigtab_V_addr_7 = getelementptr [360 x i16]* %trigtab_V, i64 0, i64 %tmp_250_i" [./hough.h:446]   --->   Operation 1119 'getelementptr' 'trigtab_V_addr_7' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_178 : Operation 1120 [2/2] (1.99ns)   --->   "%trigtab_V_load_4 = load i16* %trigtab_V_addr_6, align 2" [./hough.h:446]   --->   Operation 1120 'load' 'trigtab_V_load_4' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_178 : Operation 1121 [2/2] (1.99ns)   --->   "%trigtab_V_load_5 = load i16* %trigtab_V_addr_7, align 2" [./hough.h:446]   --->   Operation 1121 'load' 'trigtab_V_load_5' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>

State 179 <SV = 114> <Delay = 7.01>
ST_179 : Operation 1122 [1/2] (1.99ns)   --->   "%trigtab_V_load_4 = load i16* %trigtab_V_addr_6, align 2" [./hough.h:446]   --->   Operation 1122 'load' 'trigtab_V_load_4' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_179 : Operation 1123 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i16 %trigtab_V_load_4 to i48" [./hough.h:446]   --->   Operation 1123 'sext' 'OP2_V_6' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_179 : Operation 1124 [1/1] (5.02ns)   --->   "%p_Val2_125 = mul nsw i48 %OP2_V_6, %OP1_V_5" [./hough.h:446]   --->   Operation 1124 'mul' 'p_Val2_125' <Predicate = (!exitcond_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1125 [1/2] (1.99ns)   --->   "%trigtab_V_load_5 = load i16* %trigtab_V_addr_7, align 2" [./hough.h:446]   --->   Operation 1125 'load' 'trigtab_V_load_5' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_179 : Operation 1126 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i16 %trigtab_V_load_5 to i48" [./hough.h:446]   --->   Operation 1126 'sext' 'OP2_V_7' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_179 : Operation 1127 [1/1] (5.02ns)   --->   "%p_Val2_24 = mul nsw i48 %OP2_V_7, %OP1_V_6" [./hough.h:446]   --->   Operation 1127 'mul' 'p_Val2_24' <Predicate = (!exitcond_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 115> <Delay = 5.85>
ST_180 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_251_i = sext i48 %p_Val2_125 to i49" [./hough.h:446]   --->   Operation 1128 'sext' 'tmp_251_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_180 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_252_i = sext i48 %p_Val2_24 to i49" [./hough.h:446]   --->   Operation 1129 'sext' 'tmp_252_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_180 : Operation 1130 [1/1] (1.65ns)   --->   "%p_Val2_126 = add nsw i49 %tmp_252_i, %tmp_251_i" [./hough.h:446]   --->   Operation 1130 'add' 'p_Val2_126' <Predicate = (!exitcond_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1131 [1/1] (1.65ns)   --->   "%p_Val2_60_cast_i = add i48 %p_Val2_125, %p_Val2_24" [./hough.h:446]   --->   Operation 1131 'add' 'p_Val2_60_cast_i' <Predicate = (!exitcond_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1132 [1/1] (1.40ns)   --->   "%tmp_253_i = icmp eq i49 %p_Val2_126, 0" [./hough.h:446]   --->   Operation 1132 'icmp' 'tmp_253_i' <Predicate = (!exitcond_i)> <Delay = 1.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1133 [1/1] (0.00ns)   --->   "%is_neg_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_126, i32 48)" [./hough.h:446]   --->   Operation 1133 'bitselect' 'is_neg_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_180 : Operation 1134 [1/1] (1.65ns)   --->   "%tmp_255_cast_i = sub i48 0, %p_Val2_60_cast_i" [./hough.h:446]   --->   Operation 1134 'sub' 'tmp_255_cast_i' <Predicate = (!exitcond_i)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1135 [1/1] (0.53ns)   --->   "%p_Val2_128 = select i1 %is_neg_3, i48 %tmp_255_cast_i, i48 %p_Val2_60_cast_i" [./hough.h:446]   --->   Operation 1135 'select' 'p_Val2_128' <Predicate = (!exitcond_i)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_180 : Operation 1136 [1/1] (0.00ns)   --->   "%p_Val2_62_cast_i = zext i48 %p_Val2_128 to i49" [./hough.h:446]   --->   Operation 1136 'zext' 'p_Val2_62_cast_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_180 : Operation 1137 [1/1] (0.00ns)   --->   "%p_Result_144 = call i49 @llvm.part.select.i49(i49 %p_Val2_62_cast_i, i32 48, i32 0) nounwind" [./hough.h:446]   --->   Operation 1137 'partselect' 'p_Result_144' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_180 : Operation 1138 [1/1] (0.00ns)   --->   "%p_Result_145 = call i64 @_ssdm_op_BitConcatenate.i64.i15.i49(i15 -1, i49 %p_Result_144)" [./hough.h:446]   --->   Operation 1138 'bitconcatenate' 'p_Result_145' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_180 : Operation 1139 [1/1] (2.00ns)   --->   "%tmp_256_i = call i64 @llvm.cttz.i64(i64 %p_Result_145, i1 true) nounwind" [./hough.h:446]   --->   Operation 1139 'cttz' 'tmp_256_i' <Predicate = (!exitcond_i)> <Delay = 2.00> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_180 : Operation 1140 [1/1] (0.00ns)   --->   "%num_zeros_3 = trunc i64 %tmp_256_i to i32" [./hough.h:446]   --->   Operation 1140 'trunc' 'num_zeros_3' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 181 <SV = 116> <Delay = 7.27>
ST_181 : Operation 1141 [1/1] (1.57ns)   --->   "%msb_idx_6 = sub nsw i32 48, %num_zeros_3" [./hough.h:446]   --->   Operation 1141 'sub' 'msb_idx_6' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_243 = trunc i32 %msb_idx_6 to i31" [./hough.h:446]   --->   Operation 1142 'trunc' 'tmp_243' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_181 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx_6, i32 31)" [./hough.h:446]   --->   Operation 1143 'bitselect' 'tmp_244' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_181 : Operation 1144 [1/1] (0.44ns)   --->   "%msb_idx_7 = select i1 %tmp_244, i31 0, i31 %tmp_243" [./hough.h:446]   --->   Operation 1144 'select' 'msb_idx_7' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_181 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_245 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_7, i32 5, i32 30)" [./hough.h:446]   --->   Operation 1145 'partselect' 'tmp_245' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_181 : Operation 1146 [1/1] (1.28ns)   --->   "%icmp7 = icmp eq i26 %tmp_245, 0" [./hough.h:446]   --->   Operation 1146 'icmp' 'icmp7' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_21)   --->   "%tmp32_V_18 = trunc i48 %p_Val2_128 to i32" [./hough.h:446]   --->   Operation 1147 'trunc' 'tmp32_V_18' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_181 : Operation 1148 [1/1] (1.55ns)   --->   "%tmp_260_i = sub i31 31, %msb_idx_7" [./hough.h:446]   --->   Operation 1148 'sub' 'tmp_260_i' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_21)   --->   "%tmp_260_cast_i = zext i31 %tmp_260_i to i32" [./hough.h:446]   --->   Operation 1149 'zext' 'tmp_260_cast_i' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_181 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_21)   --->   "%tmp32_V_19 = shl i32 %tmp32_V_18, %tmp_260_cast_i" [./hough.h:446]   --->   Operation 1150 'shl' 'tmp32_V_19' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_247 = trunc i31 %msb_idx_7 to i6" [./hough.h:446]   --->   Operation 1151 'trunc' 'tmp_247' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_181 : Operation 1152 [1/1] (1.30ns)   --->   "%tmp_248 = icmp ult i31 %msb_idx_7, 31" [./hough.h:446]   --->   Operation 1152 'icmp' 'tmp_248' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1153 [1/1] (1.18ns)   --->   "%tmp_249 = add i6 -31, %tmp_247" [./hough.h:446]   --->   Operation 1153 'add' 'tmp_249' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_20)   --->   "%tmp_250 = call i49 @llvm.part.select.i49(i49 %p_Val2_62_cast_i, i32 48, i32 0)" [./hough.h:446]   --->   Operation 1154 'partselect' 'tmp_250' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_181 : Operation 1155 [1/1] (1.18ns)   --->   "%tmp_251 = sub i6 15, %tmp_247" [./hough.h:446]   --->   Operation 1155 'sub' 'tmp_251' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_20)   --->   "%tmp_252 = select i1 %tmp_248, i49 %tmp_250, i49 %p_Val2_62_cast_i" [./hough.h:446]   --->   Operation 1156 'select' 'tmp_252' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_181 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_20)   --->   "%tmp_253 = select i1 %tmp_248, i6 %tmp_251, i6 %tmp_249" [./hough.h:446]   --->   Operation 1157 'select' 'tmp_253' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_181 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_20)   --->   "%tmp_254 = zext i6 %tmp_253 to i49" [./hough.h:446]   --->   Operation 1158 'zext' 'tmp_254' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_181 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_20)   --->   "%tmp_255 = lshr i49 %tmp_252, %tmp_254" [./hough.h:446]   --->   Operation 1159 'lshr' 'tmp_255' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1160 [1/1] (2.14ns) (out node of the LUT)   --->   "%tmp32_V_20 = trunc i49 %tmp_255 to i32" [./hough.h:446]   --->   Operation 1160 'trunc' 'tmp32_V_20' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 2.14>
ST_181 : Operation 1161 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_21 = select i1 %icmp7, i32 %tmp32_V_19, i32 %tmp32_V_20" [./hough.h:446]   --->   Operation 1161 'select' 'tmp32_V_21' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 182 <SV = 117> <Delay = 8.28>
ST_182 : Operation 1162 [2/2] (8.28ns)   --->   "%f_4 = uitofp i32 %tmp32_V_21 to float" [./hough.h:446]   --->   Operation 1162 'uitofp' 'f_4' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 183 <SV = 118> <Delay = 8.28>
ST_183 : Operation 1163 [1/2] (8.28ns)   --->   "%f_4 = uitofp i32 %tmp32_V_21 to float" [./hough.h:446]   --->   Operation 1163 'uitofp' 'f_4' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_183 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp32_V_27 = bitcast float %f_4 to i32" [./hough.h:446]   --->   Operation 1164 'bitcast' 'tmp32_V_27' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_183 : Operation 1165 [1/1] (0.00ns)   --->   "%p_Result_40_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_27, i32 23, i32 30)" [./hough.h:446]   --->   Operation 1165 'partselect' 'p_Result_40_i' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>

State 184 <SV = 119> <Delay = 4.72>
ST_184 : Operation 1166 [1/1] (0.98ns)   --->   "%tmp_262_i = icmp ne i8 %p_Result_40_i, -98" [./hough.h:446]   --->   Operation 1166 'icmp' 'tmp_262_i' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_27_trunc_i)   --->   "%tmp_257 = trunc i32 %msb_idx_6 to i8" [./hough.h:446]   --->   Operation 1167 'trunc' 'tmp_257' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_184 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_27_trunc_i)   --->   "%tmp85_cast_cast = select i1 %tmp_262_i, i8 114, i8 113" [./hough.h:446]   --->   Operation 1168 'select' 'tmp85_cast_cast' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_184 : Operation 1169 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_27_trunc_i = add i8 %tmp_257, %tmp85_cast_cast" [./hough.h:446]   --->   Operation 1169 'add' 'p_Repl2_27_trunc_i' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_266_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_3, i8 %p_Repl2_27_trunc_i)" [./hough.h:446]   --->   Operation 1170 'bitconcatenate' 'tmp_266_i' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_184 : Operation 1171 [1/1] (0.00ns)   --->   "%p_Result_146 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_27, i9 %tmp_266_i, i32 23, i32 31)" [./hough.h:446]   --->   Operation 1171 'partset' 'p_Result_146' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_184 : Operation 1172 [1/1] (0.00ns)   --->   "%f_5 = bitcast i32 %p_Result_146 to float" [./hough.h:446]   --->   Operation 1172 'bitcast' 'f_5' <Predicate = (!exitcond_i & !tmp_253_i)> <Delay = 0.00>
ST_184 : Operation 1173 [1/1] (0.45ns)   --->   "%x_assign_s = select i1 %tmp_253_i, float 0.000000e+00, float %f_5" [./hough.h:446]   --->   Operation 1173 'select' 'x_assign_s' <Predicate = (!exitcond_i)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_184 : Operation 1174 [1/1] (0.00ns)   --->   "%t_V_18 = bitcast float %x_assign_s to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1174 'bitcast' 't_V_18' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_184 : Operation 1175 [1/1] (0.00ns)   --->   "%loc_V_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_18, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1175 'partselect' 'loc_V_13' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_184 : Operation 1176 [1/1] (0.98ns)   --->   "%tmp_i_i1 = icmp ult i8 %loc_V_13, 126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1176 'icmp' 'tmp_i_i1' <Predicate = (!exitcond_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1177 [1/1] (0.98ns)   --->   "%tmp_273_i_i1 = icmp ugt i8 %loc_V_13, -106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1177 'icmp' 'tmp_273_i_i1' <Predicate = (!exitcond_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1178 [1/1] (0.00ns)   --->   "%index_V_4 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_18, i32 23, i32 27) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:206->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1178 'partselect' 'index_V_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_184 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_274_i_i1 = zext i5 %index_V_4 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1179 'zext' 'tmp_274_i_i1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_184 : Operation 1180 [1/1] (0.00ns)   --->   "%mask_table3_addr_1 = getelementptr [32 x i23]* @mask_table3, i64 0, i64 %tmp_274_i_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1180 'getelementptr' 'mask_table3_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_184 : Operation 1181 [2/2] (1.99ns)   --->   "%mask_2 = load i23* %mask_table3_addr_1, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1181 'load' 'mask_2' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_184 : Operation 1182 [1/1] (0.00ns)   --->   "%one_half_table4_addr_1 = getelementptr [32 x i24]* @one_half_table4, i64 0, i64 %tmp_274_i_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1182 'getelementptr' 'one_half_table4_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_184 : Operation 1183 [2/2] (1.99ns)   --->   "%one_half_1 = load i24* %one_half_table4_addr_1, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1183 'load' 'one_half_1' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>

State 185 <SV = 120> <Delay = 6.25>
ST_185 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%p_Result_113 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_18, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1184 'bitselect' 'p_Result_113' <Predicate = (!exitcond_i & tmp_i_i1)> <Delay = 0.00>
ST_185 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%p_Result_147 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_113, i31 0) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1185 'bitconcatenate' 'p_Result_147' <Predicate = (!exitcond_i & tmp_i_i1)> <Delay = 0.00>
ST_185 : Operation 1186 [1/2] (1.99ns)   --->   "%mask_2 = load i23* %mask_table3_addr_1, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1186 'load' 'mask_2' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_185 : Operation 1187 [1/2] (1.99ns)   --->   "%one_half_1 = load i24* %one_half_table4_addr_1, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1187 'load' 'one_half_1' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_185 : Operation 1188 [1/1] (0.00ns)   --->   "%one_half_i_cast_i1 = zext i24 %one_half_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1188 'zext' 'one_half_i_cast_i1' <Predicate = (!exitcond_i & !tmp_i_i1)> <Delay = 0.00>
ST_185 : Operation 1189 [1/1] (1.57ns)   --->   "%p_Val2_135 = add i32 %one_half_i_cast_i1, %t_V_18" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1189 'add' 'p_Val2_135' <Predicate = (!exitcond_i & !tmp_i_i1)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%loc_V_14 = trunc i32 %p_Val2_135 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:286->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:287->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1190 'trunc' 'loc_V_14' <Predicate = (!exitcond_i & !tmp_i_i1)> <Delay = 0.00>
ST_185 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%tmp_276_i_i1 = xor i23 %mask_2, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1191 'xor' 'tmp_276_i_i1' <Predicate = (!exitcond_i & !tmp_i_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%xs_sig_V_5 = and i23 %loc_V_14, %tmp_276_i_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1192 'and' 'xs_sig_V_5' <Predicate = (!exitcond_i & !tmp_i_i1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%tmp_27 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_135, i32 23, i32 31) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1193 'partselect' 'tmp_27' <Predicate = (!exitcond_i & !tmp_i_i1)> <Delay = 0.00>
ST_185 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%p_Result_148 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_27, i23 %xs_sig_V_5) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1194 'bitconcatenate' 'p_Result_148' <Predicate = (!exitcond_i & !tmp_i_i1)> <Delay = 0.00>
ST_185 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp_i2)   --->   "%sel_tmp_v_i1 = select i1 %tmp_i_i1, i32 %p_Result_147, i32 %p_Result_148" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1195 'select' 'sel_tmp_v_i1' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1196 [1/1] (0.51ns) (out node of the LUT)   --->   "%sel_tmp_i2 = bitcast i32 %sel_tmp_v_i1 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1196 'bitcast' 'sel_tmp_i2' <Predicate = (!exitcond_i)> <Delay = 0.51>
ST_185 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node x_assign_1)   --->   "%sel_tmp1_i2 = xor i1 %tmp_i_i1, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1197 'xor' 'sel_tmp1_i2' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node x_assign_1)   --->   "%sel_tmp2_i2 = and i1 %tmp_273_i_i1, %sel_tmp1_i2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1198 'and' 'sel_tmp2_i2' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1199 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_assign_1 = select i1 %sel_tmp2_i2, float %x_assign_s, float %sel_tmp_i2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446]   --->   Operation 1199 'select' 'x_assign_1' <Predicate = (!exitcond_i)> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1200 [1/1] (0.00ns)   --->   "%p_Val2_137 = bitcast float %x_assign_1 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1200 'bitcast' 'p_Val2_137' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_185 : Operation 1201 [1/1] (0.00ns)   --->   "%p_Result_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_137, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1201 'bitselect' 'p_Result_149' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_185 : Operation 1202 [1/1] (0.00ns)   --->   "%loc_V_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_137, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1202 'partselect' 'loc_V_15' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_185 : Operation 1203 [1/1] (0.00ns)   --->   "%loc_V_16 = trunc i32 %p_Val2_137 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1203 'trunc' 'loc_V_16' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_185 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i52_cast_i = zext i8 %loc_V_15 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1204 'zext' 'tmp_i_i_i_i52_cast_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_185 : Operation 1205 [1/1] (1.28ns)   --->   "%sh_assign_4 = add i9 -127, %tmp_i_i_i_i52_cast_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1205 'add' 'sh_assign_4' <Predicate = (!exitcond_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1206 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_4, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1206 'bitselect' 'isNeg_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_185 : Operation 1207 [1/1] (1.28ns)   --->   "%tmp_294_i_i_i55_i = sub i8 127, %loc_V_15" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1207 'sub' 'tmp_294_i_i_i55_i' <Predicate = (!exitcond_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_294_i_i_i55_cast = sext i8 %tmp_294_i_i_i55_i to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1208 'sext' 'tmp_294_i_i_i55_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_185 : Operation 1209 [1/1] (0.42ns)   --->   "%sh_assign_5 = select i1 %isNeg_2, i9 %tmp_294_i_i_i55_cast, i9 %sh_assign_4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1209 'select' 'sh_assign_5' <Predicate = (!exitcond_i)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 186 <SV = 121> <Delay = 7.95>
ST_186 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_293_i_i_i51_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_16, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1210 'bitconcatenate' 'tmp_293_i_i_i51_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_186 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_139)   --->   "%tmp_293_i_i_i51_cast = zext i25 %tmp_293_i_i_i51_i to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1211 'zext' 'tmp_293_i_i_i51_cast' <Predicate = (!exitcond_i & !isNeg_2)> <Delay = 0.00>
ST_186 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_139)   --->   "%sh_assign_2_i_i_i56_s = sext i9 %sh_assign_5 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1212 'sext' 'sh_assign_2_i_i_i56_s' <Predicate = (!exitcond_i & !isNeg_2)> <Delay = 0.00>
ST_186 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_139)   --->   "%sh_assign_2_i_i_i56_1 = sext i9 %sh_assign_5 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1213 'sext' 'sh_assign_2_i_i_i56_1' <Predicate = (!exitcond_i & isNeg_2)> <Delay = 0.00>
ST_186 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_139)   --->   "%tmp_295_i_i_i57_i = zext i32 %sh_assign_2_i_i_i56_s to i79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1214 'zext' 'tmp_295_i_i_i57_i' <Predicate = (!exitcond_i & !isNeg_2)> <Delay = 0.00>
ST_186 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_139)   --->   "%tmp_296_i_i_i58_i = lshr i25 %tmp_293_i_i_i51_i, %sh_assign_2_i_i_i56_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1215 'lshr' 'tmp_296_i_i_i58_i' <Predicate = (!exitcond_i & isNeg_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_139)   --->   "%tmp_297_i_i_i59_i = shl i79 %tmp_293_i_i_i51_cast, %tmp_295_i_i_i57_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1216 'shl' 'tmp_297_i_i_i59_i' <Predicate = (!exitcond_i & !isNeg_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_139)   --->   "%tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_296_i_i_i58_i, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1217 'bitselect' 'tmp_263' <Predicate = (!exitcond_i & isNeg_2)> <Delay = 0.00>
ST_186 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_139)   --->   "%tmp_51 = zext i1 %tmp_263 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1218 'zext' 'tmp_51' <Predicate = (!exitcond_i & isNeg_2)> <Delay = 0.00>
ST_186 : Operation 1219 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_139)   --->   "%tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_297_i_i_i59_i, i32 24, i32 55)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1219 'partselect' 'tmp_52' <Predicate = (!exitcond_i & !isNeg_2)> <Delay = 0.00>
ST_186 : Operation 1220 [1/1] (1.80ns) (out node of the LUT)   --->   "%p_Val2_139 = select i1 %isNeg_2, i32 %tmp_51, i32 %tmp_52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1220 'select' 'p_Val2_139' <Predicate = (!exitcond_i)> <Delay = 1.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_186 : Operation 1221 [1/1] (1.57ns)   --->   "%p_Val2_i_i_i65_i = sub i32 0, %p_Val2_139" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1221 'sub' 'p_Val2_i_i_i65_i' <Predicate = (!exitcond_i & p_Result_149)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_264 = trunc i32 %p_Val2_i_i_i65_i to i19" [./hough.h:447]   --->   Operation 1222 'trunc' 'tmp_264' <Predicate = (!exitcond_i & p_Result_149)> <Delay = 0.00>
ST_186 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_265 = trunc i32 %p_Val2_139 to i19" [./hough.h:447]   --->   Operation 1223 'trunc' 'tmp_265' <Predicate = (!exitcond_i & !p_Result_149)> <Delay = 0.00>
ST_186 : Operation 1224 [1/1] (0.61ns)   --->   "%tmp_266 = select i1 %p_Result_149, i19 %tmp_264, i19 %tmp_265" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446]   --->   Operation 1224 'select' 'tmp_266' <Predicate = (!exitcond_i)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_186 : Operation 1225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_267 = add i19 560, %tmp_266" [./hough.h:448]   --->   Operation 1225 'add' 'tmp_267' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 1226 [1/1] (1.95ns) (root node of TernaryAdder)   --->   "%tmp_53 = add i19 %phi_mul242_cast, %tmp_267" [./hough.h:448]   --->   Operation 1226 'add' 'tmp_53' <Predicate = (!exitcond_i)> <Delay = 1.95> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i19 %tmp_53 to i64" [./hough.h:448]   --->   Operation 1227 'zext' 'tmp_72_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_186 : Operation 1228 [1/1] (0.00ns)   --->   "%accum_addr_2 = getelementptr [201780 x i32]* %accum, i64 0, i64 %tmp_72_cast" [./hough.h:448]   --->   Operation 1228 'getelementptr' 'accum_addr_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_186 : Operation 1229 [2/2] (1.99ns)   --->   "%accum_load_1 = load i32* %accum_addr_2, align 4" [./hough.h:448]   --->   Operation 1229 'load' 'accum_load_1' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>

State 187 <SV = 122> <Delay = 5.57>
ST_187 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_249_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [./hough.h:444]   --->   Operation 1230 'specregionbegin' 'tmp_249_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_187 : Operation 1231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./hough.h:445]   --->   Operation 1231 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_187 : Operation 1232 [1/2] (1.99ns)   --->   "%accum_load_1 = load i32* %accum_addr_2, align 4" [./hough.h:448]   --->   Operation 1232 'load' 'accum_load_1' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_187 : Operation 1233 [1/1] (1.57ns)   --->   "%tmp_269_i = add nsw i32 -1, %accum_load_1" [./hough.h:448]   --->   Operation 1233 'add' 'tmp_269_i' <Predicate = (!exitcond_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1234 [1/1] (1.99ns)   --->   "store i32 %tmp_269_i, i32* %accum_addr_2, align 4" [./hough.h:448]   --->   Operation 1234 'store' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_187 : Operation 1235 [1/1] (0.00ns)   --->   "%empty_393 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_249_i)" [./hough.h:449]   --->   Operation 1235 'specregionend' 'empty_393' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_187 : Operation 1236 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./hough.h:444]   --->   Operation 1236 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 188 <SV = 114> <Delay = 1.99>
ST_188 : Operation 1237 [1/1] (1.99ns)   --->   "store i1 false, i1* %mask_val_addr_3, align 1" [./hough.h:450]   --->   Operation 1237 'store' <Predicate = (mask_val_load_2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_188 : Operation 1238 [1/1] (0.00ns)   --->   "br label %._crit_edge315.i" [./hough.h:451]   --->   Operation 1238 'br' <Predicate = (mask_val_load_2)> <Delay = 0.00>
ST_188 : Operation 1239 [1/1] (1.31ns)   --->   "%tmp_254_i = icmp eq i32 %i1_5, %line_end_y_load" [./hough.h:452]   --->   Operation 1239 'icmp' 'tmp_254_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1240 [1/1] (1.31ns)   --->   "%tmp_259_i = icmp eq i32 %j1_5, %line_end_x_load" [./hough.h:452]   --->   Operation 1240 'icmp' 'tmp_259_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1241 [1/1] (0.46ns)   --->   "%or_cond2_i = and i1 %tmp_254_i, %tmp_259_i" [./hough.h:452]   --->   Operation 1241 'and' 'or_cond2_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1242 [1/1] (0.00ns)   --->   "br i1 %or_cond2_i, label %21, label %._crit_edge316.i" [./hough.h:452]   --->   Operation 1242 'br' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1243 [1/1] (1.57ns)   --->   "%x_2 = sub i32 %j1_4, %dx0_2_i" [./hough.h:430]   --->   Operation 1243 'sub' 'x_2' <Predicate = (!or_cond2_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1244 [1/1] (1.57ns)   --->   "%y_2 = sub i32 %i1_3, %dy0_2_i" [./hough.h:430]   --->   Operation 1244 'sub' 'y_2' <Predicate = (!or_cond2_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1245 [1/1] (0.00ns)   --->   "br label %19" [./hough.h:430]   --->   Operation 1245 'br' <Predicate = (!or_cond2_i)> <Delay = 0.00>
ST_188 : Operation 1246 [1/1] (1.57ns)   --->   "%dx0_2 = sub nsw i32 0, %dx0_2_i" [./hough.h:456]   --->   Operation 1246 'sub' 'dx0_2' <Predicate = (or_cond2_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1247 [1/1] (1.57ns)   --->   "%dy0_2 = sub nsw i32 0, %dy0_2_i" [./hough.h:457]   --->   Operation 1247 'sub' 'dy0_2' <Predicate = (or_cond2_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1248 [1/1] (0.00ns)   --->   "br label %17" [./hough.h:423]   --->   Operation 1248 'br' <Predicate = (or_cond2_i)> <Delay = 0.00>

State 189 <SV = 110> <Delay = 3.27>
ST_189 : Operation 1249 [1/1] (1.27ns)   --->   "%tmp_45 = add i10 100, %tmp_233" [./hough.h:462]   --->   Operation 1249 'add' 'tmp_45' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_59_cast = sext i10 %tmp_45 to i64" [./hough.h:462]   --->   Operation 1250 'sext' 'tmp_59_cast' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 0.00>
ST_189 : Operation 1251 [1/1] (0.00ns)   --->   "%lines_val_addr_2 = getelementptr [400 x i16]* %lines_val, i64 0, i64 %tmp_59_cast" [./hough.h:462]   --->   Operation 1251 'getelementptr' 'lines_val_addr_2' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 0.00>
ST_189 : Operation 1252 [1/1] (1.27ns)   --->   "%tmp_47 = add i10 300, %tmp_233" [./hough.h:464]   --->   Operation 1252 'add' 'tmp_47' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_61_cast = sext i10 %tmp_47 to i64" [./hough.h:464]   --->   Operation 1253 'sext' 'tmp_61_cast' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 0.00>
ST_189 : Operation 1254 [1/1] (0.00ns)   --->   "%lines_val_addr_4 = getelementptr [400 x i16]* %lines_val, i64 0, i64 %tmp_61_cast" [./hough.h:464]   --->   Operation 1254 'getelementptr' 'lines_val_addr_4' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 0.00>
ST_189 : Operation 1255 [1/2] (1.09ns)   --->   "%line_end_y_load_3 = load i32* %line_end_y_addr_3, align 4" [./hough.h:462]   --->   Operation 1255 'load' 'line_end_y_load_3' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_189 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_234 = trunc i32 %line_end_y_load_3 to i16" [./hough.h:462]   --->   Operation 1256 'trunc' 'tmp_234' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 0.00>
ST_189 : Operation 1257 [1/1] (1.99ns)   --->   "store i16 %tmp_234, i16* %lines_val_addr_2, align 2" [./hough.h:462]   --->   Operation 1257 'store' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_189 : Operation 1258 [1/2] (1.09ns)   --->   "%line_end_y_load_4 = load i32* %line_end_y_addr_2, align 4" [./hough.h:464]   --->   Operation 1258 'load' 'line_end_y_load_4' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_189 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_236 = trunc i32 %line_end_y_load_4 to i16" [./hough.h:464]   --->   Operation 1259 'trunc' 'tmp_236' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 0.00>
ST_189 : Operation 1260 [1/1] (1.99ns)   --->   "store i16 %tmp_236, i16* %lines_val_addr_4, align 2" [./hough.h:464]   --->   Operation 1260 'store' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_189 : Operation 1261 [1/1] (0.97ns)   --->   "br i1 %tmp_239_i, label %.loopexit.i, label %._crit_edge313.i" [./hough.h:466]   --->   Operation 1261 'br' <Predicate = (!tmp_220_i) | (!tmp_224_i)> <Delay = 0.97>
ST_189 : Operation 1262 [1/1] (0.97ns)   --->   "br label %.loopexit.i" [./hough.h:470]   --->   Operation 1262 'br' <Predicate = (!tmp_239_i) | (tmp_220_i & tmp_224_i)> <Delay = 0.97>

State 190 <SV = 111> <Delay = 0.97>
ST_190 : Operation 1263 [1/1] (0.00ns)   --->   "%p_1_i = phi i1 [ false, %8 ], [ false, %11 ], [ false, %._crit_edge313.i ], [ true, %22 ]"   --->   Operation 1263 'phi' 'p_1_i' <Predicate = (tmp_115_i)> <Delay = 0.00>
ST_190 : Operation 1264 [1/1] (0.00ns)   --->   "%total_1_load_1 = load i32* %total_1"   --->   Operation 1264 'load' 'total_1_load_1' <Predicate = (tmp_115_i)> <Delay = 0.00>
ST_190 : Operation 1265 [1/1] (0.97ns)   --->   "br i1 %p_1_i, label %.exit, label %._crit_edge309.i.backedge"   --->   Operation 1265 'br' <Predicate = (tmp_115_i)> <Delay = 0.97>
ST_190 : Operation 1266 [1/1] (0.00ns)   --->   "br label %._crit_edge309.i"   --->   Operation 1266 'br' <Predicate = (!tmp_115_i) | (!p_1_i)> <Delay = 0.00>

State 191 <SV = 112> <Delay = 1.99>
ST_191 : Operation 1267 [1/1] (0.00ns)   --->   "%total_5_i = phi i32 [ %total_1_load, %._crit_edge309.i ], [ %total_1_load_1, %.loopexit.i ]" [./hough.h:460]   --->   Operation 1267 'phi' 'total_5_i' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_240 = trunc i32 %total_5_i to i16" [./hough.h:471]   --->   Operation 1268 'trunc' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 1269 [1/1] (1.99ns)   --->   "store i16 %tmp_240, i16* %lines_val_addr_5, align 2" [./hough.h:471]   --->   Operation 1269 'store' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 400> <RAM>
ST_191 : Operation 1270 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 1270 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	fifo read on port 'lines_rows' [37]  (2.26 ns)
	fifo write on port 'lines_rows_out' [42]  (2.26 ns)

 <State 2>: 1.29ns
The critical path consists of the following:
	'icmp' operation ('tmp_i', ./type.h:187->./hough.h:283) [53]  (0.824 ns)
	blocking operation 0.464 ns on control path)

 <State 3>: 3.27ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./type.h:188->./hough.h:283) [60]  (0 ns)
	'add' operation ('tmp_29', ./type.h:191->./hough.h:283) [70]  (1.27 ns)
	'getelementptr' operation ('lines_val_addr', ./type.h:191->./hough.h:283) [72]  (0 ns)
	'store' operation (./type.h:191->./hough.h:283) of constant 0 on array 'lines_val' [73]  (2 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond3_i', ./hough.h:286) [84]  (0.987 ns)
	blocking operation 0.464 ns on control path)

 <State 6>: 3.29ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', ./hough.h:287) [91]  (0 ns)
	'add' operation ('tmp_s', ./hough.h:290) [100]  (1.29 ns)
	'getelementptr' operation ('accum_addr', ./hough.h:290) [102]  (0 ns)
	'store' operation (./hough.h:290) of constant 0 on array 'accum', ./hough.h:275 [103]  (2 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 8.29ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', ./hough.h:297) [111]  (0 ns)
	'sitofp' operation ('tmp_94_i', ./hough.h:299) [120]  (8.29 ns)

 <State 9>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('tmp_94_i', ./hough.h:299) [120]  (8.29 ns)

 <State 10>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('angle', ./hough.h:299) [121]  (7.31 ns)

 <State 11>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('angle', ./hough.h:299) [121]  (7.31 ns)

 <State 12>: 1.64ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300) to 'sin_or_cos<float>' [128]  (1.64 ns)

 <State 13>: 8.37ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300) to 'sin_or_cos<float>' [128]  (8.37 ns)

 <State 14>: 8.37ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300) to 'sin_or_cos<float>' [128]  (8.37 ns)

 <State 15>: 8.37ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300) to 'sin_or_cos<float>' [128]  (8.37 ns)

 <State 16>: 8.37ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300) to 'sin_or_cos<float>' [128]  (8.37 ns)

 <State 17>: 8.37ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300) to 'sin_or_cos<float>' [128]  (8.37 ns)

 <State 18>: 8.37ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300) to 'sin_or_cos<float>' [128]  (8.37 ns)

 <State 19>: 7.49ns
The critical path consists of the following:
	'call' operation ('v', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:41->./hough.h:300) to 'sin_or_cos<float>' [128]  (7.49 ns)

 <State 20>: 6.73ns
The critical path consists of the following:
	'fpext' operation ('d', ./hough.h:300) [129]  (2.66 ns)
	'sub' operation ('F2', ./hough.h:300) [141]  (1.27 ns)
	'add' operation ('tmp_108_i', ./hough.h:300) [143]  (1.27 ns)
	'select' operation ('sh_amt', ./hough.h:300) [145]  (0.557 ns)
	'icmp' operation ('icmp', ./hough.h:300) [152]  (0.987 ns)

 <State 21>: 8.43ns
The critical path consists of the following:
	'icmp' operation ('tmp_118_i', ./hough.h:300) [150]  (1.12 ns)
	'select' operation ('__Val2__', ./hough.h:300) [158]  (2.17 ns)
	'add' operation ('__Val2__', ./hough.h:300) [179]  (1.25 ns)
	'select' operation ('newSel', ./hough.h:300) [188]  (0 ns)
	'select' operation ('__Val2__', ./hough.h:300) [191]  (1.9 ns)
	'store' operation (./hough.h:300) of variable '__Val2__', ./hough.h:300 on array 'trigtab.V', ./hough.h:277 [192]  (2 ns)

 <State 22>: 0.978ns
The critical path consists of the following:
	'alloca' operation ('vector<76800, hls::Point_<int> >.length') [261]  (0 ns)
	'store' operation of constant 0 on local variable 'vector<76800, hls::Point_<int> >.length' [262]  (0.978 ns)

 <State 23>: 8.29ns
The critical path consists of the following:
	'load' operation ('pt_buf_length_i_load', ./hough.h:323) on local variable 'vector<76800, hls::Point_<int> >.length' [315]  (0 ns)
	'sitofp' operation ('x', ./hough.h:323) [316]  (8.29 ns)

 <State 24>: 3.29ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./hough.h:307) [278]  (0 ns)
	'add' operation ('tmp_35', ./hough.h:310) [287]  (1.29 ns)
	'getelementptr' operation ('edge_val_addr', ./hough.h:310) [289]  (0 ns)
	'load' operation ('edge_val_load', ./hough.h:310) on array 'edge_val' [291]  (2 ns)

 <State 25>: 2.98ns
The critical path consists of the following:
	'load' operation ('edge_val_load', ./hough.h:310) on array 'edge_val' [291]  (2 ns)
	'icmp' operation ('tmp_117_i', ./hough.h:310) [292]  (0.987 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 8.29ns
The critical path consists of the following:
	'sitofp' operation ('x', ./hough.h:323) [316]  (8.29 ns)

 <State 28>: 2.67ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323) to 'log_generic<float>' [317]  (2.67 ns)

 <State 29>: 8.69ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323) to 'log_generic<float>' [317]  (8.69 ns)

 <State 30>: 8.69ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323) to 'log_generic<float>' [317]  (8.69 ns)

 <State 31>: 8.69ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323) to 'log_generic<float>' [317]  (8.69 ns)

 <State 32>: 8.69ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323) to 'log_generic<float>' [317]  (8.69 ns)

 <State 33>: 8.69ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323) to 'log_generic<float>' [317]  (8.69 ns)

 <State 34>: 8.69ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323) to 'log_generic<float>' [317]  (8.69 ns)

 <State 35>: 8.69ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323) to 'log_generic<float>' [317]  (8.69 ns)

 <State 36>: 8.15ns
The critical path consists of the following:
	'call' operation ('tmp_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323) to 'log_generic<float>' [317]  (8.15 ns)

 <State 37>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('x', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323) [318]  (7.31 ns)

 <State 38>: 7.31ns
The critical path consists of the following:
	'fmul' operation ('x', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:11->./hough.h:323) [318]  (7.31 ns)

 <State 39>: 2ns
The critical path consists of the following:
	'getelementptr' operation ('mask_table1_addr', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:33->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323) [330]  (0 ns)
	'load' operation ('mask', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:33->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323) on array 'mask_table1' [331]  (2 ns)

 <State 40>: 5.02ns
The critical path consists of the following:
	'load' operation ('mask', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:33->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323) on array 'mask_table1' [331]  (2 ns)
	'add' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:37->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323) [337]  (1.58 ns)
	'select' operation ('xs.exp.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:297->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323) [342]  (0 ns)
	'select' operation ('sel_tmp6_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:19->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323) [352]  (0.464 ns)
	'select' operation ('x', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_ceil.h:25->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/ceilfloat.cpp:6->./hough.h:323) [355]  (0.464 ns)

 <State 41>: 6.88ns
The critical path consists of the following:
	'sub' operation ('tmp_294_i_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323) [365]  (1.28 ns)
	'select' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323) [367]  (0.421 ns)
	'lshr' operation ('tmp_296_i_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323) [371]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323) [376]  (1.81 ns)
	'sub' operation ('p_Val2_i_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323) [377]  (1.58 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:323) [378]  (0 ns)
	'shl' operation ('M', ./hough.h:323) [379]  (1.79 ns)

 <State 42>: 3.94ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324) to 'sqrt_fixed<32, 32>' [380]  (3.94 ns)

 <State 43>: 8.58ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324) to 'sqrt_fixed<32, 32>' [380]  (8.58 ns)

 <State 44>: 8.58ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324) to 'sqrt_fixed<32, 32>' [380]  (8.58 ns)

 <State 45>: 8.58ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324) to 'sqrt_fixed<32, 32>' [380]  (8.58 ns)

 <State 46>: 7.4ns
The critical path consists of the following:
	'call' operation ('p_Val2_i_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:354->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:8->./hough.h:324) to 'sqrt_fixed<32, 32>' [380]  (7.4 ns)

 <State 47>: 1.77ns
The critical path consists of the following:
	'add' operation ('step', ./hough.h:326) [383]  (1.25 ns)
	'select' operation ('p_i', ./hough.h:325) [384]  (0.521 ns)

 <State 48>: 3.59ns
The critical path consists of the following:
	'phi' operation ('idx') with incoming values : ('idx', ./hough.h:330) [394]  (0 ns)
	'add' operation ('tmp_114_i', ./hough.h:330) [403]  (1.58 ns)
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 49>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 50>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 51>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 52>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 53>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 54>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 55>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 56>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 57>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 58>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 59>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 60>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 61>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 62>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 63>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 64>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 65>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 66>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 67>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 68>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 69>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 70>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 71>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 72>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 73>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 74>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 75>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 76>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 77>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 78>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 79>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 80>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 81>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 82>: 2.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)

 <State 83>: 4.01ns
The critical path consists of the following:
	'srem' operation ('idx', ./hough.h:330) [404]  (2.01 ns)
	'getelementptr' operation ('pt_buf_val_y_addr', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334) [411]  (0 ns)
	'load' operation ('i', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334) on array 'pt_buf.val.y', ./hough.h:305 [412]  (2 ns)

 <State 84>: 5.94ns
The critical path consists of the following:
	'load' operation ('j', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334) on array 'pt_buf.val.x', ./hough.h:305 [410]  (2 ns)
	'add' operation ('tmp_37', ./hough.h:339) [419]  (1.94 ns)
	'getelementptr' operation ('mask_val_addr_1', ./hough.h:339) [421]  (0 ns)
	'load' operation ('mask_val_load', ./hough.h:339) on array 'mask.val', ./hough.h:276 [422]  (2 ns)

 <State 85>: 2.98ns
The critical path consists of the following:
	'load' operation ('mask_val_load', ./hough.h:339) on array 'mask.val', ./hough.h:276 [422]  (2 ns)
	multiplexor before 'phi' operation ('p_1_i') [991]  (0.978 ns)

 <State 86>: 3.28ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', ./hough.h:346) [431]  (0 ns)
	'add' operation ('tmp_38', ./hough.h:348) [445]  (1.28 ns)
	'getelementptr' operation ('trigtab_V_addr', ./hough.h:348) [447]  (0 ns)
	'load' operation ('trigtab_V_load', ./hough.h:348) on array 'trigtab.V', ./hough.h:277 [449]  (2 ns)

 <State 87>: 7.02ns
The critical path consists of the following:
	'load' operation ('trigtab_V_load', ./hough.h:348) on array 'trigtab.V', ./hough.h:277 [449]  (2 ns)
	'mul' operation ('__Val2__', ./hough.h:348) [451]  (5.02 ns)

 <State 88>: 5.85ns
The critical path consists of the following:
	'add' operation ('p_Val2_37_cast_i', ./hough.h:348) [458]  (1.66 ns)
	'sub' operation ('tmp_142_cast_i', ./hough.h:348) [461]  (1.66 ns)
	'select' operation ('__Val2__', ./hough.h:348) [462]  (0.532 ns)
	'cttz' operation ('tmp_143_i', ./hough.h:348) [466]  (2 ns)

 <State 89>: 7.27ns
The critical path consists of the following:
	'sub' operation ('msb_idx', ./hough.h:348) [468]  (1.58 ns)
	'select' operation ('msb_idx', ./hough.h:348) [471]  (0.446 ns)
	'icmp' operation ('tmp_169', ./hough.h:348) [479]  (1.31 ns)
	'select' operation ('tmp_173', ./hough.h:348) [483]  (0 ns)
	'lshr' operation ('tmp_176', ./hough.h:348) [486]  (0 ns)
	'select' operation ('tmp32.V', ./hough.h:348) [488]  (1.79 ns)

 <State 90>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./hough.h:348) [489]  (8.29 ns)

 <State 91>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./hough.h:348) [489]  (8.29 ns)

 <State 92>: 4.72ns
The critical path consists of the following:
	'icmp' operation ('tmp_160_i', ./hough.h:348) [492]  (0.987 ns)
	'select' operation ('tmp_cast_cast', ./hough.h:348) [494]  (0 ns)
	'add' operation ('p_Repl2_19_trunc_i', ./hough.h:348) [495]  (1.28 ns)
	'select' operation ('x', ./hough.h:348) [499]  (0.457 ns)
	'getelementptr' operation ('mask_table3_addr', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348) [508]  (0 ns)
	'load' operation ('mask', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348) on array 'mask_table3' [509]  (2 ns)

 <State 93>: 6.26ns
The critical path consists of the following:
	'load' operation ('one_half', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348) on array 'one_half_table4' [511]  (2 ns)
	'add' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348) [513]  (1.58 ns)
	'and' operation ('xs.sig.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:212->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348) [516]  (0 ns)
	'select' operation ('sel_tmp_v_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348) [519]  (0 ns)
	'select' operation ('x', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:348) [523]  (0.464 ns)
	'add' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348) [531]  (1.28 ns)
	'select' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348) [535]  (0.421 ns)

 <State 94>: 7.96ns
The critical path consists of the following:
	'lshr' operation ('tmp_296_i_i_i15_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348) [539]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348) [544]  (1.81 ns)
	'sub' operation ('p_Val2_i_i_i22_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348) [545]  (1.58 ns)
	'select' operation ('tmp_187', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:348) [548]  (0.618 ns)
	'add' operation ('tmp_188', ./hough.h:350) [549]  (0 ns)
	'add' operation ('tmp_41', ./hough.h:350) [550]  (1.95 ns)
	'getelementptr' operation ('accum_addr_1', ./hough.h:350) [552]  (0 ns)
	'load' operation ('accum_load', ./hough.h:350) on array 'accum', ./hough.h:275 [553]  (2 ns)

 <State 95>: 5.57ns
The critical path consists of the following:
	'load' operation ('accum_load', ./hough.h:350) on array 'accum', ./hough.h:275 [553]  (2 ns)
	'add' operation ('max_val', ./hough.h:350) [554]  (1.58 ns)
	'store' operation (./hough.h:350) of variable 'max_val', ./hough.h:350 on array 'accum', ./hough.h:275 [555]  (2 ns)

 <State 96>: 3.27ns
The critical path consists of the following:
	'add' operation ('tmp_42', ./hough.h:364) [567]  (1.27 ns)
	'getelementptr' operation ('trigtab_V_addr_2', ./hough.h:364) [569]  (0 ns)
	'load' operation ('__Val2__', ./hough.h:364) on array 'trigtab.V', ./hough.h:277 [571]  (2 ns)

 <State 97>: 2ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./hough.h:364) on array 'trigtab.V', ./hough.h:277 [571]  (2 ns)

 <State 98>: 8.57ns
The critical path consists of the following:
	'sub' operation ('__Val2__', ./hough.h:364) [572]  (1.25 ns)
	'select' operation ('tmp.V', ./hough.h:369) [576]  (0.473 ns)
	'cttz' operation ('num_zeros', ./hough.h:369) [579]  (1.63 ns)
	'sub' operation ('msb_idx', ./hough.h:369) [580]  (1.58 ns)
	'select' operation ('msb_idx', ./hough.h:369) [583]  (0.446 ns)
	'icmp' operation ('tmp_195', ./hough.h:369) [591]  (1.31 ns)
	'select' operation ('tmp_199', ./hough.h:369) [595]  (0 ns)
	'lshr' operation ('tmp_202', ./hough.h:369) [598]  (0 ns)

 <State 99>: 3.31ns
The critical path consists of the following:
	'sub' operation ('tmp_158_i', ./hough.h:369) [587]  (1.56 ns)
	'shl' operation ('tmp32.V', ./hough.h:369) [589]  (0 ns)
	'select' operation ('tmp32.V', ./hough.h:369) [602]  (1.75 ns)

 <State 100>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./hough.h:369) [603]  (8.29 ns)

 <State 101>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./hough.h:369) [603]  (8.29 ns)

 <State 102>: 6.97ns
The critical path consists of the following:
	'icmp' operation ('tmp_168_i', ./hough.h:369) [606]  (0.987 ns)
	'select' operation ('tmp82_cast_cast', ./hough.h:369) [608]  (0 ns)
	'add' operation ('p_Repl2_21_trunc_i', ./hough.h:369) [609]  (1.28 ns)
	'select' operation ('tmp_14', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/fabsfloat.cpp:6->./hough.h:369) [613]  (0.446 ns)
	'fcmp' operation ('tmp_24', ./hough.h:369) [670]  (3.33 ns)
	'and' operation ('tmp_25', ./hough.h:369) [671]  (0.464 ns)
	blocking operation 0.464 ns on control path)

 <State 103>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 104>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 105>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 106>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 107>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 108>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 109>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 110>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 111>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 112>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 113>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 114>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 115>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 116>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 117>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 118>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 119>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 120>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 121>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 122>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 123>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 124>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 125>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 126>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 127>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 128>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 129>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 130>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 131>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 132>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 133>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 134>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)

 <State 135>: 2.96ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:378) [676]  (1.99 ns)
	multiplexor before 'phi' operation ('dx0') with incoming values : ('dx0', ./hough.h:372) [692]  (0.978 ns)
	'phi' operation ('dx0') with incoming values : ('dx0', ./hough.h:372) [692]  (0 ns)

 <State 136>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 137>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 138>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 139>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 140>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 141>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 142>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 143>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 144>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 145>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 146>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 147>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 148>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 149>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 150>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 151>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 152>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 153>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 154>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 155>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 156>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 157>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 158>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 159>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 160>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 161>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 162>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 163>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 164>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 165>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 166>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 167>: 1.99ns
The critical path consists of the following:
	'sdiv' operation ('r.V', ./hough.h:372) [684]  (1.99 ns)

 <State 168>: 1.09ns
The critical path consists of the following:
	'load' operation ('line_end_x_load_1', ./hough.h:419) on array 'line_end.x', ./hough.h:382 [760]  (1.09 ns)

 <State 169>: 4.39ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('j', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334) ('x0', ./hough.h:373) ('x', ./hough.h:391) [711]  (0 ns)
	'select' operation ('j1', ./hough.h:394) [720]  (0.457 ns)
	'add' operation ('tmp_44', ./hough.h:406) [736]  (1.94 ns)
	'getelementptr' operation ('mask_val_addr_2', ./hough.h:406) [738]  (0 ns)
	'load' operation ('mask_val_load_1', ./hough.h:406) on array 'mask.val', ./hough.h:276 [739]  (2 ns)

 <State 170>: 3.87ns
The critical path consists of the following:
	'add' operation ('gap', ./hough.h:411) [742]  (1.58 ns)
	'icmp' operation ('tmp_241_i', ./hough.h:411) [743]  (1.31 ns)
	multiplexor before 'phi' operation ('gap') with incoming values : ('gap', ./hough.h:411) [750]  (0.978 ns)

 <State 171>: 1.58ns
The critical path consists of the following:
	'sub' operation ('dx0', ./hough.h:415) [756]  (1.58 ns)

 <State 172>: 6.03ns
The critical path consists of the following:
	'load' operation ('line_end_x_load_1', ./hough.h:419) on array 'line_end.x', ./hough.h:382 [760]  (1.09 ns)
	'sub' operation ('x', ./hough.h:419) [762]  (1.58 ns)
	'sub' operation ('neg_i_i', ./hough.h:419) [763]  (1.58 ns)
	'select' operation ('abs_i_i', ./hough.h:419) [765]  (0 ns)
	'icmp' operation ('tmp_220_i', ./hough.h:419) [766]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 173>: 6.03ns
The critical path consists of the following:
	'load' operation ('line_end_y_load_1', ./hough.h:420) on array 'line_end.y', ./hough.h:382 [769]  (1.09 ns)
	'sub' operation ('x', ./hough.h:420) [771]  (1.58 ns)
	'sub' operation ('neg_i42_i', ./hough.h:420) [772]  (1.58 ns)
	'select' operation ('abs_i44_i', ./hough.h:420) [774]  (0 ns)
	'icmp' operation ('tmp_224_i', ./hough.h:420) [775]  (1.31 ns)
	blocking operation 0.464 ns on control path)

 <State 174>: 4.85ns
The critical path consists of the following:
	'add' operation ('total', ./hough.h:460) [962]  (1.58 ns)
	'add' operation ('tmp_46', ./hough.h:463) [970]  (1.27 ns)
	'getelementptr' operation ('lines_val_addr_3', ./hough.h:463) [972]  (0 ns)
	'store' operation (./hough.h:463) of variable 'tmp_235', ./hough.h:463 on array 'lines_val' [981]  (2 ns)

 <State 175>: 1.09ns
The critical path consists of the following:
	'load' operation ('line_end_y_load', ./hough.h:452) on array 'line_end.y', ./hough.h:382 [791]  (1.09 ns)

 <State 176>: 4.39ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('j', E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:101->./hough.h:334) ('x0', ./hough.h:373) ('x', ./hough.h:430) [795]  (0 ns)
	'select' operation ('j1', ./hough.h:432) [802]  (0.457 ns)
	'add' operation ('tmp_49', ./hough.h:443) [809]  (1.94 ns)
	'getelementptr' operation ('mask_val_addr_3', ./hough.h:443) [811]  (0 ns)
	'load' operation ('mask_val_load_2', ./hough.h:443) on array 'mask.val', ./hough.h:276 [812]  (2 ns)

 <State 177>: 2.46ns
The critical path consists of the following:
	'load' operation ('mask_val_load_2', ./hough.h:443) on array 'mask.val', ./hough.h:276 [812]  (2 ns)
	blocking operation 0.464 ns on control path)

 <State 178>: 3.28ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', ./hough.h:444) [819]  (0 ns)
	'add' operation ('tmp_50', ./hough.h:446) [832]  (1.28 ns)
	'getelementptr' operation ('trigtab_V_addr_6', ./hough.h:446) [834]  (0 ns)
	'load' operation ('trigtab_V_load_4', ./hough.h:446) on array 'trigtab.V', ./hough.h:277 [836]  (2 ns)

 <State 179>: 7.02ns
The critical path consists of the following:
	'load' operation ('trigtab_V_load_4', ./hough.h:446) on array 'trigtab.V', ./hough.h:277 [836]  (2 ns)
	'mul' operation ('__Val2__', ./hough.h:446) [838]  (5.02 ns)

 <State 180>: 5.85ns
The critical path consists of the following:
	'add' operation ('p_Val2_60_cast_i', ./hough.h:446) [845]  (1.66 ns)
	'sub' operation ('tmp_255_cast_i', ./hough.h:446) [848]  (1.66 ns)
	'select' operation ('__Val2__', ./hough.h:446) [849]  (0.532 ns)
	'cttz' operation ('tmp_256_i', ./hough.h:446) [853]  (2 ns)

 <State 181>: 7.27ns
The critical path consists of the following:
	'sub' operation ('msb_idx', ./hough.h:446) [855]  (1.58 ns)
	'select' operation ('msb_idx', ./hough.h:446) [858]  (0.446 ns)
	'icmp' operation ('tmp_248', ./hough.h:446) [866]  (1.31 ns)
	'select' operation ('tmp_252', ./hough.h:446) [870]  (0 ns)
	'lshr' operation ('tmp_255', ./hough.h:446) [873]  (0 ns)
	'select' operation ('tmp32.V', ./hough.h:446) [875]  (1.79 ns)

 <State 182>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./hough.h:446) [876]  (8.29 ns)

 <State 183>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./hough.h:446) [876]  (8.29 ns)

 <State 184>: 4.72ns
The critical path consists of the following:
	'icmp' operation ('tmp_262_i', ./hough.h:446) [879]  (0.987 ns)
	'select' operation ('tmp85_cast_cast', ./hough.h:446) [881]  (0 ns)
	'add' operation ('p_Repl2_27_trunc_i', ./hough.h:446) [882]  (1.28 ns)
	'select' operation ('x', ./hough.h:446) [886]  (0.457 ns)
	'getelementptr' operation ('mask_table3_addr_1', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446) [895]  (0 ns)
	'load' operation ('mask', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:207->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446) on array 'mask_table3' [896]  (2 ns)

 <State 185>: 6.26ns
The critical path consists of the following:
	'load' operation ('one_half', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:208->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446) on array 'one_half_table4' [898]  (2 ns)
	'add' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446) [900]  (1.58 ns)
	'select' operation ('sel_tmp_v_i1', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:195->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446) [906]  (0 ns)
	'select' operation ('x', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:198->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/roundfloat.cpp:6->./hough.h:446) [910]  (0.464 ns)
	'add' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446) [918]  (1.28 ns)
	'select' operation ('sh', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446) [922]  (0.421 ns)

 <State 186>: 7.96ns
The critical path consists of the following:
	'lshr' operation ('tmp_296_i_i_i58_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446) [926]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446) [931]  (1.81 ns)
	'sub' operation ('p_Val2_i_i_i65_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446) [932]  (1.58 ns)
	'select' operation ('tmp_266', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:49->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:98->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->./hough.h:446) [935]  (0.618 ns)
	'add' operation ('tmp_267', ./hough.h:448) [936]  (0 ns)
	'add' operation ('tmp_53', ./hough.h:448) [937]  (1.95 ns)
	'getelementptr' operation ('accum_addr_2', ./hough.h:448) [939]  (0 ns)
	'load' operation ('accum_load_1', ./hough.h:448) on array 'accum', ./hough.h:275 [940]  (2 ns)

 <State 187>: 5.57ns
The critical path consists of the following:
	'load' operation ('accum_load_1', ./hough.h:448) on array 'accum', ./hough.h:275 [940]  (2 ns)
	'add' operation ('tmp_269_i', ./hough.h:448) [941]  (1.58 ns)
	'store' operation (./hough.h:448) of variable 'tmp_269_i', ./hough.h:448 on array 'accum', ./hough.h:275 [942]  (2 ns)

 <State 188>: 2ns
The critical path consists of the following:
	'store' operation (./hough.h:450) of constant 0 on array 'mask.val', ./hough.h:276 [946]  (2 ns)

 <State 189>: 3.27ns
The critical path consists of the following:
	'add' operation ('tmp_45', ./hough.h:462) [967]  (1.27 ns)
	'getelementptr' operation ('lines_val_addr_2', ./hough.h:462) [969]  (0 ns)
	'store' operation (./hough.h:462) of variable 'tmp_234', ./hough.h:462 on array 'lines_val' [979]  (2 ns)

 <State 190>: 0.978ns
The critical path consists of the following:
	'phi' operation ('p_1_i') [991]  (0 ns)
	multiplexor before 'phi' operation ('total_5_i', ./hough.h:460) with incoming values : ('total_1_load', ./hough.h:460) ('total_1_load_1') [997]  (0.978 ns)

 <State 191>: 2ns
The critical path consists of the following:
	'phi' operation ('total_5_i', ./hough.h:460) with incoming values : ('total_1_load', ./hough.h:460) ('total_1_load_1') [997]  (0 ns)
	'store' operation (./hough.h:471) of variable 'tmp_240', ./hough.h:471 on array 'lines_val' [999]  (2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
