mvn r0, r1 
lsl r2, r0, #15 
mvn r1, r3 
asr r0, r1, r2 
mov r1, r0 
mvn r3, r1 
add r2, r3, #5 
