<annotationInfo>
<annotationInfo>
<item  id="6" filename="function.cpp" linenumber="5" name="in_V" contextFuncName="conv1" moduleName="conv1" rtlName="in_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="10" filename="function.cpp" linenumber="7" name="icmp_ln7" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln7_fu_340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="12" filename="function.cpp" linenumber="7" name="i" contextFuncName="conv1" moduleName="conv1" rtlName="i_fu_346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="15" filename="function.cpp" linenumber="11" name="tmp_12" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_12_fu_352_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="16" filename="function.cpp" linenumber="11" name="zext_ln11" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln11_fu_360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="17" filename="function.cpp" linenumber="11" name="trunc_ln11" contextFuncName="conv1" moduleName="conv1" rtlName="trunc_ln11_fu_364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="18" filename="function.cpp" linenumber="11" name="shl_ln" contextFuncName="conv1" moduleName="conv1" rtlName="shl_ln_fu_368_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="22" filename="function.cpp" linenumber="9" name="zext_ln9" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln9_fu_376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="23" filename="function.cpp" linenumber="9" name="icmp_ln9" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln9_fu_380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="25" filename="function.cpp" linenumber="9" name="j_2" contextFuncName="conv1" moduleName="conv1" rtlName="j_2_fu_386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="28" filename="function.cpp" linenumber="11" name="zext_ln203" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln203_fu_392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="29" filename="function.cpp" linenumber="11" name="add_ln203" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln203_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="30" filename="function.cpp" linenumber="11" name="zext_ln203_11" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln203_11_fu_535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="32" filename="function.cpp" linenumber="11" name="add_ln11" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln11_fu_401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="33" filename="function.cpp" linenumber="11" name="zext_ln11_1" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln11_1_fu_406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="36" filename="function.cpp" linenumber="11" name="d_assign" contextFuncName="conv1" moduleName="conv1" rtlName="lenet_fpext_32ns_bkb_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="37" filename="function.cpp" linenumber="11" name="ireg_V" contextFuncName="conv1" moduleName="conv1" rtlName="ireg_V_fu_411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="38" filename="function.cpp" linenumber="11" name="trunc_ln556" contextFuncName="conv1" moduleName="conv1" rtlName="trunc_ln556_fu_415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="39" filename="function.cpp" linenumber="11" name="p_Result_s" contextFuncName="conv1" moduleName="conv1" rtlName="p_Result_s_fu_419_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="40" filename="function.cpp" linenumber="11" name="exp_tmp_V" contextFuncName="conv1" moduleName="conv1" rtlName="exp_tmp_V_fu_427_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="41" filename="function.cpp" linenumber="11" name="zext_ln461" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln461_fu_437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="42" filename="function.cpp" linenumber="11" name="trunc_ln565" contextFuncName="conv1" moduleName="conv1" rtlName="trunc_ln565_fu_441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="43" filename="function.cpp" linenumber="11" name="tmp" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_fu_445_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="44" filename="function.cpp" linenumber="11" name="p_Result_9" contextFuncName="conv1" moduleName="conv1" rtlName="p_Result_9_fu_453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="45" filename="function.cpp" linenumber="11" name="man_V_1" contextFuncName="conv1" moduleName="conv1" rtlName="man_V_1_fu_457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="46" filename="function.cpp" linenumber="11" name="man_V_2" contextFuncName="conv1" moduleName="conv1" rtlName="man_V_2_fu_463_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="47" filename="function.cpp" linenumber="11" name="icmp_ln571" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln571_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="48" filename="function.cpp" linenumber="11" name="F2" contextFuncName="conv1" moduleName="conv1" rtlName="F2_fu_477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="49" filename="function.cpp" linenumber="11" name="icmp_ln581" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln581_fu_483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="50" filename="function.cpp" linenumber="11" name="add_ln581" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln581_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="51" filename="function.cpp" linenumber="11" name="sub_ln581" contextFuncName="conv1" moduleName="conv1" rtlName="sub_ln581_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="52" filename="function.cpp" linenumber="11" name="sh_amt" contextFuncName="conv1" moduleName="conv1" rtlName="sh_amt_fu_501_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="53" filename="function.cpp" linenumber="11" name="sext_ln581" contextFuncName="conv1" moduleName="conv1" rtlName="sext_ln581_fu_539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="54" filename="function.cpp" linenumber="11" name="icmp_ln582" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln582_fu_509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="55" filename="function.cpp" linenumber="11" name="trunc_ln583" contextFuncName="conv1" moduleName="conv1" rtlName="trunc_ln583_fu_515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="56" filename="function.cpp" linenumber="11" name="icmp_ln585" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln585_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="57" filename="function.cpp" linenumber="11" name="tmp_20" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_20_fu_519_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="58" filename="function.cpp" linenumber="11" name="icmp_ln603" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln603_fu_529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="59" filename="function.cpp" linenumber="11" name="zext_ln586" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln586_fu_547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="60" filename="function.cpp" linenumber="11" name="ashr_ln586" contextFuncName="conv1" moduleName="conv1" rtlName="ashr_ln586_fu_551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="162" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="61" filename="function.cpp" linenumber="11" name="trunc_ln586" contextFuncName="conv1" moduleName="conv1" rtlName="trunc_ln586_fu_556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="62" filename="function.cpp" linenumber="11" name="bitcast_ln696" contextFuncName="conv1" moduleName="conv1" rtlName="bitcast_ln696_fu_560_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="63" filename="function.cpp" linenumber="11" name="tmp_21" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_21_fu_563_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="64" filename="function.cpp" linenumber="11" name="select_ln588" contextFuncName="conv1" moduleName="conv1" rtlName="select_ln588_fu_571_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="65" filename="function.cpp" linenumber="11" name="sext_ln581cast" contextFuncName="conv1" moduleName="conv1" rtlName="sext_ln581cast_fu_579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="66" filename="function.cpp" linenumber="11" name="shl_ln604" contextFuncName="conv1" moduleName="conv1" rtlName="shl_ln604_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="35" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="67" filename="function.cpp" linenumber="11" name="xor_ln571" contextFuncName="conv1" moduleName="conv1" rtlName="xor_ln571_fu_588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="68" filename="function.cpp" linenumber="11" name="and_ln582" contextFuncName="conv1" moduleName="conv1" rtlName="and_ln582_fu_593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="69" filename="function.cpp" linenumber="11" name="or_ln582" contextFuncName="conv1" moduleName="conv1" rtlName="or_ln582_fu_598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="70" filename="function.cpp" linenumber="11" name="xor_ln582" contextFuncName="conv1" moduleName="conv1" rtlName="xor_ln582_fu_602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="71" filename="function.cpp" linenumber="11" name="and_ln581" contextFuncName="conv1" moduleName="conv1" rtlName="and_ln581_fu_608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="72" filename="function.cpp" linenumber="11" name="xor_ln585" contextFuncName="conv1" moduleName="conv1" rtlName="xor_ln585_fu_613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="73" filename="function.cpp" linenumber="11" name="and_ln585" contextFuncName="conv1" moduleName="conv1" rtlName="and_ln585_fu_619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="74" filename="function.cpp" linenumber="11" name="and_ln585_1" contextFuncName="conv1" moduleName="conv1" rtlName="and_ln585_1_fu_625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="75" filename="function.cpp" linenumber="11" name="or_ln581" contextFuncName="conv1" moduleName="conv1" rtlName="or_ln581_fu_631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="76" filename="function.cpp" linenumber="11" name="xor_ln581" contextFuncName="conv1" moduleName="conv1" rtlName="xor_ln581_fu_636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="77" filename="function.cpp" linenumber="11" name="and_ln603" contextFuncName="conv1" moduleName="conv1" rtlName="and_ln603_fu_642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="78" filename="function.cpp" linenumber="11" name="select_ln603" contextFuncName="conv1" moduleName="conv1" rtlName="select_ln603_fu_647_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="79" filename="function.cpp" linenumber="11" name="or_ln603" contextFuncName="conv1" moduleName="conv1" rtlName="or_ln603_fu_655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="80" filename="function.cpp" linenumber="11" name="select_ln603_1" contextFuncName="conv1" moduleName="conv1" rtlName="select_ln603_1_fu_661_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="81" filename="function.cpp" linenumber="11" name="or_ln603_1" contextFuncName="conv1" moduleName="conv1" rtlName="or_ln603_1_fu_668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="82" filename="function.cpp" linenumber="11" name="select_ln603_2" contextFuncName="conv1" moduleName="conv1" rtlName="select_ln603_2_fu_674_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="83" filename="function.cpp" linenumber="11" name="or_ln603_2" contextFuncName="conv1" moduleName="conv1" rtlName="or_ln603_2_fu_682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="84" filename="function.cpp" linenumber="11" name="select_ln603_3" contextFuncName="conv1" moduleName="conv1" rtlName="in_V_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="93" filename="function.cpp" linenumber="15" name="icmp_ln15" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln15_fu_697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="95" filename="function.cpp" linenumber="15" name="i_6" contextFuncName="conv1" moduleName="conv1" rtlName="i_6_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="98" filename="function.cpp" linenumber="25" name="tmp_13" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_13_fu_709_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="99" filename="function.cpp" linenumber="25" name="zext_ln1265_8" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1265_8_fu_717_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="100" filename="function.cpp" linenumber="25" name="tmp_14" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_14_fu_721_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="101" filename="function.cpp" linenumber="25" name="zext_ln1265_9" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1265_9_fu_729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="102" filename="function.cpp" linenumber="25" name="sub_ln1265" contextFuncName="conv1" moduleName="conv1" rtlName="sub_ln1265_fu_733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="103" filename="function.cpp" linenumber="25" name="sext_ln1265" contextFuncName="conv1" moduleName="conv1" rtlName="sext_ln1265_fu_739_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="107" filename="function.cpp" linenumber="17" name="icmp_ln17" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln17_fu_743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="109" filename="function.cpp" linenumber="17" name="j" contextFuncName="conv1" moduleName="conv1" rtlName="j_fu_749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="114" filename="function.cpp" linenumber="25" name="zext_ln1265_12" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1265_12_fu_755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="115" filename="function.cpp" linenumber="25" name="add_ln1265" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln1265_fu_759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="116" filename="function.cpp" linenumber="25" name="trunc_ln1265" contextFuncName="conv1" moduleName="conv1" rtlName="trunc_ln1265_fu_764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="117" filename="function.cpp" linenumber="25" name="p_shl2_cast" contextFuncName="conv1" moduleName="conv1" rtlName="p_shl2_cast_fu_768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="118" filename="function.cpp" linenumber="25" name="tmp_22" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_22_fu_776_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="119" filename="function.cpp" linenumber="25" name="sext_ln1265_2" contextFuncName="conv1" moduleName="conv1" rtlName="sext_ln1265_2_fu_784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="120" filename="function.cpp" linenumber="25" name="sub_ln1265_2" contextFuncName="conv1" moduleName="conv1" rtlName="sub_ln1265_2_fu_788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="124" filename="function.cpp" linenumber="19" name="zext_ln19" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln19_fu_794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="125" filename="function.cpp" linenumber="19" name="icmp_ln19" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln19_fu_798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="127" filename="function.cpp" linenumber="19" name="x" contextFuncName="conv1" moduleName="conv1" rtlName="x_fu_804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="132" filename="function.cpp" linenumber="25" name="add_ln25" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln25_fu_810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="133" filename="function.cpp" linenumber="21" name="zext_ln21_1" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln21_1_fu_816_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="137" filename="function.cpp" linenumber="21" name="zext_ln21" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln21_fu_820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="138" filename="function.cpp" linenumber="21" name="icmp_ln21" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln21_fu_824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="140" filename="function.cpp" linenumber="21" name="y" contextFuncName="conv1" moduleName="conv1" rtlName="y_fu_830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="143" filename="function.cpp" linenumber="25" name="add_ln25_1" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln25_1_fu_836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="144" filename="function.cpp" linenumber="25" name="tmp_17" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_17_fu_842_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="145" filename="function.cpp" linenumber="25" name="zext_ln1116" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1116_fu_849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="147" filename="function.cpp" linenumber="25" name="zext_ln1116_8" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1116_8_fu_854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="149" filename="function.cpp" linenumber="25" name="sext_ln1192" contextFuncName="conv1" moduleName="conv1" rtlName="sext_ln1192_fu_858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="153" filename="function.cpp" linenumber="23" name="icmp_ln23" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln23_fu_862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="155" filename="function.cpp" linenumber="23" name="k_2" contextFuncName="conv1" moduleName="conv1" rtlName="k_2_fu_868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="158" filename="function.cpp" linenumber="25" name="zext_ln1117" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1117_fu_874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="159" filename="function.cpp" linenumber="25" name="zext_ln1117_12" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1117_12_fu_878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="160" filename="function.cpp" linenumber="25" name="tmp_18" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_18_fu_882_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="161" filename="function.cpp" linenumber="25" name="zext_ln1117_13" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1117_13_fu_890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="162" filename="function.cpp" linenumber="25" name="add_ln1117" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln1117_fu_894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="163" filename="function.cpp" linenumber="25" name="add_ln1117_9" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln1117_9_fu_900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="164" filename="function.cpp" linenumber="25" name="zext_ln1117_14" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1117_14_fu_905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="165" filename="function.cpp" linenumber="25" name="tmp_25" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_25_fu_909_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="166" filename="function.cpp" linenumber="25" name="zext_ln1117_15" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1117_15_fu_917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="167" filename="function.cpp" linenumber="25" name="add_ln1117_10" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln1117_10_fu_921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="168" filename="function.cpp" linenumber="25" name="add_ln1117_11" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln1117_11_fu_927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="169" filename="function.cpp" linenumber="25" name="zext_ln1117_16" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1117_16_fu_932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="171" filename="function.cpp" linenumber="25" name="add_ln1265_6" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln1265_6_fu_937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="172" filename="function.cpp" linenumber="25" name="zext_ln1265_16" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1265_16_fu_942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="176" filename="function.cpp" linenumber="25" name="mul_ln1192" contextFuncName="conv1" moduleName="conv1" rtlName="lenet_mac_muladd_cud_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="178" filename="function.cpp" linenumber="25" name="lhs_V" contextFuncName="conv1" moduleName="conv1" rtlName="grp_fu_1141_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="179" filename="function.cpp" linenumber="25" name="ret_V" contextFuncName="conv1" moduleName="conv1" rtlName="lenet_mac_muladd_cud_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="180" filename="function.cpp" linenumber="25" name="trunc_ln" contextFuncName="conv1" moduleName="conv1" rtlName="trunc_ln_reg_1316" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="197" filename="function.cpp" linenumber="32" name="icmp_ln32" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln32_fu_968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="199" filename="function.cpp" linenumber="32" name="i_7" contextFuncName="conv1" moduleName="conv1" rtlName="i_7_fu_974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="202" filename="function.cpp" linenumber="38" name="tmp_15" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_15_fu_980_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="203" filename="function.cpp" linenumber="38" name="zext_ln1265_10" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1265_10_fu_988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="204" filename="function.cpp" linenumber="38" name="tmp_16" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_16_fu_992_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="205" filename="function.cpp" linenumber="38" name="zext_ln1265_11" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1265_11_fu_1000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="206" filename="function.cpp" linenumber="38" name="sub_ln1265_1" contextFuncName="conv1" moduleName="conv1" rtlName="sub_ln1265_1_fu_1004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="207" filename="function.cpp" linenumber="38" name="sext_ln1265_1" contextFuncName="conv1" moduleName="conv1" rtlName="sext_ln1265_1_fu_1010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="211" filename="function.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln34_fu_1014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="213" filename="function.cpp" linenumber="34" name="j_3" contextFuncName="conv1" moduleName="conv1" rtlName="j_3_fu_1020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="218" filename="function.cpp" linenumber="38" name="zext_ln1265_13" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1265_13_fu_1026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="219" filename="function.cpp" linenumber="38" name="add_ln1265_4" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln1265_4_fu_1030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="220" filename="function.cpp" linenumber="38" name="trunc_ln1265_1" contextFuncName="conv1" moduleName="conv1" rtlName="trunc_ln1265_1_fu_1035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="221" filename="function.cpp" linenumber="38" name="p_shl8_cast" contextFuncName="conv1" moduleName="conv1" rtlName="p_shl8_cast_fu_1039_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="222" filename="function.cpp" linenumber="38" name="tmp_23" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_23_fu_1047_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="223" filename="function.cpp" linenumber="38" name="sext_ln1265_3" contextFuncName="conv1" moduleName="conv1" rtlName="sext_ln1265_3_fu_1055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="224" filename="function.cpp" linenumber="38" name="sub_ln1265_3" contextFuncName="conv1" moduleName="conv1" rtlName="sub_ln1265_3_fu_1059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="228" filename="function.cpp" linenumber="36" name="icmp_ln36" contextFuncName="conv1" moduleName="conv1" rtlName="icmp_ln36_fu_1065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="230" filename="function.cpp" linenumber="36" name="k" contextFuncName="conv1" moduleName="conv1" rtlName="k_fu_1071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="234" filename="function.cpp" linenumber="38" name="zext_ln38" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln38_fu_1077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="235" filename="function.cpp" linenumber="38" name="zext_ln1265_14" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1265_14_fu_1082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="236" filename="function.cpp" linenumber="38" name="add_ln1265_5" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln1265_5_fu_1086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="237" filename="function.cpp" linenumber="38" name="zext_ln1265_15" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1265_15_fu_1091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="242" filename="function.cpp" linenumber="38" name="zext_ln1265" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln1265_fu_1096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="243" filename="function.cpp" linenumber="38" name="zext_ln703" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln703_fu_1100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="244" filename="function.cpp" linenumber="38" name="trunc_ln703" contextFuncName="conv1" moduleName="conv1" rtlName="trunc_ln703_fu_1104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="245" filename="function.cpp" linenumber="38" name="add_ln703" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln703_fu_1108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="246" filename="function.cpp" linenumber="39" name="add_ln1495" contextFuncName="conv1" moduleName="conv1" rtlName="add_ln1495_fu_1114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="247" filename="function.cpp" linenumber="39" name="tmp_24" contextFuncName="conv1" moduleName="conv1" rtlName="tmp_24_fu_1120_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="248" filename="function.cpp" linenumber="39" name="select_ln39" contextFuncName="conv1" moduleName="conv1" rtlName="select_ln39_fu_1128_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="249" filename="function.cpp" linenumber="39" name="zext_ln39" contextFuncName="conv1" moduleName="conv1" rtlName="zext_ln39_fu_1136_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="function.cpp" linenumber="50" name="icmp_ln50" contextFuncName="pool1" moduleName="pool1" rtlName="icmp_ln50_fu_169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="8" filename="function.cpp" linenumber="50" name="i" contextFuncName="pool1" moduleName="pool1" rtlName="i_fu_175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="11" filename="function.cpp" linenumber="61" name="shl_ln" contextFuncName="pool1" moduleName="pool1" rtlName="shl_ln_fu_181_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="12" filename="function.cpp" linenumber="67" name="tmp_8" contextFuncName="pool1" moduleName="pool1" rtlName="tmp_8_fu_189_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="13" filename="function.cpp" linenumber="67" name="zext_ln203" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln203_fu_197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="14" filename="function.cpp" linenumber="67" name="zext_ln203_6" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln203_6_fu_201_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="15" filename="function.cpp" linenumber="67" name="sub_ln203" contextFuncName="pool1" moduleName="pool1" rtlName="sub_ln203_fu_205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="16" filename="function.cpp" linenumber="67" name="sext_ln203" contextFuncName="pool1" moduleName="pool1" rtlName="sext_ln203_fu_211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="20" filename="function.cpp" linenumber="52" name="icmp_ln52" contextFuncName="pool1" moduleName="pool1" rtlName="icmp_ln52_fu_215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="22" filename="function.cpp" linenumber="52" name="j" contextFuncName="pool1" moduleName="pool1" rtlName="j_fu_221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="27" filename="function.cpp" linenumber="61" name="shl_ln61_1" contextFuncName="pool1" moduleName="pool1" rtlName="shl_ln61_1_fu_227_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="28" filename="function.cpp" linenumber="67" name="zext_ln203_7" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln203_7_fu_235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="29" filename="function.cpp" linenumber="67" name="add_ln203" contextFuncName="pool1" moduleName="pool1" rtlName="add_ln203_fu_239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="30" filename="function.cpp" linenumber="67" name="trunc_ln203" contextFuncName="pool1" moduleName="pool1" rtlName="trunc_ln203_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="31" filename="function.cpp" linenumber="67" name="p_shl2_cast" contextFuncName="pool1" moduleName="pool1" rtlName="p_shl2_cast_fu_248_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="32" filename="function.cpp" linenumber="67" name="tmp_7" contextFuncName="pool1" moduleName="pool1" rtlName="tmp_7_fu_256_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="33" filename="function.cpp" linenumber="67" name="sext_ln203_1" contextFuncName="pool1" moduleName="pool1" rtlName="sext_ln203_1_fu_264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="34" filename="function.cpp" linenumber="67" name="sub_ln203_1" contextFuncName="pool1" moduleName="pool1" rtlName="sub_ln203_1_fu_268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="38" filename="function.cpp" linenumber="54" name="icmp_ln54" contextFuncName="pool1" moduleName="pool1" rtlName="icmp_ln54_fu_274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="40" filename="function.cpp" linenumber="54" name="k" contextFuncName="pool1" moduleName="pool1" rtlName="k_fu_280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="45" filename="function.cpp" linenumber="67" name="zext_ln203_8" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln203_8_fu_286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="46" filename="function.cpp" linenumber="67" name="zext_ln203_9" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln203_9_fu_290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="47" filename="function.cpp" linenumber="67" name="add_ln203_3" contextFuncName="pool1" moduleName="pool1" rtlName="add_ln203_3_fu_294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="48" filename="function.cpp" linenumber="67" name="zext_ln203_10" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln203_10_fu_299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="54" filename="function.cpp" linenumber="57" name="zext_ln57" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln57_fu_304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="55" filename="function.cpp" linenumber="57" name="icmp_ln57" contextFuncName="pool1" moduleName="pool1" rtlName="icmp_ln57_fu_308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="57" filename="function.cpp" linenumber="57" name="x" contextFuncName="pool1" moduleName="pool1" rtlName="x_fu_314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="60" filename="function.cpp" linenumber="61" name="add_ln61" contextFuncName="pool1" moduleName="pool1" rtlName="add_ln61_fu_320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="61" filename="function.cpp" linenumber="61" name="tmp_s" contextFuncName="pool1" moduleName="pool1" rtlName="tmp_s_fu_325_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="62" filename="function.cpp" linenumber="61" name="zext_ln1494" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln1494_fu_333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="63" filename="function.cpp" linenumber="61" name="tmp_1" contextFuncName="pool1" moduleName="pool1" rtlName="tmp_1_fu_337_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="64" filename="function.cpp" linenumber="61" name="zext_ln1494_4" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln1494_4_fu_345_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="65" filename="function.cpp" linenumber="61" name="sub_ln1494" contextFuncName="pool1" moduleName="pool1" rtlName="sub_ln1494_fu_349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="66" filename="function.cpp" linenumber="61" name="sext_ln1494" contextFuncName="pool1" moduleName="pool1" rtlName="sext_ln1494_fu_355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="71" filename="function.cpp" linenumber="59" name="zext_ln59" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln59_fu_359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="72" filename="function.cpp" linenumber="59" name="icmp_ln59" contextFuncName="pool1" moduleName="pool1" rtlName="icmp_ln59_fu_363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="74" filename="function.cpp" linenumber="59" name="y" contextFuncName="pool1" moduleName="pool1" rtlName="y_fu_369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="77" filename="function.cpp" linenumber="61" name="add_ln61_1" contextFuncName="pool1" moduleName="pool1" rtlName="add_ln61_1_fu_375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="78" filename="function.cpp" linenumber="61" name="zext_ln1494_5" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln1494_5_fu_380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="79" filename="function.cpp" linenumber="61" name="add_ln1494" contextFuncName="pool1" moduleName="pool1" rtlName="add_ln1494_fu_384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="80" filename="function.cpp" linenumber="61" name="trunc_ln1494" contextFuncName="pool1" moduleName="pool1" rtlName="trunc_ln1494_fu_389_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="81" filename="function.cpp" linenumber="61" name="p_shl6_cast" contextFuncName="pool1" moduleName="pool1" rtlName="p_shl6_cast_fu_393_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="82" filename="function.cpp" linenumber="61" name="tmp_9" contextFuncName="pool1" moduleName="pool1" rtlName="tmp_9_fu_401_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="83" filename="function.cpp" linenumber="61" name="sext_ln1494_1" contextFuncName="pool1" moduleName="pool1" rtlName="sext_ln1494_1_fu_409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="84" filename="function.cpp" linenumber="61" name="sub_ln1494_1" contextFuncName="pool1" moduleName="pool1" rtlName="sub_ln1494_1_fu_413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="85" filename="function.cpp" linenumber="61" name="add_ln1494_3" contextFuncName="pool1" moduleName="pool1" rtlName="add_ln1494_3_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="86" filename="function.cpp" linenumber="61" name="zext_ln1494_6" contextFuncName="pool1" moduleName="pool1" rtlName="zext_ln1494_6_fu_424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="89" filename="function.cpp" linenumber="61" name="icmp_ln1494" contextFuncName="pool1" moduleName="pool1" rtlName="icmp_ln1494_fu_429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="90" filename="function.cpp" linenumber="61" name="select_ln61" contextFuncName="pool1" moduleName="pool1" rtlName="select_ln61_fu_435_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="8" filename="function.cpp" linenumber="75" name="icmp_ln75" contextFuncName="conv2" moduleName="conv2" rtlName="icmp_ln75_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="10" filename="function.cpp" linenumber="75" name="i" contextFuncName="conv2" moduleName="conv2" rtlName="i_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="13" filename="function.cpp" linenumber="89" name="tmp_s" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_s_fu_298_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="14" filename="function.cpp" linenumber="89" name="zext_ln1265" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1265_fu_306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="15" filename="function.cpp" linenumber="89" name="tmp_3" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_3_fu_310_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="16" filename="function.cpp" linenumber="89" name="zext_ln1265_1" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1265_1_fu_318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="17" filename="function.cpp" linenumber="89" name="add_ln1265" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln1265_fu_322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="21" filename="function.cpp" linenumber="77" name="icmp_ln77" contextFuncName="conv2" moduleName="conv2" rtlName="icmp_ln77_fu_328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="23" filename="function.cpp" linenumber="77" name="j" contextFuncName="conv2" moduleName="conv2" rtlName="j_fu_334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="26" filename="function.cpp" linenumber="89" name="zext_ln1265_4" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1265_4_fu_340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="27" filename="function.cpp" linenumber="89" name="add_ln1265_2" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln1265_2_fu_344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="31" filename="function.cpp" linenumber="79" name="zext_ln79" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln79_fu_349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="32" filename="function.cpp" linenumber="79" name="icmp_ln79" contextFuncName="conv2" moduleName="conv2" rtlName="icmp_ln79_fu_353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="34" filename="function.cpp" linenumber="79" name="x" contextFuncName="conv2" moduleName="conv2" rtlName="x_fu_359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="37" filename="function.cpp" linenumber="89" name="add_ln89" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln89_fu_365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="38" filename="function.cpp" linenumber="89" name="tmp_6" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_6_fu_371_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="39" filename="function.cpp" linenumber="89" name="zext_ln1116" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1116_fu_379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="40" filename="function.cpp" linenumber="89" name="tmp_9" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_9_fu_383_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="41" filename="function.cpp" linenumber="89" name="zext_ln1116_5" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1116_5_fu_391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="42" filename="function.cpp" linenumber="89" name="sub_ln1116" contextFuncName="conv2" moduleName="conv2" rtlName="sub_ln1116_fu_395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="43" filename="function.cpp" linenumber="89" name="sext_ln1116" contextFuncName="conv2" moduleName="conv2" rtlName="sext_ln1116_fu_401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="44" filename="function.cpp" linenumber="89" name="zext_ln89" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln89_fu_405_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="48" filename="function.cpp" linenumber="81" name="zext_ln81" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln81_fu_409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="49" filename="function.cpp" linenumber="81" name="icmp_ln81" contextFuncName="conv2" moduleName="conv2" rtlName="icmp_ln81_fu_413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="51" filename="function.cpp" linenumber="81" name="y" contextFuncName="conv2" moduleName="conv2" rtlName="y_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="56" filename="function.cpp" linenumber="89" name="add_ln89_1" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln89_1_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="57" filename="function.cpp" linenumber="89" name="zext_ln1116_6" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1116_6_fu_431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="58" filename="function.cpp" linenumber="89" name="add_ln1116" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln1116_fu_435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="59" filename="function.cpp" linenumber="89" name="trunc_ln1116" contextFuncName="conv2" moduleName="conv2" rtlName="trunc_ln1116_fu_440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="60" filename="function.cpp" linenumber="89" name="p_shl4_cast" contextFuncName="conv2" moduleName="conv2" rtlName="p_shl4_cast_fu_444_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="61" filename="function.cpp" linenumber="89" name="tmp_13" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_13_fu_452_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="62" filename="function.cpp" linenumber="89" name="sext_ln1116_1" contextFuncName="conv2" moduleName="conv2" rtlName="sext_ln1116_1_fu_460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="63" filename="function.cpp" linenumber="89" name="sub_ln1116_1" contextFuncName="conv2" moduleName="conv2" rtlName="sub_ln1116_1_fu_464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="64" filename="function.cpp" linenumber="83" name="zext_ln83" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln83_fu_470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="68" filename="function.cpp" linenumber="83" name="icmp_ln83" contextFuncName="conv2" moduleName="conv2" rtlName="icmp_ln83_fu_474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="70" filename="function.cpp" linenumber="83" name="set_1" contextFuncName="conv2" moduleName="conv2" rtlName="set_1_fu_480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="73" filename="function.cpp" linenumber="89" name="trunc_ln89" contextFuncName="conv2" moduleName="conv2" rtlName="trunc_ln89_fu_486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="74" filename="function.cpp" linenumber="89" name="shl_ln3" contextFuncName="conv2" moduleName="conv2" rtlName="shl_ln3_fu_490_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="78" filename="function.cpp" linenumber="85" name="icmp_ln85" contextFuncName="conv2" moduleName="conv2" rtlName="icmp_ln85_fu_498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="80" filename="function.cpp" linenumber="85" name="k_1" contextFuncName="conv2" moduleName="conv2" rtlName="k_1_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="85" filename="function.cpp" linenumber="89" name="add_ln89_2" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln89_2_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="86" filename="function.cpp" linenumber="89" name="tmp_10" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_10_fu_515_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="87" filename="function.cpp" linenumber="89" name="zext_ln1117" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1117_fu_523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="88" filename="function.cpp" linenumber="89" name="tmp_11" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_11_fu_527_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="89" filename="function.cpp" linenumber="89" name="zext_ln1117_8" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1117_8_fu_535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="90" filename="function.cpp" linenumber="89" name="sub_ln1117" contextFuncName="conv2" moduleName="conv2" rtlName="sub_ln1117_fu_539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="91" filename="function.cpp" linenumber="89" name="sext_ln1117" contextFuncName="conv2" moduleName="conv2" rtlName="sext_ln1117_fu_545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="92" filename="function.cpp" linenumber="89" name="tmp_17" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_17_fu_549_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="93" filename="function.cpp" linenumber="89" name="zext_ln1265_7" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1265_7_fu_556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="98" filename="function.cpp" linenumber="87" name="icmp_ln87" contextFuncName="conv2" moduleName="conv2" rtlName="icmp_ln87_fu_561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="100" filename="function.cpp" linenumber="87" name="c" contextFuncName="conv2" moduleName="conv2" rtlName="c_fu_567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="104" filename="function.cpp" linenumber="89" name="zext_ln1117_9" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1117_9_fu_573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="105" filename="function.cpp" linenumber="89" name="zext_ln1117_10" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1117_10_fu_577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="106" filename="function.cpp" linenumber="89" name="add_ln1117" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln1117_fu_581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="107" filename="function.cpp" linenumber="89" name="sext_ln1117_2" contextFuncName="conv2" moduleName="conv2" rtlName="sext_ln1117_2_fu_586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="108" filename="function.cpp" linenumber="89" name="tmp_18" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_18_fu_590_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="109" filename="function.cpp" linenumber="89" name="sext_ln1117_3" contextFuncName="conv2" moduleName="conv2" rtlName="sext_ln1117_3_fu_598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="110" filename="function.cpp" linenumber="89" name="add_ln1117_5" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln1117_5_fu_602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="111" filename="function.cpp" linenumber="89" name="add_ln1117_6" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln1117_6_fu_608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="112" filename="function.cpp" linenumber="89" name="trunc_ln1117" contextFuncName="conv2" moduleName="conv2" rtlName="trunc_ln1117_fu_613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="113" filename="function.cpp" linenumber="89" name="trunc_ln1117_2" contextFuncName="conv2" moduleName="conv2" rtlName="trunc_ln1117_2_fu_617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="114" filename="function.cpp" linenumber="89" name="p_shl8_cast" contextFuncName="conv2" moduleName="conv2" rtlName="p_shl8_cast_fu_621_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="115" filename="function.cpp" linenumber="89" name="add_ln1117_7" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln1117_7_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="116" filename="function.cpp" linenumber="89" name="add_ln1117_8" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln1117_8_fu_635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="117" filename="function.cpp" linenumber="89" name="zext_ln1117_11" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1117_11_fu_645_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="119" filename="function.cpp" linenumber="89" name="add_ln1116_3" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln1116_3_fu_640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="120" filename="function.cpp" linenumber="89" name="zext_ln1116_7" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1116_7_fu_649_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="126" filename="function.cpp" linenumber="89" name="mul_ln1192" contextFuncName="conv2" moduleName="conv2" rtlName="lenet_mac_muladd_dEe_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="127" filename="function.cpp" linenumber="89" name="sext_ln1192_4" contextFuncName="conv2" moduleName="conv2" rtlName="lenet_mac_muladd_dEe_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="129" filename="function.cpp" linenumber="89" name="lhs_V" contextFuncName="conv2" moduleName="conv2" rtlName="grp_fu_830_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="130" filename="function.cpp" linenumber="89" name="ret_V" contextFuncName="conv2" moduleName="conv2" rtlName="lenet_mac_muladd_dEe_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="131" filename="function.cpp" linenumber="89" name="trunc_ln" contextFuncName="conv2" moduleName="conv2" rtlName="trunc_ln_reg_960" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="152" filename="function.cpp" linenumber="98" name="icmp_ln98" contextFuncName="conv2" moduleName="conv2" rtlName="icmp_ln98_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="154" filename="function.cpp" linenumber="98" name="i_5" contextFuncName="conv2" moduleName="conv2" rtlName="i_5_fu_684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="157" filename="function.cpp" linenumber="106" name="tmp_4" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_4_fu_690_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="158" filename="function.cpp" linenumber="106" name="zext_ln1265_2" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1265_2_fu_698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="159" filename="function.cpp" linenumber="106" name="tmp_5" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_5_fu_702_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="160" filename="function.cpp" linenumber="106" name="zext_ln1265_3" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1265_3_fu_710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="161" filename="function.cpp" linenumber="106" name="add_ln1265_1" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln1265_1_fu_714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="165" filename="function.cpp" linenumber="100" name="icmp_ln100" contextFuncName="conv2" moduleName="conv2" rtlName="icmp_ln100_fu_720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="167" filename="function.cpp" linenumber="100" name="j_1" contextFuncName="conv2" moduleName="conv2" rtlName="j_1_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="172" filename="function.cpp" linenumber="106" name="zext_ln1265_5" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1265_5_fu_732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="173" filename="function.cpp" linenumber="106" name="add_ln1265_3" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln1265_3_fu_736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="177" filename="function.cpp" linenumber="102" name="icmp_ln102" contextFuncName="conv2" moduleName="conv2" rtlName="icmp_ln102_fu_741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="179" filename="function.cpp" linenumber="102" name="set" contextFuncName="conv2" moduleName="conv2" rtlName="set_fu_747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="182" filename="function.cpp" linenumber="106" name="trunc_ln106" contextFuncName="conv2" moduleName="conv2" rtlName="trunc_ln106_fu_753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="183" filename="function.cpp" linenumber="106" name="shl_ln" contextFuncName="conv2" moduleName="conv2" rtlName="shl_ln_fu_757_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="187" filename="function.cpp" linenumber="104" name="icmp_ln104" contextFuncName="conv2" moduleName="conv2" rtlName="icmp_ln104_fu_765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="189" filename="function.cpp" linenumber="104" name="k" contextFuncName="conv2" moduleName="conv2" rtlName="k_fu_771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="193" filename="function.cpp" linenumber="106" name="add_ln106" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln106_fu_777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="194" filename="function.cpp" linenumber="106" name="zext_ln106" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln106_fu_782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="195" filename="function.cpp" linenumber="106" name="tmp_14" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_14_fu_787_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="196" filename="function.cpp" linenumber="106" name="zext_ln1265_6" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1265_6_fu_794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="201" filename="function.cpp" linenumber="106" name="sext_ln1265" contextFuncName="conv2" moduleName="conv2" rtlName="sext_ln1265_fu_811_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="202" filename="function.cpp" linenumber="106" name="add_ln703" contextFuncName="conv2" moduleName="conv2" rtlName="add_ln703_fu_815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="204" filename="function.cpp" linenumber="107" name="tmp_15" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_15_fu_799_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="205" filename="function.cpp" linenumber="107" name="zext_ln1495" contextFuncName="conv2" moduleName="conv2" rtlName="zext_ln1495_fu_806_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="208" filename="function.cpp" linenumber="107" name="tmp_16" contextFuncName="conv2" moduleName="conv2" rtlName="tmp_16_fu_822_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="function.cpp" linenumber="119" name="icmp_ln119" contextFuncName="pool2" moduleName="pool2" rtlName="icmp_ln119_fu_163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="8" filename="function.cpp" linenumber="119" name="i" contextFuncName="pool2" moduleName="pool2" rtlName="i_fu_169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="11" filename="function.cpp" linenumber="130" name="shl_ln" contextFuncName="pool2" moduleName="pool2" rtlName="shl_ln_fu_175_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="12" filename="function.cpp" linenumber="136" name="zext_ln203" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln203_fu_183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="13" filename="function.cpp" linenumber="136" name="tmp_1" contextFuncName="pool2" moduleName="pool2" rtlName="tmp_1_fu_187_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="14" filename="function.cpp" linenumber="136" name="zext_ln203_1" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln203_1_fu_195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="15" filename="function.cpp" linenumber="136" name="add_ln203" contextFuncName="pool2" moduleName="pool2" rtlName="add_ln203_fu_199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="19" filename="function.cpp" linenumber="121" name="icmp_ln121" contextFuncName="pool2" moduleName="pool2" rtlName="icmp_ln121_fu_205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="21" filename="function.cpp" linenumber="121" name="j" contextFuncName="pool2" moduleName="pool2" rtlName="j_fu_211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="24" filename="function.cpp" linenumber="130" name="shl_ln130_1" contextFuncName="pool2" moduleName="pool2" rtlName="shl_ln130_1_fu_217_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="25" filename="function.cpp" linenumber="136" name="zext_ln203_2" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln203_2_fu_225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="26" filename="function.cpp" linenumber="136" name="add_ln203_1" contextFuncName="pool2" moduleName="pool2" rtlName="add_ln203_1_fu_229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="27" filename="function.cpp" linenumber="123" name="tmp_3_cast" contextFuncName="pool2" moduleName="pool2" rtlName="tmp_3_cast_fu_234_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="31" filename="function.cpp" linenumber="123" name="icmp_ln123" contextFuncName="pool2" moduleName="pool2" rtlName="icmp_ln123_fu_242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="33" filename="function.cpp" linenumber="123" name="k" contextFuncName="pool2" moduleName="pool2" rtlName="k_fu_248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="38" filename="function.cpp" linenumber="136" name="zext_ln203_3" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln203_3_fu_254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="39" filename="function.cpp" linenumber="136" name="zext_ln203_4" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln203_4_fu_258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="40" filename="function.cpp" linenumber="136" name="add_ln203_2" contextFuncName="pool2" moduleName="pool2" rtlName="add_ln203_2_fu_262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="41" filename="function.cpp" linenumber="136" name="zext_ln203_5" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln203_5_fu_267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="47" filename="function.cpp" linenumber="126" name="zext_ln126" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln126_fu_272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="48" filename="function.cpp" linenumber="126" name="icmp_ln126" contextFuncName="pool2" moduleName="pool2" rtlName="icmp_ln126_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="50" filename="function.cpp" linenumber="126" name="x" contextFuncName="pool2" moduleName="pool2" rtlName="x_fu_282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="53" filename="function.cpp" linenumber="130" name="add_ln130" contextFuncName="pool2" moduleName="pool2" rtlName="add_ln130_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="54" filename="function.cpp" linenumber="130" name="tmp_4" contextFuncName="pool2" moduleName="pool2" rtlName="tmp_4_fu_293_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="55" filename="function.cpp" linenumber="130" name="zext_ln1494" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln1494_fu_301_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="56" filename="function.cpp" linenumber="130" name="tmp_5" contextFuncName="pool2" moduleName="pool2" rtlName="tmp_5_fu_305_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="57" filename="function.cpp" linenumber="130" name="zext_ln1494_1" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln1494_1_fu_313_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="58" filename="function.cpp" linenumber="130" name="add_ln1494" contextFuncName="pool2" moduleName="pool2" rtlName="add_ln1494_fu_317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="63" filename="function.cpp" linenumber="128" name="zext_ln128" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln128_fu_323_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="64" filename="function.cpp" linenumber="128" name="icmp_ln128" contextFuncName="pool2" moduleName="pool2" rtlName="icmp_ln128_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="66" filename="function.cpp" linenumber="128" name="y" contextFuncName="pool2" moduleName="pool2" rtlName="y_fu_333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="69" filename="function.cpp" linenumber="130" name="add_ln130_1" contextFuncName="pool2" moduleName="pool2" rtlName="add_ln130_1_fu_339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="70" filename="function.cpp" linenumber="130" name="zext_ln1494_2" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln1494_2_fu_344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="71" filename="function.cpp" linenumber="130" name="add_ln1494_1" contextFuncName="pool2" moduleName="pool2" rtlName="add_ln1494_1_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="72" filename="function.cpp" linenumber="130" name="tmp_7_cast" contextFuncName="pool2" moduleName="pool2" rtlName="tmp_7_cast_fu_353_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="73" filename="function.cpp" linenumber="130" name="add_ln1494_2" contextFuncName="pool2" moduleName="pool2" rtlName="add_ln1494_2_fu_361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="74" filename="function.cpp" linenumber="130" name="zext_ln1494_3" contextFuncName="pool2" moduleName="pool2" rtlName="zext_ln1494_3_fu_366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="77" filename="function.cpp" linenumber="130" name="icmp_ln1494" contextFuncName="pool2" moduleName="pool2" rtlName="icmp_ln1494_fu_371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="78" filename="function.cpp" linenumber="130" name="select_ln130" contextFuncName="pool2" moduleName="pool2" rtlName="select_ln130_fu_377_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="8" filename="function.cpp" linenumber="148" name="icmp_ln148" contextFuncName="conv3" moduleName="conv3" rtlName="icmp_ln148_fu_230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="10" filename="function.cpp" linenumber="148" name="add_ln148" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln148_fu_236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="13" filename="function.cpp" linenumber="158" name="zext_ln158" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln158_fu_242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="14" filename="function.cpp" linenumber="158" name="zext_ln1116" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln1116_fu_246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="15" filename="function.cpp" linenumber="158" name="tmp_s" contextFuncName="conv3" moduleName="conv3" rtlName="tmp_s_fu_250_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="16" filename="function.cpp" linenumber="158" name="zext_ln1116_1" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln1116_1_fu_258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="17" filename="function.cpp" linenumber="158" name="add_ln1116" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln1116_fu_262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="21" filename="function.cpp" linenumber="150" name="icmp_ln150" contextFuncName="conv3" moduleName="conv3" rtlName="icmp_ln150_fu_268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="23" filename="function.cpp" linenumber="150" name="add_ln150" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln150_fu_274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="26" filename="function.cpp" linenumber="158" name="zext_ln1116_2" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln1116_2_fu_280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="27" filename="function.cpp" linenumber="158" name="zext_ln1116_3" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln1116_3_fu_284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="28" filename="function.cpp" linenumber="158" name="add_ln1116_1" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln1116_1_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="29" filename="function.cpp" linenumber="152" name="tmp_19_cast" contextFuncName="conv3" moduleName="conv3" rtlName="tmp_19_cast_fu_293_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="33" filename="function.cpp" linenumber="152" name="icmp_ln152" contextFuncName="conv3" moduleName="conv3" rtlName="icmp_ln152_fu_301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="35" filename="function.cpp" linenumber="152" name="add_ln152" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln152_fu_307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="40" filename="function.cpp" linenumber="158" name="shl_ln1" contextFuncName="conv3" moduleName="conv3" rtlName="shl_ln1_fu_313_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="44" filename="function.cpp" linenumber="154" name="zext_ln154" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln154_fu_321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="45" filename="function.cpp" linenumber="154" name="icmp_ln154" contextFuncName="conv3" moduleName="conv3" rtlName="icmp_ln154_fu_325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="47" filename="function.cpp" linenumber="154" name="add_ln154" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln154_fu_331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="52" filename="function.cpp" linenumber="158" name="add_ln158" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln158_fu_337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="53" filename="function.cpp" linenumber="158" name="zext_ln158_1" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln158_1_fu_342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="54" filename="function.cpp" linenumber="158" name="tmp_2" contextFuncName="conv3" moduleName="conv3" rtlName="tmp_2_fu_347_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="55" filename="function.cpp" linenumber="158" name="zext_ln1265" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln1265_fu_355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="60" filename="function.cpp" linenumber="156" name="icmp_ln156" contextFuncName="conv3" moduleName="conv3" rtlName="icmp_ln156_fu_359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="62" filename="function.cpp" linenumber="156" name="add_ln156" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln156_fu_365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="66" filename="function.cpp" linenumber="158" name="zext_ln1117" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln1117_fu_371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="67" filename="function.cpp" linenumber="158" name="zext_ln1117_4" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln1117_4_fu_375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="68" filename="function.cpp" linenumber="158" name="add_ln1117" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln1117_fu_379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="69" filename="function.cpp" linenumber="158" name="zext_ln1117_5" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln1117_5_fu_384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="70" filename="function.cpp" linenumber="158" name="tmp_12" contextFuncName="conv3" moduleName="conv3" rtlName="tmp_12_fu_388_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="71" filename="function.cpp" linenumber="158" name="zext_ln1117_6" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln1117_6_fu_396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="72" filename="function.cpp" linenumber="158" name="add_ln1117_1" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln1117_1_fu_400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="73" filename="function.cpp" linenumber="158" name="add_ln1117_2" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln1117_2_fu_406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="74" filename="function.cpp" linenumber="158" name="trunc_ln1117" contextFuncName="conv3" moduleName="conv3" rtlName="trunc_ln1117_fu_411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="75" filename="function.cpp" linenumber="158" name="trunc_ln1117_1" contextFuncName="conv3" moduleName="conv3" rtlName="trunc_ln1117_1_fu_415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="76" filename="function.cpp" linenumber="158" name="p_shl1_cast" contextFuncName="conv3" moduleName="conv3" rtlName="p_shl1_cast_fu_419_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="77" filename="function.cpp" linenumber="158" name="add_ln1117_3" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln1117_3_fu_427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="78" filename="function.cpp" linenumber="158" name="add_ln1117_4" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln1117_4_fu_433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="79" filename="function.cpp" linenumber="158" name="zext_ln1117_7" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln1117_7_fu_443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="81" filename="function.cpp" linenumber="158" name="add_ln1116_2" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln1116_2_fu_438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="82" filename="function.cpp" linenumber="158" name="zext_ln1116_4" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln1116_4_fu_447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="88" filename="function.cpp" linenumber="158" name="mul_ln1192" contextFuncName="conv3" moduleName="conv3" rtlName="lenet_mac_muladd_eOg_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="89" filename="function.cpp" linenumber="158" name="sext_ln1192_3" contextFuncName="conv3" moduleName="conv3" rtlName="lenet_mac_muladd_eOg_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="91" filename="function.cpp" linenumber="158" name="shl_ln2" contextFuncName="conv3" moduleName="conv3" rtlName="grp_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="92" filename="function.cpp" linenumber="158" name="add_ln1192" contextFuncName="conv3" moduleName="conv3" rtlName="lenet_mac_muladd_eOg_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="93" filename="function.cpp" linenumber="158" name="trunc_ln" contextFuncName="conv3" moduleName="conv3" rtlName="trunc_ln_reg_651" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="111" filename="function.cpp" linenumber="171" name="icmp_ln171" contextFuncName="conv3" moduleName="conv3" rtlName="icmp_ln171_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="113" filename="function.cpp" linenumber="171" name="add_ln171" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln171_fu_482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="116" filename="function.cpp" linenumber="175" name="shl_ln" contextFuncName="conv3" moduleName="conv3" rtlName="shl_ln_fu_488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="120" filename="function.cpp" linenumber="173" name="zext_ln173" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln173_fu_496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="121" filename="function.cpp" linenumber="173" name="icmp_ln173" contextFuncName="conv3" moduleName="conv3" rtlName="icmp_ln173_fu_500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="123" filename="function.cpp" linenumber="173" name="add_ln173" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln173_fu_506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="126" filename="function.cpp" linenumber="175" name="add_ln175" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln175_fu_512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="127" filename="function.cpp" linenumber="175" name="zext_ln175" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln175_fu_517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="132" filename="function.cpp" linenumber="175" name="sext_ln1265" contextFuncName="conv3" moduleName="conv3" rtlName="sext_ln1265_fu_523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="133" filename="function.cpp" linenumber="175" name="add_ln703" contextFuncName="conv3" moduleName="conv3" rtlName="add_ln703_fu_527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="135" filename="function.cpp" linenumber="176" name="zext_ln176" contextFuncName="conv3" moduleName="conv3" rtlName="zext_ln176_fu_534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="138" filename="function.cpp" linenumber="176" name="tmp_11" contextFuncName="conv3" moduleName="conv3" rtlName="tmp_11_fu_539_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="8" filename="function.cpp" linenumber="198" name="icmp_ln198" contextFuncName="fc1" moduleName="fc1" rtlName="icmp_ln198_fu_153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="10" filename="function.cpp" linenumber="198" name="i" contextFuncName="fc1" moduleName="fc1" rtlName="i_fu_159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="13" filename="function.cpp" linenumber="200" name="zext_ln200" contextFuncName="fc1" moduleName="fc1" rtlName="zext_ln200_fu_165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="14" filename="function.cpp" linenumber="203" name="tmp" contextFuncName="fc1" moduleName="fc1" rtlName="tmp_fu_170_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="15" filename="function.cpp" linenumber="203" name="zext_ln1117" contextFuncName="fc1" moduleName="fc1" rtlName="zext_ln1117_fu_178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="16" filename="function.cpp" linenumber="203" name="tmp_s" contextFuncName="fc1" moduleName="fc1" rtlName="tmp_s_fu_182_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="17" filename="function.cpp" linenumber="203" name="zext_ln1117_2" contextFuncName="fc1" moduleName="fc1" rtlName="zext_ln1117_2_fu_190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="18" filename="function.cpp" linenumber="203" name="sub_ln1117" contextFuncName="fc1" moduleName="fc1" rtlName="sub_ln1117_fu_194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="25" filename="function.cpp" linenumber="201" name="icmp_ln201" contextFuncName="fc1" moduleName="fc1" rtlName="icmp_ln201_fu_200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="27" filename="function.cpp" linenumber="201" name="j" contextFuncName="fc1" moduleName="fc1" rtlName="j_fu_206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="30" filename="function.cpp" linenumber="203" name="zext_ln203" contextFuncName="fc1" moduleName="fc1" rtlName="zext_ln203_fu_212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="31" filename="function.cpp" linenumber="203" name="zext_ln1117_3" contextFuncName="fc1" moduleName="fc1" rtlName="zext_ln1117_3_fu_217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="32" filename="function.cpp" linenumber="203" name="add_ln1117" contextFuncName="fc1" moduleName="fc1" rtlName="add_ln1117_fu_221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="33" filename="function.cpp" linenumber="203" name="sext_ln1117" contextFuncName="fc1" moduleName="fc1" rtlName="sext_ln1117_fu_226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="40" filename="function.cpp" linenumber="203" name="mul_ln1192" contextFuncName="fc1" moduleName="fc1" rtlName="lenet_mac_muladd_fYi_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="41" filename="function.cpp" linenumber="203" name="sext_ln1192_2" contextFuncName="fc1" moduleName="fc1" rtlName="lenet_mac_muladd_fYi_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="42" filename="function.cpp" linenumber="203" name="lhs_V" contextFuncName="fc1" moduleName="fc1" rtlName="grp_fu_319_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="43" filename="function.cpp" linenumber="203" name="ret_V" contextFuncName="fc1" moduleName="fc1" rtlName="lenet_mac_muladd_fYi_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="44" filename="function.cpp" linenumber="203" name="trunc_ln4" contextFuncName="fc1" moduleName="fc1" rtlName="p_Val2_9_reg_118" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="52" filename="function.cpp" linenumber="207" name="icmp_ln207" contextFuncName="fc1" moduleName="fc1" rtlName="icmp_ln207_fu_256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="54" filename="function.cpp" linenumber="207" name="i_4" contextFuncName="fc1" moduleName="fc1" rtlName="i_4_fu_262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="57" filename="function.cpp" linenumber="209" name="zext_ln209" contextFuncName="fc1" moduleName="fc1" rtlName="zext_ln209_fu_268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="62" filename="function.cpp" linenumber="209" name="sext_ln1265" contextFuncName="fc1" moduleName="fc1" rtlName="sext_ln1265_fu_274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="63" filename="function.cpp" linenumber="209" name="sext_ln703" contextFuncName="fc1" moduleName="fc1" rtlName="sext_ln703_fu_278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="64" filename="function.cpp" linenumber="209" name="trunc_ln703" contextFuncName="fc1" moduleName="fc1" rtlName="trunc_ln703_fu_282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="65" filename="function.cpp" linenumber="209" name="add_ln703" contextFuncName="fc1" moduleName="fc1" rtlName="add_ln703_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="66" filename="function.cpp" linenumber="210" name="add_ln1495" contextFuncName="fc1" moduleName="fc1" rtlName="add_ln1495_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="67" filename="function.cpp" linenumber="210" name="tmp_10" contextFuncName="fc1" moduleName="fc1" rtlName="tmp_10_fu_298_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="68" filename="function.cpp" linenumber="210" name="select_ln210" contextFuncName="fc1" moduleName="fc1" rtlName="select_ln210_fu_306_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="69" filename="function.cpp" linenumber="210" name="zext_ln210" contextFuncName="fc1" moduleName="fc1" rtlName="zext_ln210_fu_314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="9" filename="function.cpp" linenumber="219" name="add_ln219" contextFuncName="fc2" moduleName="fc2" rtlName="add_ln219_fu_165_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="10" filename="function.cpp" linenumber="219" name="icmp_ln219" contextFuncName="fc2" moduleName="fc2" rtlName="icmp_ln219_fu_171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="12" filename="function.cpp" linenumber="219" name="i" contextFuncName="fc2" moduleName="fc2" rtlName="i_fu_177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="15" filename="function.cpp" linenumber="221" name="zext_ln221" contextFuncName="fc2" moduleName="fc2" rtlName="zext_ln221_fu_183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="22" filename="function.cpp" linenumber="222" name="icmp_ln222" contextFuncName="fc2" moduleName="fc2" rtlName="icmp_ln222_fu_188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="24" filename="function.cpp" linenumber="222" name="j" contextFuncName="fc2" moduleName="fc2" rtlName="j_fu_194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="27" filename="function.cpp" linenumber="224" name="zext_ln224" contextFuncName="fc2" moduleName="fc2" rtlName="zext_ln224_fu_200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="28" filename="function.cpp" linenumber="224" name="zext_ln1117" contextFuncName="fc2" moduleName="fc2" rtlName="zext_ln1117_fu_205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="29" filename="function.cpp" linenumber="224" name="add_ln1117" contextFuncName="fc2" moduleName="fc2" rtlName="add_ln1117_fu_209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="30" filename="function.cpp" linenumber="224" name="zext_ln1117_1" contextFuncName="fc2" moduleName="fc2" rtlName="zext_ln1117_1_fu_215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="37" filename="function.cpp" linenumber="224" name="mul_ln1192" contextFuncName="fc2" moduleName="fc2" rtlName="lenet_mac_muladd_g8j_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="38" filename="function.cpp" linenumber="224" name="lhs_V" contextFuncName="fc2" moduleName="fc2" rtlName="grp_fu_308_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="39" filename="function.cpp" linenumber="224" name="ret_V" contextFuncName="fc2" moduleName="fc2" rtlName="lenet_mac_muladd_g8j_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="40" filename="function.cpp" linenumber="224" name="trunc_ln3" contextFuncName="fc2" moduleName="fc2" rtlName="p_Val2_6_reg_130" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="48" filename="function.cpp" linenumber="228" name="icmp_ln228" contextFuncName="fc2" moduleName="fc2" rtlName="icmp_ln228_fu_245_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="50" filename="function.cpp" linenumber="228" name="i_3" contextFuncName="fc2" moduleName="fc2" rtlName="i_3_fu_251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="53" filename="function.cpp" linenumber="230" name="zext_ln230" contextFuncName="fc2" moduleName="fc2" rtlName="zext_ln230_fu_257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="58" filename="function.cpp" linenumber="230" name="sext_ln1265" contextFuncName="fc2" moduleName="fc2" rtlName="sext_ln1265_fu_263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="59" filename="function.cpp" linenumber="230" name="sext_ln703" contextFuncName="fc2" moduleName="fc2" rtlName="sext_ln703_fu_267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="60" filename="function.cpp" linenumber="230" name="trunc_ln703" contextFuncName="fc2" moduleName="fc2" rtlName="trunc_ln703_fu_271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="61" filename="function.cpp" linenumber="230" name="add_ln703" contextFuncName="fc2" moduleName="fc2" rtlName="add_ln703_fu_275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="62" filename="function.cpp" linenumber="231" name="add_ln1495" contextFuncName="fc2" moduleName="fc2" rtlName="add_ln1495_fu_281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="63" filename="function.cpp" linenumber="231" name="tmp" contextFuncName="fc2" moduleName="fc2" rtlName="tmp_fu_287_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="64" filename="function.cpp" linenumber="231" name="select_ln231" contextFuncName="fc2" moduleName="fc2" rtlName="select_ln231_fu_295_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="65" filename="function.cpp" linenumber="231" name="zext_ln231" contextFuncName="fc2" moduleName="fc2" rtlName="zext_ln231_fu_303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="9" filename="function.cpp" linenumber="243" name="icmp_ln243" contextFuncName="softmax" moduleName="softmax" rtlName="icmp_ln243_fu_197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="13" filename="function.cpp" linenumber="245" name="zext_ln245" contextFuncName="softmax" moduleName="softmax" rtlName="zext_ln245_fu_203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="16" filename="function.cpp" linenumber="245" name="icmp_ln1494" contextFuncName="softmax" moduleName="softmax" rtlName="icmp_ln1494_fu_218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="17" filename="function.cpp" linenumber="245" name="select_ln245" contextFuncName="softmax" moduleName="softmax" rtlName="select_ln245_fu_224_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="18" filename="function.cpp" linenumber="243" name="i" contextFuncName="softmax" moduleName="softmax" rtlName="i_fu_208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="21" filename="function.cpp" linenumber="251" name="rhs_V" contextFuncName="softmax" moduleName="softmax" rtlName="rhs_V_fu_214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="26" filename="function.cpp" linenumber="249" name="icmp_ln249" contextFuncName="softmax" moduleName="softmax" rtlName="icmp_ln249_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="30" filename="function.cpp" linenumber="251" name="zext_ln251" contextFuncName="softmax" moduleName="softmax" rtlName="zext_ln251_fu_238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="33" filename="function.cpp" linenumber="251" name="lhs_V" contextFuncName="softmax" moduleName="softmax" rtlName="lhs_V_fu_249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="34" filename="function.cpp" linenumber="251" name="tmp_V_3" contextFuncName="softmax" moduleName="softmax" rtlName="tmp_V_3_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="35" filename="function.cpp" linenumber="251" name="icmp_ln935" contextFuncName="softmax" moduleName="softmax" rtlName="icmp_ln935_fu_258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="36" filename="function.cpp" linenumber="251" name="p_Result_6" contextFuncName="softmax" moduleName="softmax" rtlName="p_Result_6_reg_613" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="37" filename="function.cpp" linenumber="251" name="tmp_V" contextFuncName="softmax" moduleName="softmax" rtlName="tmp_V_fu_272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="38" filename="function.cpp" linenumber="251" name="tmp_V_4" contextFuncName="softmax" moduleName="softmax" rtlName="tmp_V_4_fu_278_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="39" filename="function.cpp" linenumber="251" name="p_Result_s" contextFuncName="softmax" moduleName="softmax" rtlName="p_Result_s_fu_286_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="40" filename="function.cpp" linenumber="251" name="p_Result_7" contextFuncName="softmax" moduleName="softmax" rtlName="p_Result_7_fu_296_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="41" filename="function.cpp" linenumber="251" name="l" contextFuncName="softmax" moduleName="softmax" rtlName="l_fu_304_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="42" filename="function.cpp" linenumber="251" name="sub_ln944" contextFuncName="softmax" moduleName="softmax" rtlName="sub_ln944_fu_316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="43" filename="function.cpp" linenumber="251" name="trunc_ln944" contextFuncName="softmax" moduleName="softmax" rtlName="trunc_ln944_fu_321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="44" filename="function.cpp" linenumber="251" name="lsb_index" contextFuncName="softmax" moduleName="softmax" rtlName="lsb_index_fu_325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="45" filename="function.cpp" linenumber="251" name="tmp_4" contextFuncName="softmax" moduleName="softmax" rtlName="tmp_4_fu_331_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="46" filename="function.cpp" linenumber="251" name="icmp_ln947" contextFuncName="softmax" moduleName="softmax" rtlName="icmp_ln947_fu_341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="47" filename="function.cpp" linenumber="251" name="trunc_ln947" contextFuncName="softmax" moduleName="softmax" rtlName="trunc_ln947_fu_347_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="48" filename="function.cpp" linenumber="251" name="sub_ln947" contextFuncName="softmax" moduleName="softmax" rtlName="sub_ln947_fu_351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="49" filename="function.cpp" linenumber="251" name="zext_ln947" contextFuncName="softmax" moduleName="softmax" rtlName="zext_ln947_fu_357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="50" filename="function.cpp" linenumber="251" name="lshr_ln947" contextFuncName="softmax" moduleName="softmax" rtlName="lshr_ln947_fu_361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="50" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="51" filename="function.cpp" linenumber="251" name="p_Result_4" contextFuncName="softmax" moduleName="softmax" rtlName="p_Result_4_fu_367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="52" filename="function.cpp" linenumber="251" name="icmp_ln947_1" contextFuncName="softmax" moduleName="softmax" rtlName="icmp_ln947_1_fu_372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="53" filename="function.cpp" linenumber="251" name="a" contextFuncName="softmax" moduleName="softmax" rtlName="a_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="54" filename="function.cpp" linenumber="251" name="tmp_5" contextFuncName="softmax" moduleName="softmax" rtlName="tmp_5_fu_384_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="55" filename="function.cpp" linenumber="251" name="xor_ln949" contextFuncName="softmax" moduleName="softmax" rtlName="xor_ln949_fu_392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="56" filename="function.cpp" linenumber="251" name="add_ln949" contextFuncName="softmax" moduleName="softmax" rtlName="add_ln949_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="57" filename="function.cpp" linenumber="251" name="p_Result_3" contextFuncName="softmax" moduleName="softmax" rtlName="p_Result_3_fu_404_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="58" filename="function.cpp" linenumber="251" name="and_ln949" contextFuncName="softmax" moduleName="softmax" rtlName="and_ln949_fu_411_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="59" filename="function.cpp" linenumber="251" name="or_ln949" contextFuncName="softmax" moduleName="softmax" rtlName="or_ln949_fu_417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="60" filename="function.cpp" linenumber="251" name="or_ln" contextFuncName="softmax" moduleName="softmax" rtlName="or_ln_fu_423_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="61" filename="function.cpp" linenumber="251" name="m" contextFuncName="softmax" moduleName="softmax" rtlName="m_fu_437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="62" filename="function.cpp" linenumber="251" name="icmp_ln958" contextFuncName="softmax" moduleName="softmax" rtlName="icmp_ln958_fu_431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="63" filename="function.cpp" linenumber="251" name="add_ln958" contextFuncName="softmax" moduleName="softmax" rtlName="add_ln958_fu_440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="64" filename="function.cpp" linenumber="251" name="lshr_ln958" contextFuncName="softmax" moduleName="softmax" rtlName="lshr_ln958_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="85" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="65" filename="function.cpp" linenumber="251" name="sub_ln958" contextFuncName="softmax" moduleName="softmax" rtlName="sub_ln958_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="66" filename="function.cpp" linenumber="251" name="shl_ln958" contextFuncName="softmax" moduleName="softmax" rtlName="shl_ln958_fu_456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="85" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="67" filename="function.cpp" linenumber="251" name="m_1" contextFuncName="softmax" moduleName="softmax" rtlName="m_1_fu_462_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="68" filename="function.cpp" linenumber="251" name="m_2" contextFuncName="softmax" moduleName="softmax" rtlName="m_2_fu_469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="69" filename="function.cpp" linenumber="251" name="m_5" contextFuncName="softmax" moduleName="softmax" rtlName="m_5_fu_474_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="70" filename="function.cpp" linenumber="251" name="m_6" contextFuncName="softmax" moduleName="softmax" rtlName="m_6_fu_484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="71" filename="function.cpp" linenumber="251" name="tmp_6" contextFuncName="softmax" moduleName="softmax" rtlName="tmp_6_fu_488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="72" filename="function.cpp" linenumber="251" name="select_ln964" contextFuncName="softmax" moduleName="softmax" rtlName="select_ln964_fu_496_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="73" filename="function.cpp" linenumber="251" name="trunc_ln943" contextFuncName="softmax" moduleName="softmax" rtlName="trunc_ln943_fu_312_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="74" filename="function.cpp" linenumber="251" name="sub_ln964" contextFuncName="softmax" moduleName="softmax" rtlName="sub_ln964_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="75" filename="function.cpp" linenumber="251" name="add_ln964" contextFuncName="softmax" moduleName="softmax" rtlName="add_ln964_fu_509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="76" filename="function.cpp" linenumber="251" name="tmp_3" contextFuncName="softmax" moduleName="softmax" rtlName="tmp_3_fu_515_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="77" filename="function.cpp" linenumber="251" name="p_Result_8" contextFuncName="softmax" moduleName="softmax" rtlName="p_Result_8_fu_522_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="78" filename="function.cpp" linenumber="251" name="bitcast_ln739" contextFuncName="softmax" moduleName="softmax" rtlName="bitcast_ln739_fu_534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="79" filename="function.cpp" linenumber="251" name="select_ln935" contextFuncName="softmax" moduleName="softmax" rtlName="grp_fu_192_p1" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="80" filename="function.cpp" linenumber="251" name="tmp_1" contextFuncName="softmax" moduleName="softmax" rtlName="lenet_fexp_32ns_3jbC_U39" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="83" filename="function.cpp" linenumber="252" name="sum" contextFuncName="softmax" moduleName="softmax" rtlName="lenet_fadd_32ns_3hbi_U37" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="84" filename="function.cpp" linenumber="249" name="i_1" contextFuncName="softmax" moduleName="softmax" rtlName="i_1_fu_243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="90" filename="function.cpp" linenumber="255" name="icmp_ln255" contextFuncName="softmax" moduleName="softmax" rtlName="icmp_ln255_fu_545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="94" filename="function.cpp" linenumber="257" name="zext_ln257" contextFuncName="softmax" moduleName="softmax" rtlName="zext_ln257_fu_551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="97" filename="function.cpp" linenumber="257" name="tmp" contextFuncName="softmax" moduleName="softmax" rtlName="lenet_fdiv_32ns_3ibs_U38" latency="11" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
<item  id="99" filename="function.cpp" linenumber="255" name="i_2" contextFuncName="softmax" moduleName="softmax" rtlName="i_2_fu_556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="27" filename="lenet.cpp" linenumber="47" name="_ln47" contextFuncName="lenet" moduleName="lenet" rtlName="grp_conv1_fu_132" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"><\/item>
<item  id="28" filename="lenet.cpp" linenumber="48" name="_ln48" contextFuncName="lenet" moduleName="lenet" rtlName="grp_pool1_fu_168" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"><\/item>
<item  id="29" filename="lenet.cpp" linenumber="49" name="_ln49" contextFuncName="lenet" moduleName="lenet" rtlName="grp_conv2_fu_144" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"><\/item>
<item  id="30" filename="lenet.cpp" linenumber="50" name="_ln50" contextFuncName="lenet" moduleName="lenet" rtlName="grp_pool2_fu_176" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"><\/item>
<item  id="31" filename="lenet.cpp" linenumber="51" name="_ln51" contextFuncName="lenet" moduleName="lenet" rtlName="grp_conv3_fu_156" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"><\/item>
<item  id="35" filename="function.cpp" linenumber="189" name="icmp_ln189" contextFuncName="reshape" moduleName="lenet" rtlName="icmp_ln189_fu_208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"><\/item>
<item  id="37" filename="function.cpp" linenumber="192" name="m" contextFuncName="reshape" moduleName="lenet" rtlName="m_fu_214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"><\/item>
<item  id="40" filename="function.cpp" linenumber="191" name="zext_ln191" contextFuncName="reshape" moduleName="lenet" rtlName="zext_ln191_fu_220_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"><\/item>
<item  id="47" filename="lenet.cpp" linenumber="53" name="_ln53" contextFuncName="lenet" moduleName="lenet" rtlName="grp_fc1_fu_184" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"><\/item>
<item  id="48" filename="lenet.cpp" linenumber="54" name="_ln54" contextFuncName="lenet" moduleName="lenet" rtlName="grp_fc2_fu_196" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"><\/item>
<item  id="49" filename="lenet.cpp" linenumber="55" name="_ln55" contextFuncName="lenet" moduleName="lenet" rtlName="grp_softmax_fu_124" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\FPGA_project\lenet_7010\lenet_hls_010"><\/item>
<\/annotationInfo>
</annotationInfo>
