/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from script tools/DNXRegs/phyregs2c/reg2c.pl.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        g6ddrc16.h
 * Purpose:     Enumerated types for fields, memories, registers, formats
 * Example:     perl reg2c.pl <phy register file>
 * Supports:    gddr6_phy.regs
 */

#ifndef _SOC_G6DDRC16_H
#define _SOC_G6DDRC16_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif

#include <soc/register.h>
#include <soc/types.h>

#ifndef SOC_RESET_VAL_DEC
#    if !defined(SOC_NO_RESET_VALS)
#        define SOC_RESET_VAL_DEC(_lo, _hi) _lo, _hi,
#        define SOC_RESET_MASK_DEC(_lo, _hi) _lo, _hi,
#    else
#        define SOC_RESET_VAL_DEC(_lo, _hi)
#        define SOC_RESET_MASK_DEC(_lo, _hi)
#    endif
#endif

extern int soc_phy_g6ddrc16_reg32_read(int unit, soc_reg_t reg, int instance, uint32 *data);
extern int soc_phy_g6ddrc16_reg32_write(int unit, soc_reg_t reg, int instance, uint32 data);
extern int soc_phy_g6ddrc16_reg_field_set(int unit, soc_reg_t reg, uint32 *regval, soc_field_t field, uint32 value);
extern int soc_phy_g6ddrc16_reg_field_get(int unit, soc_reg_t reg, uint32 regval, soc_field_t field, uint32* field_val);

extern soc_reg_info_t soc_phy_gddr6_reg_list[];

typedef enum soc_phy_gddr6_regs_e {
    SOC_PHY_GDDR6_REG_AQ_IO_CONFIGr,
    SOC_PHY_GDDR6_REG_AQ_LDO_CONFIGr,
    SOC_PHY_GDDR6_REG_AQ_L_MACRO_RESERVED_REGr,
    SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_ADDRr,
    SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_CTRLr,
    SOC_PHY_GDDR6_REG_AQ_L_STATUS_MACRO_RESERVEDr,
    SOC_PHY_GDDR6_REG_AQ_U_MACRO_RESERVED_REGr,
    SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_ADDRr,
    SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_CTRLr,
    SOC_PHY_GDDR6_REG_AQ_U_STATUS_MACRO_RESERVEDr,
    SOC_PHY_GDDR6_REG_COMMON_CK_CONFIGr,
    SOC_PHY_GDDR6_REG_COMMON_IO_CONFIGr,
    SOC_PHY_GDDR6_REG_COMMON_LDO_CONFIGr,
    SOC_PHY_GDDR6_REG_COMMON_MACRO_RESERVED_REGr,
    SOC_PHY_GDDR6_REG_COMMON_MAX_VDL_CKr,
    SOC_PHY_GDDR6_REG_COMMON_RESCAL_INIT_CONFIGr,
    SOC_PHY_GDDR6_REG_COMMON_RESCAL_OPERATION_CONFIGr,
    SOC_PHY_GDDR6_REG_COMMON_STATUS_MACRO_RESERVEDr,
    SOC_PHY_GDDR6_REG_COMMON_STATUS_RESCALr,
    SOC_PHY_GDDR6_REG_CONTROL_REGS_FREQ_CNTR_CONFIGr,
    SOC_PHY_GDDR6_REG_CONTROL_REGS_INPUT_SHIFT_CTRLr,
    SOC_PHY_GDDR6_REG_CONTROL_REGS_READ_FIFO_CTRLr,
    SOC_PHY_GDDR6_REG_CONTROL_REGS_RESERVED_REGr,
    SOC_PHY_GDDR6_REG_CONTROL_REGS_RESET_CTRLr,
    SOC_PHY_GDDR6_REG_CONTROL_REGS_REVISIONr,
    SOC_PHY_GDDR6_REG_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr,
    SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr,
    SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr,
    SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_MACRO_RESERVEDr,
    SOC_PHY_GDDR6_REG_CONTROL_REGS_WRITE_FIFO_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_N_VDL_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_OPERATION_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_P_VDL_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TIMING_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TRACK_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_UPDATE_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_VDL_CAP_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_DATA_IO_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_R_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_W_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_MACRO_RESERVED_REGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_ALIGNMENT_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_FSM_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDNr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDPr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKENr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKEPr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT0r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT1r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT2r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT3r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT4r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT5r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT6r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT7r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_DBI_Nr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_EDCr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_N_VDLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_OPERATIONr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_P_VDLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_TIMINGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_STATESr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_VALIDSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_FIFO_POINTERSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_MACRO_RESERVEDr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_WRITE_LEVELINGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_VREF_DAC_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WCK_IO_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_LEVELING_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATAr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_WCKr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT0r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT1r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT2r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT3r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT4r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT5r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT6r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT7r,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_DBI_Nr,
    SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_EDCr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_N_VDL_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_OPERATION_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_P_VDL_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TIMING_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TRACK_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_UPDATE_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_VDL_CAP_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_DATA_IO_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_R_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_W_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_MACRO_RESERVED_REGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_ALIGNMENT_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_FSM_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDNr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDPr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKENr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKEPr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCK_MASTER_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT0r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT1r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT2r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT3r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT4r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT5r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT6r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT7r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_DBI_Nr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_EDCr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_N_VDLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_OPERATIONr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_P_VDLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_TIMINGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERRORr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_STATESr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_VALIDSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_STATESr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_VALIDSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_FIFO_POINTERSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_MACRO_RESERVEDr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_WRITE_LEVELINGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_VREF_DAC_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WCK_IO_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_LEVELING_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATAr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_WCKr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT0r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT1r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT2r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT3r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT4r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT5r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT6r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT7r,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_DBI_Nr,
    SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_EDCr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_N_VDL_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_OPERATION_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_P_VDL_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TIMING_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TRACK_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_UPDATE_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_VDL_CAP_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_DATA_IO_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_R_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_W_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_MACRO_RESERVED_REGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_ALIGNMENT_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_FSM_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDNr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDPr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKENr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKEPr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCK_MASTER_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT0r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT1r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT2r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT3r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT4r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT5r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT6r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT7r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_DBI_Nr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_EDCr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_N_VDLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_OPERATIONr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_P_VDLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_TIMINGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERRORr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_STATESr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_VALIDSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_STATESr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_VALIDSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_FIFO_POINTERSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_MACRO_RESERVEDr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_WRITE_LEVELINGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_VREF_DAC_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WCK_IO_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_LEVELING_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATAr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_WCKr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT0r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT1r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT2r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT3r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT4r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT5r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT6r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT7r,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_DBI_Nr,
    SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_EDCr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_N_VDL_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_OPERATION_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_P_VDL_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TIMING_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TRACK_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_UPDATE_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_VDL_CAP_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_DATA_IO_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_R_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_W_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_MACRO_RESERVED_REGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_ALIGNMENT_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_FSM_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDNr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDPr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKENr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKEPr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCK_MASTER_CTRLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT0r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT1r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT2r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT3r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT4r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT5r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT6r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT7r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_DBI_Nr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_EDCr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_N_VDLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_OPERATIONr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_P_VDLr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_TIMINGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERRORr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_STATESr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_VALIDSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_STATESr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_VALIDSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_FIFO_POINTERSr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_MACRO_RESERVEDr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_WRITE_LEVELINGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_VREF_DAC_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WCK_IO_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_LEVELING_CONFIGr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATAr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_WCKr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT0r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT1r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT2r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT3r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT4r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT5r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT6r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT7r,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_DBI_Nr,
    SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_EDCr,
    SOC_PHY_GDDR6_NUM_REGS
} soc_phy_gddr6_reg_t;

typedef enum soc_phy_gddr6_fields_e {
    SOC_PHY_GDDR6_ACCU_ACTIVEf,
    SOC_PHY_GDDR6_ACCU_ACTIVE_LOSTf,
    SOC_PHY_GDDR6_ACCU_ACTIVE_TIMEOUTf,
    SOC_PHY_GDDR6_ACCU_LOADf,
    SOC_PHY_GDDR6_ACCU_LOAD_VALUEf,
    SOC_PHY_GDDR6_ACCU_POS_THRESHOLDf,
    SOC_PHY_GDDR6_ACCU_VALUEf,
    SOC_PHY_GDDR6_ADDRPATH_ADDITIONAL_LATENCYf,
    SOC_PHY_GDDR6_ADDRPATH_SHIFT_ENABLEf,
    SOC_PHY_GDDR6_BIAS_CTRLf,
    SOC_PHY_GDDR6_BYPASSf,
    SOC_PHY_GDDR6_CDR_RESET_Nf,
    SOC_PHY_GDDR6_CK_ENABLEf,
    SOC_PHY_GDDR6_CK_PATTERNf,
    SOC_PHY_GDDR6_CLEAR_ACTIVITY_STATSf,
    SOC_PHY_GDDR6_CLEAR_VDL_STATSf,
    SOC_PHY_GDDR6_CLEAR_VDL_STATS_ON_ROLLOVERf,
    SOC_PHY_GDDR6_CLK_DIV_RATIOf,
    SOC_PHY_GDDR6_CLOCK_DIV_RESET_Nf,
    SOC_PHY_GDDR6_COMP_ACKf,
    SOC_PHY_GDDR6_COMP_DONEf,
    SOC_PHY_GDDR6_COMP_ENf,
    SOC_PHY_GDDR6_COMP_ERRORf,
    SOC_PHY_GDDR6_COMP_INIT_FDEPTHf,
    SOC_PHY_GDDR6_COMP_INIT_OFFSETf,
    SOC_PHY_GDDR6_COMP_OFFSET_ENf,
    SOC_PHY_GDDR6_COMP_OFFSET_OPf,
    SOC_PHY_GDDR6_CTRLf,
    SOC_PHY_GDDR6_CURRENT_ERRORf,
    SOC_PHY_GDDR6_DATAf,
    SOC_PHY_GDDR6_DATAPATH_ADDITIONAL_LATENCYf,
    SOC_PHY_GDDR6_DATAPATH_SHIFT_ENABLEf,
    SOC_PHY_GDDR6_DATA_READ_UI_SHIFTf,
    SOC_PHY_GDDR6_DATA_READ_UI_SHIFT_LOAD_VALUEf,
    SOC_PHY_GDDR6_DATA_UI_SHIFTf,
    SOC_PHY_GDDR6_DATA_VALID_GEN_ENABLEf,
    SOC_PHY_GDDR6_DATA_VALID_GEN_ERROR_CLEARf,
    SOC_PHY_GDDR6_DATA_VALID_RPf,
    SOC_PHY_GDDR6_DATA_VALID_WPf,
    SOC_PHY_GDDR6_DATA_VALID_WR2RD_DELAYf,
    SOC_PHY_GDDR6_DATA_VALID_WR2RD_DELAY_DECf,
    SOC_PHY_GDDR6_DATA_VALID_WR2RD_DELAY_INCf,
    SOC_PHY_GDDR6_DATA_VALID_WR2RD_DELAY_LOAD_VALUEf,
    SOC_PHY_GDDR6_DBI_Nf,
    SOC_PHY_GDDR6_DCOUNTf,
    SOC_PHY_GDDR6_DEMf,
    SOC_PHY_GDDR6_DN_VDL_LOAD_VALUEf,
    SOC_PHY_GDDR6_DN_VDL_VALUEf,
    SOC_PHY_GDDR6_DP_VDL_LOAD_VALUEf,
    SOC_PHY_GDDR6_DP_VDL_VALUEf,
    SOC_PHY_GDDR6_DRC_1G_RESET_Nf,
    SOC_PHY_GDDR6_EDCf,
    SOC_PHY_GDDR6_EDC_HALF_RATE_ENABLEf,
    SOC_PHY_GDDR6_EDC_HALF_RATE_UI_SELECTf,
    SOC_PHY_GDDR6_EDC_READ_UI_SHIFTf,
    SOC_PHY_GDDR6_EDC_READ_UI_SHIFT_LOAD_VALUEf,
    SOC_PHY_GDDR6_EDC_UI_SHIFTf,
    SOC_PHY_GDDR6_EDC_VALID_RPf,
    SOC_PHY_GDDR6_EDC_VALID_WPf,
    SOC_PHY_GDDR6_EDC_VALID_WR2RD_DELAYf,
    SOC_PHY_GDDR6_EDC_VALID_WR2RD_DELAY_DECf,
    SOC_PHY_GDDR6_EDC_VALID_WR2RD_DELAY_INCf,
    SOC_PHY_GDDR6_EDC_VALID_WR2RD_DELAY_LOAD_VALUEf,
    SOC_PHY_GDDR6_ENABLEf,
    SOC_PHY_GDDR6_EN_EXTERNAL_PHY_2G_WCLKf,
    SOC_PHY_GDDR6_EN_NLDL_CLKOUT_BARf,
    SOC_PHY_GDDR6_EN_VDL_LOAD_VALUEf,
    SOC_PHY_GDDR6_EN_VDL_VALUEf,
    SOC_PHY_GDDR6_EP_VDL_LOAD_VALUEf,
    SOC_PHY_GDDR6_EP_VDL_VALUEf,
    SOC_PHY_GDDR6_FIFO_W2R_MIN_DELAY_2f,
    SOC_PHY_GDDR6_FLEXIBLE_VDL_CAPf,
    SOC_PHY_GDDR6_FREQ_CNTR_FC_RESET_Nf,
    SOC_PHY_GDDR6_FREQ_CNTR_RO_RESET_Nf,
    SOC_PHY_GDDR6_HALF_RATE_MODEf,
    SOC_PHY_GDDR6_IMMEDIATE_UPDATE_THRESHOLDf,
    SOC_PHY_GDDR6_INIT_ACCU_ACTIVEf,
    SOC_PHY_GDDR6_INIT_SEARCH_ACTIVEf,
    SOC_PHY_GDDR6_INIT_SEARCH_COMPLETEf,
    SOC_PHY_GDDR6_INIT_TRACK_ACTIVEf,
    SOC_PHY_GDDR6_INIT_TRACK_OPTIONSf,
    SOC_PHY_GDDR6_INIT_TRACK_TRANSITIONf,
    SOC_PHY_GDDR6_MAJORf,
    SOC_PHY_GDDR6_MANUAL_OVERRIDE_ENf,
    SOC_PHY_GDDR6_MASTER_MODEf,
    SOC_PHY_GDDR6_MAX_VDL_STEPf,
    SOC_PHY_GDDR6_MAX_VDL_VALUEf,
    SOC_PHY_GDDR6_MINORf,
    SOC_PHY_GDDR6_MIN_VDL_STEPf,
    SOC_PHY_GDDR6_MIN_VDL_VALUEf,
    SOC_PHY_GDDR6_NCOMP_CODE_2COREf,
    SOC_PHY_GDDR6_NCOMP_DINf,
    SOC_PHY_GDDR6_NCOMP_ENB_2COREf,
    SOC_PHY_GDDR6_NCOMP_INIT_CODEf,
    SOC_PHY_GDDR6_NDf,
    SOC_PHY_GDDR6_NDONE_2COREf,
    SOC_PHY_GDDR6_NTERMf,
    SOC_PHY_GDDR6_OBS_INTERVALf,
    SOC_PHY_GDDR6_OVERRIDE_ENf,
    SOC_PHY_GDDR6_OVERRIDE_MODEf,
    SOC_PHY_GDDR6_OVERRIDE_VALUEf,
    SOC_PHY_GDDR6_PCOMP_CODE_2COREf,
    SOC_PHY_GDDR6_PCOMP_DINf,
    SOC_PHY_GDDR6_PCOMP_ENB_2COREf,
    SOC_PHY_GDDR6_PCOMP_INIT_CODEf,
    SOC_PHY_GDDR6_PDf,
    SOC_PHY_GDDR6_PDONE_2COREf,
    SOC_PHY_GDDR6_PEAKf,
    SOC_PHY_GDDR6_PHY_1G_RESET_Nf,
    SOC_PHY_GDDR6_PNCOMP_INIT_DIFFf,
    SOC_PHY_GDDR6_POWERSAVE_ENf,
    SOC_PHY_GDDR6_PTERMf,
    SOC_PHY_GDDR6_PULL_UP_OFF_Bf,
    SOC_PHY_GDDR6_PWRDNf,
    SOC_PHY_GDDR6_QDR_MODEf,
    SOC_PHY_GDDR6_RCMD_1f,
    SOC_PHY_GDDR6_RCMD_2f,
    SOC_PHY_GDDR6_RCMD_3f,
    SOC_PHY_GDDR6_RCMD_4f,
    SOC_PHY_GDDR6_RCMD_5f,
    SOC_PHY_GDDR6_RCMD_6f,
    SOC_PHY_GDDR6_RCMD_7f,
    SOC_PHY_GDDR6_RCMD_8f,
    SOC_PHY_GDDR6_RCMD_ADDITIONAL_LATENCYf,
    SOC_PHY_GDDR6_RCMD_SHIFT_ENABLEf,
    SOC_PHY_GDDR6_RDATA_RPf,
    SOC_PHY_GDDR6_RDATA_WPf,
    SOC_PHY_GDDR6_RDATA_WR2RD_DELAYf,
    SOC_PHY_GDDR6_RDATA_WR2RD_DELAY_DECf,
    SOC_PHY_GDDR6_RDATA_WR2RD_DELAY_INCf,
    SOC_PHY_GDDR6_READ_FIFO_RESET_Nf,
    SOC_PHY_GDDR6_REF_EXTf,
    SOC_PHY_GDDR6_REF_SEL_EXTf,
    SOC_PHY_GDDR6_RESCAL_RESET_Nf,
    SOC_PHY_GDDR6_RESERVEDf,
    SOC_PHY_GDDR6_ROLLOVER_AMOUNTf,
    SOC_PHY_GDDR6_ROLLOVER_COUNTf,
    SOC_PHY_GDDR6_ROLLOVER_MODEf,
    SOC_PHY_GDDR6_ROLLOVER_OVERFLOWf,
    SOC_PHY_GDDR6_ROLLOVER_PHASE_GAPf,
    SOC_PHY_GDDR6_RO_OVERFLOWf,
    SOC_PHY_GDDR6_RO_UCOUNTf,
    SOC_PHY_GDDR6_RO_VDL_STEPf,
    SOC_PHY_GDDR6_RXENBf,
    SOC_PHY_GDDR6_RX_BIASf,
    SOC_PHY_GDDR6_SEARCH_ACTIVEf,
    SOC_PHY_GDDR6_SEARCH_ACTIVE_RETRIGGEREDf,
    SOC_PHY_GDDR6_SEARCH_ACTIVE_TIMEOUTf,
    SOC_PHY_GDDR6_SEL_FC_REFCLKf,
    SOC_PHY_GDDR6_START_OBSf,
    SOC_PHY_GDDR6_STATE_0f,
    SOC_PHY_GDDR6_STATE_1f,
    SOC_PHY_GDDR6_STATE_2f,
    SOC_PHY_GDDR6_STATE_3f,
    SOC_PHY_GDDR6_STATE_4f,
    SOC_PHY_GDDR6_STATE_5f,
    SOC_PHY_GDDR6_STATE_6f,
    SOC_PHY_GDDR6_STATE_7f,
    SOC_PHY_GDDR6_STICKY_ERRORf,
    SOC_PHY_GDDR6_SYSTEM_ENABLEf,
    SOC_PHY_GDDR6_TEST_ENf,
    SOC_PHY_GDDR6_TEST_PIN_DIV_SELf,
    SOC_PHY_GDDR6_TRACK_ACTIVEf,
    SOC_PHY_GDDR6_TRACK_ACTIVE_LOSTf,
    SOC_PHY_GDDR6_TRACK_ACTIVE_TIMEOUTf,
    SOC_PHY_GDDR6_UI_SHIFTf,
    SOC_PHY_GDDR6_UPDATE_ENABLE_DELAYf,
    SOC_PHY_GDDR6_UPDATE_MODEf,
    SOC_PHY_GDDR6_VALID_0f,
    SOC_PHY_GDDR6_VALID_1f,
    SOC_PHY_GDDR6_VALID_2f,
    SOC_PHY_GDDR6_VALID_3f,
    SOC_PHY_GDDR6_VALID_4f,
    SOC_PHY_GDDR6_VALID_5f,
    SOC_PHY_GDDR6_VALID_6f,
    SOC_PHY_GDDR6_VALID_7f,
    SOC_PHY_GDDR6_VDL_1G_RESET_Nf,
    SOC_PHY_GDDR6_VDL_LOADf,
    SOC_PHY_GDDR6_VDL_MAX_VALUE_CAPf,
    SOC_PHY_GDDR6_VDL_MIN_VALUE_CAPf,
    SOC_PHY_GDDR6_VDL_SWITCHf,
    SOC_PHY_GDDR6_VDL_UPDATE_GAPf,
    SOC_PHY_GDDR6_W2R_MIN_DELAY_2f,
    SOC_PHY_GDDR6_WCKf,
    SOC_PHY_GDDR6_WRITE_LEVELING_MODEf,
    SOC_PHY_GDDR6_NUM_SOC_FIELDS
} soc_phy_gddr6_fields_t;


/* Register field declarations */
extern soc_field_info_t soc_phy_gddr6_AQ_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_AQ_LDO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_AQ_L_MACRO_RESERVED_REGr_fields[];
extern soc_field_info_t soc_phy_gddr6_AQ_L_MAX_VDL_ADDRr_fields[];
extern soc_field_info_t soc_phy_gddr6_AQ_L_STATUS_MACRO_RESERVEDr_fields[];
extern soc_field_info_t soc_phy_gddr6_COMMON_CK_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_COMMON_MAX_VDL_CKr_fields[];
extern soc_field_info_t soc_phy_gddr6_COMMON_RESCAL_INIT_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_COMMON_RESCAL_OPERATION_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_COMMON_STATUS_RESCALr_fields[];
extern soc_field_info_t soc_phy_gddr6_CONTROL_REGS_FREQ_CNTR_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_CONTROL_REGS_INPUT_SHIFT_CTRLr_fields[];
extern soc_field_info_t soc_phy_gddr6_CONTROL_REGS_READ_FIFO_CTRLr_fields[];
extern soc_field_info_t soc_phy_gddr6_CONTROL_REGS_RESET_CTRLr_fields[];
extern soc_field_info_t soc_phy_gddr6_CONTROL_REGS_REVISIONr_fields[];
extern soc_field_info_t soc_phy_gddr6_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr_fields[];
extern soc_field_info_t soc_phy_gddr6_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr_fields[];
extern soc_field_info_t soc_phy_gddr6_CONTROL_REGS_WRITE_FIFO_CTRLr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_N_VDL_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_OPERATION_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_P_VDL_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_TIMING_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_TRACK_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_UPDATE_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_CDR_VDL_CAP_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_DATA_IO_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_READ_ALIGNMENT_CTRLr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_READ_FSM_CTRLr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCKDNr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_N_VDLr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_OPERATIONr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_P_VDLr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_CDR_TIMINGr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_FIFO_POINTERSr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_STATUS_WRITE_LEVELINGr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_WRITE_LEVELING_CONFIGr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields[];
extern soc_field_info_t soc_phy_gddr6_DQ_BYTE0_WRITE_MAX_VDL_WCKr_fields[];

/* Register list declarations */

#if !defined(SOC_NO_NAMES)
#define SOC_REG_NAME(unit, reg)         soc_reg_name[reg]
#else
#define SOC_REG_NAME(unit, reg)         ""
#endif

#if !defined(SOC_NO_DESC)
#define SOC_FORMAT_DESC(unit, format)         soc_format_desc[format]
#else
#define SOC_FORMAT_DESC(unit, format)         ""
#endif

/*****************************************************************************
 **
 **     REGISTER READ and WRITE MACROS
 */
#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_IO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_AQ_IO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_IO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_AQ_IO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_LDO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_AQ_LDO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_LDO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_AQ_LDO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_L_MACRO_RESERVED_REGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_AQ_L_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_L_MACRO_RESERVED_REGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_AQ_L_MACRO_RESERVED_REGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_ADDRr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_ADDRr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_ADDRr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_ADDRr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_AQ_L_MAX_VDL_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_L_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_AQ_L_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_L_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_AQ_L_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_U_MACRO_RESERVED_REGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_AQ_U_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_U_MACRO_RESERVED_REGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_AQ_U_MACRO_RESERVED_REGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_ADDRr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_ADDRr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_ADDRr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_ADDRr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_AQ_U_MAX_VDL_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_U_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_AQ_U_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_AQ_U_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_AQ_U_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_CK_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_COMMON_CK_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_CK_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_COMMON_CK_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_IO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_COMMON_IO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_IO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_COMMON_IO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_LDO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_COMMON_LDO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_LDO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_COMMON_LDO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_MACRO_RESERVED_REGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_COMMON_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_MACRO_RESERVED_REGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_COMMON_MACRO_RESERVED_REGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_MAX_VDL_CKr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_COMMON_MAX_VDL_CKr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_MAX_VDL_CKr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_COMMON_MAX_VDL_CKr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_RESCAL_INIT_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_COMMON_RESCAL_INIT_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_RESCAL_INIT_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_COMMON_RESCAL_INIT_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_RESCAL_OPERATION_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_COMMON_RESCAL_OPERATION_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_RESCAL_OPERATION_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_COMMON_RESCAL_OPERATION_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_COMMON_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_COMMON_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_STATUS_RESCALr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_COMMON_STATUS_RESCALr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_COMMON_STATUS_RESCALr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_COMMON_STATUS_RESCALr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_FREQ_CNTR_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_FREQ_CNTR_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_FREQ_CNTR_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_FREQ_CNTR_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_INPUT_SHIFT_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_INPUT_SHIFT_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_INPUT_SHIFT_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_INPUT_SHIFT_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_READ_FIFO_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_READ_FIFO_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_READ_FIFO_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_READ_FIFO_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_RESERVED_REGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_RESERVED_REGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_RESERVED_REGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_RESERVED_REGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_RESET_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_RESET_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_RESET_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_RESET_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_REVISIONr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_REVISIONr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_REVISIONr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_REVISIONr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_WRITE_FIFO_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_WRITE_FIFO_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_CONTROL_REGS_WRITE_FIFO_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_CONTROL_REGS_WRITE_FIFO_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_N_VDL_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_N_VDL_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_N_VDL_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_N_VDL_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_OPERATION_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_OPERATION_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_OPERATION_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_OPERATION_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_P_VDL_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_P_VDL_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_P_VDL_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_P_VDL_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TIMING_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TIMING_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TIMING_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TIMING_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TRACK_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TRACK_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TRACK_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_TRACK_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_UPDATE_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_UPDATE_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_UPDATE_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_UPDATE_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_VDL_CAP_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_VDL_CAP_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_VDL_CAP_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_CDR_VDL_CAP_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_DATA_IO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_DATA_IO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_DATA_IO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_DATA_IO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_R_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_R_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_R_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_R_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_W_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_W_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_W_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_LDO_W_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_MACRO_RESERVED_REGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_MACRO_RESERVED_REGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_MACRO_RESERVED_REGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_ALIGNMENT_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_ALIGNMENT_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_ALIGNMENT_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_ALIGNMENT_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_FSM_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_FSM_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_FSM_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_FSM_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDNr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDNr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDNr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDNr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDPr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDPr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDPr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKDPr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKENr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKENr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKENr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKENr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKEPr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKEPr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKEPr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCKEPr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MAX_VDL_RCK_MASTER_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT0r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT0r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT0r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT1r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT1r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT1r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT2r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT2r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT2r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT3r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT3r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT3r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT4r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT4r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT4r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT5r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT5r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT5r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT6r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT6r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT6r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT7r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT7r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_BIT7r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_DBI_Nr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_DBI_Nr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_DBI_Nr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_DBI_Nr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_EDCr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_EDCr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_EDCr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_READ_MIN_VDL_EDCr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DN_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_DP_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EN_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_EP_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_N_VDLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_N_VDLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_N_VDLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_N_VDLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_OPERATIONr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_OPERATIONr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_OPERATIONr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_OPERATIONr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_P_VDLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_P_VDLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_P_VDLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_P_VDLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_TIMINGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_TIMINGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_TIMINGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_CDR_TIMINGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERRORr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_STATESr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_ERROR_VALIDSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_STATESr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_STATESr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_STATESr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_STATESr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_VALIDSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_DATA_VALID_GEN_LAST_VALIDSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_FIFO_POINTERSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_FIFO_POINTERSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_FIFO_POINTERSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_FIFO_POINTERSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_WRITE_LEVELINGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_WRITE_LEVELINGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_WRITE_LEVELINGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_STATUS_WRITE_LEVELINGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_VREF_DAC_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_VREF_DAC_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_VREF_DAC_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_VREF_DAC_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WCK_IO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WCK_IO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WCK_IO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WCK_IO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_LEVELING_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_LEVELING_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_LEVELING_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_LEVELING_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATAr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATAr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATAr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATAr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_DATA_SHADOWr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_WCKr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_WCKr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_WCKr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MAX_VDL_WCKr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT0r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT0r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT0r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT1r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT1r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT1r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT2r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT2r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT2r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT3r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT3r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT3r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT4r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT4r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT4r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT5r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT5r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT5r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT6r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT6r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT6r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT7r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT7r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT7r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_DBI_Nr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_DBI_Nr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_DBI_Nr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_DBI_Nr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_EDCr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_EDCr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_EDCr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE0_WRITE_MIN_VDL_EDCr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_N_VDL_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_N_VDL_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_N_VDL_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_N_VDL_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_OPERATION_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_OPERATION_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_OPERATION_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_OPERATION_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_P_VDL_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_P_VDL_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_P_VDL_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_P_VDL_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TIMING_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TIMING_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TIMING_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TIMING_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TRACK_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TRACK_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TRACK_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_TRACK_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_UPDATE_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_UPDATE_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_UPDATE_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_UPDATE_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_VDL_CAP_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_VDL_CAP_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_VDL_CAP_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_CDR_VDL_CAP_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_DATA_IO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_DATA_IO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_DATA_IO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_DATA_IO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_R_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_R_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_R_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_R_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_W_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_W_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_W_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_LDO_W_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_MACRO_RESERVED_REGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_MACRO_RESERVED_REGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_MACRO_RESERVED_REGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_ALIGNMENT_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_ALIGNMENT_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_ALIGNMENT_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_ALIGNMENT_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_FSM_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_FSM_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_FSM_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_FSM_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDNr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDNr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDNr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDNr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDPr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDPr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDPr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKDPr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKENr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKENr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKENr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKENr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKEPr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKEPr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKEPr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCKEPr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCK_MASTER_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCK_MASTER_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCK_MASTER_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MAX_VDL_RCK_MASTER_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT0r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT0r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT0r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT1r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT1r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT1r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT2r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT2r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT2r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT3r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT3r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT3r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT4r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT4r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT4r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT5r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT5r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT5r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT6r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT6r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT6r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT7r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT7r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_BIT7r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_DBI_Nr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_DBI_Nr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_DBI_Nr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_DBI_Nr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_EDCr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_EDCr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_EDCr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_READ_MIN_VDL_EDCr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DN_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_DP_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EN_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_EP_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_N_VDLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_N_VDLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_N_VDLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_N_VDLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_OPERATIONr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_OPERATIONr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_OPERATIONr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_OPERATIONr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_P_VDLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_P_VDLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_P_VDLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_P_VDLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_TIMINGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_TIMINGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_TIMINGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_CDR_TIMINGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERRORr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERRORr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERRORr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERRORr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_STATESr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_STATESr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_VALIDSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_ERROR_VALIDSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_STATESr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_STATESr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_STATESr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_STATESr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_VALIDSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_DATA_VALID_GEN_LAST_VALIDSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_FIFO_POINTERSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_FIFO_POINTERSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_FIFO_POINTERSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_FIFO_POINTERSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_WRITE_LEVELINGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_WRITE_LEVELINGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_WRITE_LEVELINGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_STATUS_WRITE_LEVELINGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_VREF_DAC_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_VREF_DAC_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_VREF_DAC_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_VREF_DAC_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WCK_IO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WCK_IO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WCK_IO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WCK_IO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_LEVELING_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_LEVELING_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_LEVELING_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_LEVELING_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATAr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATAr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATAr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATAr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_DATA_SHADOWr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_WCKr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_WCKr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_WCKr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MAX_VDL_WCKr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT0r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT0r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT0r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT1r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT1r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT1r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT2r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT2r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT2r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT3r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT3r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT3r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT4r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT4r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT4r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT5r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT5r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT5r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT6r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT6r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT6r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT7r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT7r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT7r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_DBI_Nr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_DBI_Nr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_DBI_Nr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_DBI_Nr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_EDCr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_EDCr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_EDCr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE1_WRITE_MIN_VDL_EDCr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_N_VDL_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_N_VDL_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_N_VDL_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_N_VDL_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_OPERATION_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_OPERATION_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_OPERATION_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_OPERATION_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_P_VDL_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_P_VDL_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_P_VDL_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_P_VDL_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TIMING_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TIMING_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TIMING_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TIMING_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TRACK_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TRACK_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TRACK_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_TRACK_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_UPDATE_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_UPDATE_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_UPDATE_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_UPDATE_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_VDL_CAP_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_VDL_CAP_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_VDL_CAP_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_CDR_VDL_CAP_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_DATA_IO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_DATA_IO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_DATA_IO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_DATA_IO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_R_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_R_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_R_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_R_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_W_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_W_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_W_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_LDO_W_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_MACRO_RESERVED_REGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_MACRO_RESERVED_REGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_MACRO_RESERVED_REGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_ALIGNMENT_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_ALIGNMENT_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_ALIGNMENT_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_ALIGNMENT_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_FSM_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_FSM_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_FSM_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_FSM_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDNr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDNr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDNr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDNr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDPr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDPr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDPr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKDPr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKENr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKENr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKENr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKENr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKEPr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKEPr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKEPr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCKEPr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCK_MASTER_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCK_MASTER_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCK_MASTER_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MAX_VDL_RCK_MASTER_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT0r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT0r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT0r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT1r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT1r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT1r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT2r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT2r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT2r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT3r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT3r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT3r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT4r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT4r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT4r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT5r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT5r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT5r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT6r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT6r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT6r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT7r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT7r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_BIT7r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_DBI_Nr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_DBI_Nr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_DBI_Nr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_DBI_Nr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_EDCr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_EDCr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_EDCr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_READ_MIN_VDL_EDCr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DN_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_DP_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EN_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_EP_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_N_VDLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_N_VDLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_N_VDLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_N_VDLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_OPERATIONr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_OPERATIONr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_OPERATIONr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_OPERATIONr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_P_VDLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_P_VDLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_P_VDLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_P_VDLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_TIMINGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_TIMINGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_TIMINGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_CDR_TIMINGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERRORr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERRORr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERRORr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERRORr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_STATESr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_STATESr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_VALIDSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_ERROR_VALIDSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_STATESr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_STATESr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_STATESr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_STATESr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_VALIDSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_DATA_VALID_GEN_LAST_VALIDSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_FIFO_POINTERSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_FIFO_POINTERSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_FIFO_POINTERSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_FIFO_POINTERSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_WRITE_LEVELINGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_WRITE_LEVELINGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_WRITE_LEVELINGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_STATUS_WRITE_LEVELINGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_VREF_DAC_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_VREF_DAC_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_VREF_DAC_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_VREF_DAC_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WCK_IO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WCK_IO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WCK_IO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WCK_IO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_LEVELING_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_LEVELING_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_LEVELING_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_LEVELING_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATAr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATAr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATAr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATAr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_DATA_SHADOWr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_WCKr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_WCKr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_WCKr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MAX_VDL_WCKr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT0r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT0r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT0r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT1r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT1r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT1r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT2r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT2r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT2r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT3r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT3r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT3r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT4r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT4r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT4r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT5r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT5r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT5r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT6r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT6r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT6r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT7r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT7r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT7r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_DBI_Nr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_DBI_Nr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_DBI_Nr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_DBI_Nr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_EDCr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_EDCr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_EDCr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE2_WRITE_MIN_VDL_EDCr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_N_VDL_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_N_VDL_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_N_VDL_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_N_VDL_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_OPERATION_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_OPERATION_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_OPERATION_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_OPERATION_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_P_VDL_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_P_VDL_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_P_VDL_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_P_VDL_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TIMING_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TIMING_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TIMING_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TIMING_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TRACK_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TRACK_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TRACK_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_TRACK_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_UPDATE_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_UPDATE_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_UPDATE_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_UPDATE_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_VDL_CAP_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_VDL_CAP_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_VDL_CAP_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_CDR_VDL_CAP_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_DATA_IO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_DATA_IO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_DATA_IO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_DATA_IO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_R_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_R_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_R_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_R_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_W_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_W_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_W_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_LDO_W_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_MACRO_RESERVED_REGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_MACRO_RESERVED_REGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_MACRO_RESERVED_REGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_MACRO_RESERVED_REGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_ALIGNMENT_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_ALIGNMENT_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_ALIGNMENT_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_ALIGNMENT_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_FSM_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_FSM_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_FSM_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_FSM_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDNr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDNr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDNr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDNr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDPr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDPr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDPr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKDPr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKENr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKENr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKENr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKENr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKEPr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKEPr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKEPr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCKEPr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCK_MASTER_CTRLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCK_MASTER_CTRLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCK_MASTER_CTRLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MAX_VDL_RCK_MASTER_CTRLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT0r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT0r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT0r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT1r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT1r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT1r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT2r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT2r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT2r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT3r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT3r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT3r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT4r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT4r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT4r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT5r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT5r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT5r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT6r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT6r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT6r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT7r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT7r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_BIT7r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_DBI_Nr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_DBI_Nr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_DBI_Nr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_DBI_Nr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_EDCr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_EDCr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_EDCr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_READ_MIN_VDL_EDCr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DN_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_DP_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EN_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_EP_VDL_STATr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_N_VDLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_N_VDLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_N_VDLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_N_VDLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_OPERATIONr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_OPERATIONr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_OPERATIONr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_OPERATIONr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_P_VDLr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_P_VDLr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_P_VDLr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_P_VDLr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_TIMINGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_TIMINGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_TIMINGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_CDR_TIMINGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERRORr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERRORr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERRORr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERRORr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_LSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_RCMDS_MSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_STATESr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_STATESr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_STATESr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_VALIDSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_VALIDSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_ERROR_VALIDSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_LSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_RCMDS_MSBr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_STATESr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_STATESr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_STATESr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_STATESr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_VALIDSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_VALIDSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_DATA_VALID_GEN_LAST_VALIDSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_FIFO_POINTERSr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_FIFO_POINTERSr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_FIFO_POINTERSr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_FIFO_POINTERSr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_MACRO_RESERVEDr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_MACRO_RESERVEDr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_MACRO_RESERVEDr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_MACRO_RESERVEDr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_WRITE_LEVELINGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_WRITE_LEVELINGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_WRITE_LEVELINGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_STATUS_WRITE_LEVELINGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_VREF_DAC_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_VREF_DAC_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_VREF_DAC_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_VREF_DAC_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WCK_IO_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WCK_IO_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WCK_IO_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WCK_IO_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_LEVELING_CONFIGr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_LEVELING_CONFIGr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_LEVELING_CONFIGr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_LEVELING_CONFIGr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATAr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATAr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATAr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATAr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_DATA_SHADOWr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_WCKr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_WCKr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_WCKr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MAX_VDL_WCKr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT0r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT0r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT0r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT0r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT1r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT1r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT1r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT1r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT2r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT2r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT2r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT2r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT3r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT3r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT3r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT3r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT4r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT4r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT4r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT4r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT5r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT5r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT5r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT5r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT6r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT6r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT6r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT6r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT7r(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT7r, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT7r(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT7r, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_DBI_Nr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_DBI_Nr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_DBI_Nr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_DBI_Nr, instance, rv)

#define READ_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_EDCr(unit, instance, rvp) \
    soc_phy_g6ddrc16_reg32_read(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_EDCr, instance, rvp)
#define WRITE_G6DDRC16_SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_EDCr(unit, instance, rv) \
    soc_phy_g6ddrc16_reg32_write(unit, SOC_PHY_GDDR6_REG_DQ_BYTE3_WRITE_MIN_VDL_EDCr, instance, rv)


#endif
