library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.SomadorParcial_pkg.all;

entity multiplicador is
  Port (
    SW      : in std_logic_vector(3 downto 0);
    produto : out std_logic_vector(3 downto 0)
	 HEX3: out std_logic_vector(0 to 0);
	 HEX5: out std_logic_vector(0 to 0);
	 HEX7: out std_logic_vector(0 to 0);
	 
  );
end multiplicador;

architecture multiplicacao of multiplicador is

  signal s: std_logic_vector(2 downto 0);
  signal c: std_logic;
  signal p: std_logic_vector(3 downto 0);
  signal cin: std_logic := '0'; 

begin

  p(0) <= SW(2) and SW(0);
  s(0) <= SW(3) and SW(0);
  s(1) <= SW(2) and SW(1);
  somador1: somador_parcial port map (
    a => s(0),
    b => s(1),
    cin => cin,
    soma => p(1),
    cout => c
  );
  s(2) <= SW(3) and SW(1);
  somador2: somador_parcial port map (
    a => s(2),
    b => '0',
    cin => c,
    soma => p(2),
    cout => p(3)
  );
  
  produto <= p;
end multiplicacao;
