Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 52865fb4c84b417e9d59247048d8f815 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot andgate32_sim_behav xil_defaultlib.andgate32_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.andgate(Port_Num=8,WIDTH=32)
Compiling module xil_defaultlib.andgate32_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot andgate32_sim_behav
