
pmik2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058a0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  08005960  08005960  00015960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bac  08005bac  00020270  2**0
                  CONTENTS
  4 .ARM          00000008  08005bac  08005bac  00015bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005bb4  08005bb4  00020270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bb4  08005bb4  00015bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005bb8  08005bb8  00015bb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000270  20000000  08005bbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000214  20000270  08005e2c  00020270  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000484  08005e2c  00020484  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020270  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020298  2**0
                  CONTENTS, READONLY
 13 .debug_line   00013fa4  00000000  00000000  000202db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000057  00000000  00000000  0003427f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   000109a7  00000000  00000000  000342d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00002550  00000000  00000000  00044c7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000fa8  00000000  00000000  000471d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bb02  00000000  00000000  00048178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000c41  00000000  00000000  000d3c7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00016668  00000000  00000000  000d48bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003b64  00000000  00000000  000eaf24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000270 	.word	0x20000270
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005948 	.word	0x08005948

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000274 	.word	0x20000274
 8000104:	08005948 	.word	0x08005948

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cfrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0008      	movs	r0, r1
 80003f8:	4661      	mov	r1, ip
 80003fa:	e7ff      	b.n	80003fc <__aeabi_cfcmpeq>

080003fc <__aeabi_cfcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f000 fad3 	bl	80009a8 <__lesf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cfcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_fcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f000 fa5f 	bl	80008d0 <__eqsf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_fcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f000 fac5 	bl	80009a8 <__lesf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_fcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_fcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 fabb 	bl	80009a8 <__lesf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_fcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_fcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 fa6b 	bl	800091c <__gesf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_fcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_fcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 fa61 	bl	800091c <__gesf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_fcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_uldivmod>:
 8000468:	2b00      	cmp	r3, #0
 800046a:	d111      	bne.n	8000490 <__aeabi_uldivmod+0x28>
 800046c:	2a00      	cmp	r2, #0
 800046e:	d10f      	bne.n	8000490 <__aeabi_uldivmod+0x28>
 8000470:	2900      	cmp	r1, #0
 8000472:	d100      	bne.n	8000476 <__aeabi_uldivmod+0xe>
 8000474:	2800      	cmp	r0, #0
 8000476:	d002      	beq.n	800047e <__aeabi_uldivmod+0x16>
 8000478:	2100      	movs	r1, #0
 800047a:	43c9      	mvns	r1, r1
 800047c:	0008      	movs	r0, r1
 800047e:	b407      	push	{r0, r1, r2}
 8000480:	4802      	ldr	r0, [pc, #8]	; (800048c <__aeabi_uldivmod+0x24>)
 8000482:	a102      	add	r1, pc, #8	; (adr r1, 800048c <__aeabi_uldivmod+0x24>)
 8000484:	1840      	adds	r0, r0, r1
 8000486:	9002      	str	r0, [sp, #8]
 8000488:	bd03      	pop	{r0, r1, pc}
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	ffffff65 	.word	0xffffff65
 8000490:	b403      	push	{r0, r1}
 8000492:	4668      	mov	r0, sp
 8000494:	b501      	push	{r0, lr}
 8000496:	9802      	ldr	r0, [sp, #8]
 8000498:	f000 f834 	bl	8000504 <__udivmoddi4>
 800049c:	9b01      	ldr	r3, [sp, #4]
 800049e:	469e      	mov	lr, r3
 80004a0:	b002      	add	sp, #8
 80004a2:	bc0c      	pop	{r2, r3}
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_lmul>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	46ce      	mov	lr, r9
 80004ac:	4699      	mov	r9, r3
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	469c      	mov	ip, r3
 80004b2:	0413      	lsls	r3, r2, #16
 80004b4:	4647      	mov	r7, r8
 80004b6:	0c1b      	lsrs	r3, r3, #16
 80004b8:	001d      	movs	r5, r3
 80004ba:	000e      	movs	r6, r1
 80004bc:	4661      	mov	r1, ip
 80004be:	0404      	lsls	r4, r0, #16
 80004c0:	0c24      	lsrs	r4, r4, #16
 80004c2:	b580      	push	{r7, lr}
 80004c4:	0007      	movs	r7, r0
 80004c6:	0c10      	lsrs	r0, r2, #16
 80004c8:	434b      	muls	r3, r1
 80004ca:	4365      	muls	r5, r4
 80004cc:	4341      	muls	r1, r0
 80004ce:	4360      	muls	r0, r4
 80004d0:	0c2c      	lsrs	r4, r5, #16
 80004d2:	18c0      	adds	r0, r0, r3
 80004d4:	1820      	adds	r0, r4, r0
 80004d6:	468c      	mov	ip, r1
 80004d8:	4283      	cmp	r3, r0
 80004da:	d903      	bls.n	80004e4 <__aeabi_lmul+0x3c>
 80004dc:	2380      	movs	r3, #128	; 0x80
 80004de:	025b      	lsls	r3, r3, #9
 80004e0:	4698      	mov	r8, r3
 80004e2:	44c4      	add	ip, r8
 80004e4:	4649      	mov	r1, r9
 80004e6:	4379      	muls	r1, r7
 80004e8:	4356      	muls	r6, r2
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	042d      	lsls	r5, r5, #16
 80004ee:	0c2d      	lsrs	r5, r5, #16
 80004f0:	1989      	adds	r1, r1, r6
 80004f2:	4463      	add	r3, ip
 80004f4:	0400      	lsls	r0, r0, #16
 80004f6:	1940      	adds	r0, r0, r5
 80004f8:	18c9      	adds	r1, r1, r3
 80004fa:	bcc0      	pop	{r6, r7}
 80004fc:	46b9      	mov	r9, r7
 80004fe:	46b0      	mov	r8, r6
 8000500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000502:	46c0      	nop			; (mov r8, r8)

08000504 <__udivmoddi4>:
 8000504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000506:	4657      	mov	r7, sl
 8000508:	464e      	mov	r6, r9
 800050a:	4645      	mov	r5, r8
 800050c:	46de      	mov	lr, fp
 800050e:	b5e0      	push	{r5, r6, r7, lr}
 8000510:	0004      	movs	r4, r0
 8000512:	000d      	movs	r5, r1
 8000514:	4692      	mov	sl, r2
 8000516:	4699      	mov	r9, r3
 8000518:	b083      	sub	sp, #12
 800051a:	428b      	cmp	r3, r1
 800051c:	d830      	bhi.n	8000580 <__udivmoddi4+0x7c>
 800051e:	d02d      	beq.n	800057c <__udivmoddi4+0x78>
 8000520:	4649      	mov	r1, r9
 8000522:	4650      	mov	r0, sl
 8000524:	f000 fffe 	bl	8001524 <__clzdi2>
 8000528:	0029      	movs	r1, r5
 800052a:	0006      	movs	r6, r0
 800052c:	0020      	movs	r0, r4
 800052e:	f000 fff9 	bl	8001524 <__clzdi2>
 8000532:	1a33      	subs	r3, r6, r0
 8000534:	4698      	mov	r8, r3
 8000536:	3b20      	subs	r3, #32
 8000538:	d434      	bmi.n	80005a4 <__udivmoddi4+0xa0>
 800053a:	469b      	mov	fp, r3
 800053c:	4653      	mov	r3, sl
 800053e:	465a      	mov	r2, fp
 8000540:	4093      	lsls	r3, r2
 8000542:	4642      	mov	r2, r8
 8000544:	001f      	movs	r7, r3
 8000546:	4653      	mov	r3, sl
 8000548:	4093      	lsls	r3, r2
 800054a:	001e      	movs	r6, r3
 800054c:	42af      	cmp	r7, r5
 800054e:	d83b      	bhi.n	80005c8 <__udivmoddi4+0xc4>
 8000550:	42af      	cmp	r7, r5
 8000552:	d100      	bne.n	8000556 <__udivmoddi4+0x52>
 8000554:	e079      	b.n	800064a <__udivmoddi4+0x146>
 8000556:	465b      	mov	r3, fp
 8000558:	1ba4      	subs	r4, r4, r6
 800055a:	41bd      	sbcs	r5, r7
 800055c:	2b00      	cmp	r3, #0
 800055e:	da00      	bge.n	8000562 <__udivmoddi4+0x5e>
 8000560:	e076      	b.n	8000650 <__udivmoddi4+0x14c>
 8000562:	2200      	movs	r2, #0
 8000564:	2300      	movs	r3, #0
 8000566:	9200      	str	r2, [sp, #0]
 8000568:	9301      	str	r3, [sp, #4]
 800056a:	2301      	movs	r3, #1
 800056c:	465a      	mov	r2, fp
 800056e:	4093      	lsls	r3, r2
 8000570:	9301      	str	r3, [sp, #4]
 8000572:	2301      	movs	r3, #1
 8000574:	4642      	mov	r2, r8
 8000576:	4093      	lsls	r3, r2
 8000578:	9300      	str	r3, [sp, #0]
 800057a:	e029      	b.n	80005d0 <__udivmoddi4+0xcc>
 800057c:	4282      	cmp	r2, r0
 800057e:	d9cf      	bls.n	8000520 <__udivmoddi4+0x1c>
 8000580:	2200      	movs	r2, #0
 8000582:	2300      	movs	r3, #0
 8000584:	9200      	str	r2, [sp, #0]
 8000586:	9301      	str	r3, [sp, #4]
 8000588:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <__udivmoddi4+0x8e>
 800058e:	601c      	str	r4, [r3, #0]
 8000590:	605d      	str	r5, [r3, #4]
 8000592:	9800      	ldr	r0, [sp, #0]
 8000594:	9901      	ldr	r1, [sp, #4]
 8000596:	b003      	add	sp, #12
 8000598:	bcf0      	pop	{r4, r5, r6, r7}
 800059a:	46bb      	mov	fp, r7
 800059c:	46b2      	mov	sl, r6
 800059e:	46a9      	mov	r9, r5
 80005a0:	46a0      	mov	r8, r4
 80005a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005a4:	4642      	mov	r2, r8
 80005a6:	469b      	mov	fp, r3
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	4652      	mov	r2, sl
 80005ae:	40da      	lsrs	r2, r3
 80005b0:	4641      	mov	r1, r8
 80005b2:	0013      	movs	r3, r2
 80005b4:	464a      	mov	r2, r9
 80005b6:	408a      	lsls	r2, r1
 80005b8:	0017      	movs	r7, r2
 80005ba:	4642      	mov	r2, r8
 80005bc:	431f      	orrs	r7, r3
 80005be:	4653      	mov	r3, sl
 80005c0:	4093      	lsls	r3, r2
 80005c2:	001e      	movs	r6, r3
 80005c4:	42af      	cmp	r7, r5
 80005c6:	d9c3      	bls.n	8000550 <__udivmoddi4+0x4c>
 80005c8:	2200      	movs	r2, #0
 80005ca:	2300      	movs	r3, #0
 80005cc:	9200      	str	r2, [sp, #0]
 80005ce:	9301      	str	r3, [sp, #4]
 80005d0:	4643      	mov	r3, r8
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d0d8      	beq.n	8000588 <__udivmoddi4+0x84>
 80005d6:	07fb      	lsls	r3, r7, #31
 80005d8:	0872      	lsrs	r2, r6, #1
 80005da:	431a      	orrs	r2, r3
 80005dc:	4646      	mov	r6, r8
 80005de:	087b      	lsrs	r3, r7, #1
 80005e0:	e00e      	b.n	8000600 <__udivmoddi4+0xfc>
 80005e2:	42ab      	cmp	r3, r5
 80005e4:	d101      	bne.n	80005ea <__udivmoddi4+0xe6>
 80005e6:	42a2      	cmp	r2, r4
 80005e8:	d80c      	bhi.n	8000604 <__udivmoddi4+0x100>
 80005ea:	1aa4      	subs	r4, r4, r2
 80005ec:	419d      	sbcs	r5, r3
 80005ee:	2001      	movs	r0, #1
 80005f0:	1924      	adds	r4, r4, r4
 80005f2:	416d      	adcs	r5, r5
 80005f4:	2100      	movs	r1, #0
 80005f6:	3e01      	subs	r6, #1
 80005f8:	1824      	adds	r4, r4, r0
 80005fa:	414d      	adcs	r5, r1
 80005fc:	2e00      	cmp	r6, #0
 80005fe:	d006      	beq.n	800060e <__udivmoddi4+0x10a>
 8000600:	42ab      	cmp	r3, r5
 8000602:	d9ee      	bls.n	80005e2 <__udivmoddi4+0xde>
 8000604:	3e01      	subs	r6, #1
 8000606:	1924      	adds	r4, r4, r4
 8000608:	416d      	adcs	r5, r5
 800060a:	2e00      	cmp	r6, #0
 800060c:	d1f8      	bne.n	8000600 <__udivmoddi4+0xfc>
 800060e:	9800      	ldr	r0, [sp, #0]
 8000610:	9901      	ldr	r1, [sp, #4]
 8000612:	465b      	mov	r3, fp
 8000614:	1900      	adds	r0, r0, r4
 8000616:	4169      	adcs	r1, r5
 8000618:	2b00      	cmp	r3, #0
 800061a:	db24      	blt.n	8000666 <__udivmoddi4+0x162>
 800061c:	002b      	movs	r3, r5
 800061e:	465a      	mov	r2, fp
 8000620:	4644      	mov	r4, r8
 8000622:	40d3      	lsrs	r3, r2
 8000624:	002a      	movs	r2, r5
 8000626:	40e2      	lsrs	r2, r4
 8000628:	001c      	movs	r4, r3
 800062a:	465b      	mov	r3, fp
 800062c:	0015      	movs	r5, r2
 800062e:	2b00      	cmp	r3, #0
 8000630:	db2a      	blt.n	8000688 <__udivmoddi4+0x184>
 8000632:	0026      	movs	r6, r4
 8000634:	409e      	lsls	r6, r3
 8000636:	0033      	movs	r3, r6
 8000638:	0026      	movs	r6, r4
 800063a:	4647      	mov	r7, r8
 800063c:	40be      	lsls	r6, r7
 800063e:	0032      	movs	r2, r6
 8000640:	1a80      	subs	r0, r0, r2
 8000642:	4199      	sbcs	r1, r3
 8000644:	9000      	str	r0, [sp, #0]
 8000646:	9101      	str	r1, [sp, #4]
 8000648:	e79e      	b.n	8000588 <__udivmoddi4+0x84>
 800064a:	42a3      	cmp	r3, r4
 800064c:	d8bc      	bhi.n	80005c8 <__udivmoddi4+0xc4>
 800064e:	e782      	b.n	8000556 <__udivmoddi4+0x52>
 8000650:	4642      	mov	r2, r8
 8000652:	2320      	movs	r3, #32
 8000654:	2100      	movs	r1, #0
 8000656:	1a9b      	subs	r3, r3, r2
 8000658:	2200      	movs	r2, #0
 800065a:	9100      	str	r1, [sp, #0]
 800065c:	9201      	str	r2, [sp, #4]
 800065e:	2201      	movs	r2, #1
 8000660:	40da      	lsrs	r2, r3
 8000662:	9201      	str	r2, [sp, #4]
 8000664:	e785      	b.n	8000572 <__udivmoddi4+0x6e>
 8000666:	4642      	mov	r2, r8
 8000668:	2320      	movs	r3, #32
 800066a:	1a9b      	subs	r3, r3, r2
 800066c:	002a      	movs	r2, r5
 800066e:	4646      	mov	r6, r8
 8000670:	409a      	lsls	r2, r3
 8000672:	0023      	movs	r3, r4
 8000674:	40f3      	lsrs	r3, r6
 8000676:	4644      	mov	r4, r8
 8000678:	4313      	orrs	r3, r2
 800067a:	002a      	movs	r2, r5
 800067c:	40e2      	lsrs	r2, r4
 800067e:	001c      	movs	r4, r3
 8000680:	465b      	mov	r3, fp
 8000682:	0015      	movs	r5, r2
 8000684:	2b00      	cmp	r3, #0
 8000686:	dad4      	bge.n	8000632 <__udivmoddi4+0x12e>
 8000688:	4642      	mov	r2, r8
 800068a:	002f      	movs	r7, r5
 800068c:	2320      	movs	r3, #32
 800068e:	0026      	movs	r6, r4
 8000690:	4097      	lsls	r7, r2
 8000692:	1a9b      	subs	r3, r3, r2
 8000694:	40de      	lsrs	r6, r3
 8000696:	003b      	movs	r3, r7
 8000698:	4333      	orrs	r3, r6
 800069a:	e7cd      	b.n	8000638 <__udivmoddi4+0x134>

0800069c <__aeabi_fdiv>:
 800069c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800069e:	464f      	mov	r7, r9
 80006a0:	4646      	mov	r6, r8
 80006a2:	46d6      	mov	lr, sl
 80006a4:	0245      	lsls	r5, r0, #9
 80006a6:	b5c0      	push	{r6, r7, lr}
 80006a8:	0047      	lsls	r7, r0, #1
 80006aa:	1c0c      	adds	r4, r1, #0
 80006ac:	0a6d      	lsrs	r5, r5, #9
 80006ae:	0e3f      	lsrs	r7, r7, #24
 80006b0:	0fc6      	lsrs	r6, r0, #31
 80006b2:	2f00      	cmp	r7, #0
 80006b4:	d100      	bne.n	80006b8 <__aeabi_fdiv+0x1c>
 80006b6:	e06f      	b.n	8000798 <__aeabi_fdiv+0xfc>
 80006b8:	2fff      	cmp	r7, #255	; 0xff
 80006ba:	d100      	bne.n	80006be <__aeabi_fdiv+0x22>
 80006bc:	e074      	b.n	80007a8 <__aeabi_fdiv+0x10c>
 80006be:	2300      	movs	r3, #0
 80006c0:	2280      	movs	r2, #128	; 0x80
 80006c2:	4699      	mov	r9, r3
 80006c4:	469a      	mov	sl, r3
 80006c6:	00ed      	lsls	r5, r5, #3
 80006c8:	04d2      	lsls	r2, r2, #19
 80006ca:	4315      	orrs	r5, r2
 80006cc:	3f7f      	subs	r7, #127	; 0x7f
 80006ce:	0263      	lsls	r3, r4, #9
 80006d0:	0a5b      	lsrs	r3, r3, #9
 80006d2:	4698      	mov	r8, r3
 80006d4:	0063      	lsls	r3, r4, #1
 80006d6:	0e1b      	lsrs	r3, r3, #24
 80006d8:	0fe4      	lsrs	r4, r4, #31
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d04d      	beq.n	800077a <__aeabi_fdiv+0xde>
 80006de:	2bff      	cmp	r3, #255	; 0xff
 80006e0:	d045      	beq.n	800076e <__aeabi_fdiv+0xd2>
 80006e2:	4642      	mov	r2, r8
 80006e4:	2180      	movs	r1, #128	; 0x80
 80006e6:	00d2      	lsls	r2, r2, #3
 80006e8:	04c9      	lsls	r1, r1, #19
 80006ea:	4311      	orrs	r1, r2
 80006ec:	4688      	mov	r8, r1
 80006ee:	2200      	movs	r2, #0
 80006f0:	3b7f      	subs	r3, #127	; 0x7f
 80006f2:	0031      	movs	r1, r6
 80006f4:	1aff      	subs	r7, r7, r3
 80006f6:	464b      	mov	r3, r9
 80006f8:	4061      	eors	r1, r4
 80006fa:	b2c9      	uxtb	r1, r1
 80006fc:	2b0f      	cmp	r3, #15
 80006fe:	d900      	bls.n	8000702 <__aeabi_fdiv+0x66>
 8000700:	e0b8      	b.n	8000874 <__aeabi_fdiv+0x1d8>
 8000702:	4870      	ldr	r0, [pc, #448]	; (80008c4 <__aeabi_fdiv+0x228>)
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	58c3      	ldr	r3, [r0, r3]
 8000708:	469f      	mov	pc, r3
 800070a:	2300      	movs	r3, #0
 800070c:	4698      	mov	r8, r3
 800070e:	0026      	movs	r6, r4
 8000710:	4645      	mov	r5, r8
 8000712:	4692      	mov	sl, r2
 8000714:	4653      	mov	r3, sl
 8000716:	2b02      	cmp	r3, #2
 8000718:	d100      	bne.n	800071c <__aeabi_fdiv+0x80>
 800071a:	e08d      	b.n	8000838 <__aeabi_fdiv+0x19c>
 800071c:	2b03      	cmp	r3, #3
 800071e:	d100      	bne.n	8000722 <__aeabi_fdiv+0x86>
 8000720:	e0a1      	b.n	8000866 <__aeabi_fdiv+0x1ca>
 8000722:	2b01      	cmp	r3, #1
 8000724:	d018      	beq.n	8000758 <__aeabi_fdiv+0xbc>
 8000726:	003b      	movs	r3, r7
 8000728:	337f      	adds	r3, #127	; 0x7f
 800072a:	2b00      	cmp	r3, #0
 800072c:	dd6d      	ble.n	800080a <__aeabi_fdiv+0x16e>
 800072e:	076a      	lsls	r2, r5, #29
 8000730:	d004      	beq.n	800073c <__aeabi_fdiv+0xa0>
 8000732:	220f      	movs	r2, #15
 8000734:	402a      	ands	r2, r5
 8000736:	2a04      	cmp	r2, #4
 8000738:	d000      	beq.n	800073c <__aeabi_fdiv+0xa0>
 800073a:	3504      	adds	r5, #4
 800073c:	012a      	lsls	r2, r5, #4
 800073e:	d503      	bpl.n	8000748 <__aeabi_fdiv+0xac>
 8000740:	4b61      	ldr	r3, [pc, #388]	; (80008c8 <__aeabi_fdiv+0x22c>)
 8000742:	401d      	ands	r5, r3
 8000744:	003b      	movs	r3, r7
 8000746:	3380      	adds	r3, #128	; 0x80
 8000748:	2bfe      	cmp	r3, #254	; 0xfe
 800074a:	dd00      	ble.n	800074e <__aeabi_fdiv+0xb2>
 800074c:	e074      	b.n	8000838 <__aeabi_fdiv+0x19c>
 800074e:	01aa      	lsls	r2, r5, #6
 8000750:	0a52      	lsrs	r2, r2, #9
 8000752:	b2d8      	uxtb	r0, r3
 8000754:	e002      	b.n	800075c <__aeabi_fdiv+0xc0>
 8000756:	000e      	movs	r6, r1
 8000758:	2000      	movs	r0, #0
 800075a:	2200      	movs	r2, #0
 800075c:	05c0      	lsls	r0, r0, #23
 800075e:	07f6      	lsls	r6, r6, #31
 8000760:	4310      	orrs	r0, r2
 8000762:	4330      	orrs	r0, r6
 8000764:	bce0      	pop	{r5, r6, r7}
 8000766:	46ba      	mov	sl, r7
 8000768:	46b1      	mov	r9, r6
 800076a:	46a8      	mov	r8, r5
 800076c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800076e:	4643      	mov	r3, r8
 8000770:	2b00      	cmp	r3, #0
 8000772:	d13f      	bne.n	80007f4 <__aeabi_fdiv+0x158>
 8000774:	2202      	movs	r2, #2
 8000776:	3fff      	subs	r7, #255	; 0xff
 8000778:	e003      	b.n	8000782 <__aeabi_fdiv+0xe6>
 800077a:	4643      	mov	r3, r8
 800077c:	2b00      	cmp	r3, #0
 800077e:	d12d      	bne.n	80007dc <__aeabi_fdiv+0x140>
 8000780:	2201      	movs	r2, #1
 8000782:	0031      	movs	r1, r6
 8000784:	464b      	mov	r3, r9
 8000786:	4061      	eors	r1, r4
 8000788:	b2c9      	uxtb	r1, r1
 800078a:	4313      	orrs	r3, r2
 800078c:	2b0f      	cmp	r3, #15
 800078e:	d838      	bhi.n	8000802 <__aeabi_fdiv+0x166>
 8000790:	484e      	ldr	r0, [pc, #312]	; (80008cc <__aeabi_fdiv+0x230>)
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	58c3      	ldr	r3, [r0, r3]
 8000796:	469f      	mov	pc, r3
 8000798:	2d00      	cmp	r5, #0
 800079a:	d113      	bne.n	80007c4 <__aeabi_fdiv+0x128>
 800079c:	2304      	movs	r3, #4
 800079e:	4699      	mov	r9, r3
 80007a0:	3b03      	subs	r3, #3
 80007a2:	2700      	movs	r7, #0
 80007a4:	469a      	mov	sl, r3
 80007a6:	e792      	b.n	80006ce <__aeabi_fdiv+0x32>
 80007a8:	2d00      	cmp	r5, #0
 80007aa:	d105      	bne.n	80007b8 <__aeabi_fdiv+0x11c>
 80007ac:	2308      	movs	r3, #8
 80007ae:	4699      	mov	r9, r3
 80007b0:	3b06      	subs	r3, #6
 80007b2:	27ff      	movs	r7, #255	; 0xff
 80007b4:	469a      	mov	sl, r3
 80007b6:	e78a      	b.n	80006ce <__aeabi_fdiv+0x32>
 80007b8:	230c      	movs	r3, #12
 80007ba:	4699      	mov	r9, r3
 80007bc:	3b09      	subs	r3, #9
 80007be:	27ff      	movs	r7, #255	; 0xff
 80007c0:	469a      	mov	sl, r3
 80007c2:	e784      	b.n	80006ce <__aeabi_fdiv+0x32>
 80007c4:	0028      	movs	r0, r5
 80007c6:	f000 fe8f 	bl	80014e8 <__clzsi2>
 80007ca:	2776      	movs	r7, #118	; 0x76
 80007cc:	1f43      	subs	r3, r0, #5
 80007ce:	409d      	lsls	r5, r3
 80007d0:	2300      	movs	r3, #0
 80007d2:	427f      	negs	r7, r7
 80007d4:	4699      	mov	r9, r3
 80007d6:	469a      	mov	sl, r3
 80007d8:	1a3f      	subs	r7, r7, r0
 80007da:	e778      	b.n	80006ce <__aeabi_fdiv+0x32>
 80007dc:	4640      	mov	r0, r8
 80007de:	f000 fe83 	bl	80014e8 <__clzsi2>
 80007e2:	4642      	mov	r2, r8
 80007e4:	1f43      	subs	r3, r0, #5
 80007e6:	409a      	lsls	r2, r3
 80007e8:	2376      	movs	r3, #118	; 0x76
 80007ea:	425b      	negs	r3, r3
 80007ec:	4690      	mov	r8, r2
 80007ee:	1a1b      	subs	r3, r3, r0
 80007f0:	2200      	movs	r2, #0
 80007f2:	e77e      	b.n	80006f2 <__aeabi_fdiv+0x56>
 80007f4:	2303      	movs	r3, #3
 80007f6:	464a      	mov	r2, r9
 80007f8:	431a      	orrs	r2, r3
 80007fa:	4691      	mov	r9, r2
 80007fc:	33fc      	adds	r3, #252	; 0xfc
 80007fe:	2203      	movs	r2, #3
 8000800:	e777      	b.n	80006f2 <__aeabi_fdiv+0x56>
 8000802:	000e      	movs	r6, r1
 8000804:	20ff      	movs	r0, #255	; 0xff
 8000806:	2200      	movs	r2, #0
 8000808:	e7a8      	b.n	800075c <__aeabi_fdiv+0xc0>
 800080a:	2201      	movs	r2, #1
 800080c:	1ad3      	subs	r3, r2, r3
 800080e:	2b1b      	cmp	r3, #27
 8000810:	dca2      	bgt.n	8000758 <__aeabi_fdiv+0xbc>
 8000812:	379e      	adds	r7, #158	; 0x9e
 8000814:	002a      	movs	r2, r5
 8000816:	40bd      	lsls	r5, r7
 8000818:	40da      	lsrs	r2, r3
 800081a:	1e6b      	subs	r3, r5, #1
 800081c:	419d      	sbcs	r5, r3
 800081e:	4315      	orrs	r5, r2
 8000820:	076a      	lsls	r2, r5, #29
 8000822:	d004      	beq.n	800082e <__aeabi_fdiv+0x192>
 8000824:	220f      	movs	r2, #15
 8000826:	402a      	ands	r2, r5
 8000828:	2a04      	cmp	r2, #4
 800082a:	d000      	beq.n	800082e <__aeabi_fdiv+0x192>
 800082c:	3504      	adds	r5, #4
 800082e:	016a      	lsls	r2, r5, #5
 8000830:	d544      	bpl.n	80008bc <__aeabi_fdiv+0x220>
 8000832:	2001      	movs	r0, #1
 8000834:	2200      	movs	r2, #0
 8000836:	e791      	b.n	800075c <__aeabi_fdiv+0xc0>
 8000838:	20ff      	movs	r0, #255	; 0xff
 800083a:	2200      	movs	r2, #0
 800083c:	e78e      	b.n	800075c <__aeabi_fdiv+0xc0>
 800083e:	2280      	movs	r2, #128	; 0x80
 8000840:	2600      	movs	r6, #0
 8000842:	20ff      	movs	r0, #255	; 0xff
 8000844:	03d2      	lsls	r2, r2, #15
 8000846:	e789      	b.n	800075c <__aeabi_fdiv+0xc0>
 8000848:	2300      	movs	r3, #0
 800084a:	4698      	mov	r8, r3
 800084c:	2280      	movs	r2, #128	; 0x80
 800084e:	03d2      	lsls	r2, r2, #15
 8000850:	4215      	tst	r5, r2
 8000852:	d008      	beq.n	8000866 <__aeabi_fdiv+0x1ca>
 8000854:	4643      	mov	r3, r8
 8000856:	4213      	tst	r3, r2
 8000858:	d105      	bne.n	8000866 <__aeabi_fdiv+0x1ca>
 800085a:	431a      	orrs	r2, r3
 800085c:	0252      	lsls	r2, r2, #9
 800085e:	0026      	movs	r6, r4
 8000860:	20ff      	movs	r0, #255	; 0xff
 8000862:	0a52      	lsrs	r2, r2, #9
 8000864:	e77a      	b.n	800075c <__aeabi_fdiv+0xc0>
 8000866:	2280      	movs	r2, #128	; 0x80
 8000868:	03d2      	lsls	r2, r2, #15
 800086a:	432a      	orrs	r2, r5
 800086c:	0252      	lsls	r2, r2, #9
 800086e:	20ff      	movs	r0, #255	; 0xff
 8000870:	0a52      	lsrs	r2, r2, #9
 8000872:	e773      	b.n	800075c <__aeabi_fdiv+0xc0>
 8000874:	4642      	mov	r2, r8
 8000876:	016b      	lsls	r3, r5, #5
 8000878:	0155      	lsls	r5, r2, #5
 800087a:	42ab      	cmp	r3, r5
 800087c:	d21a      	bcs.n	80008b4 <__aeabi_fdiv+0x218>
 800087e:	201b      	movs	r0, #27
 8000880:	2200      	movs	r2, #0
 8000882:	3f01      	subs	r7, #1
 8000884:	2601      	movs	r6, #1
 8000886:	001c      	movs	r4, r3
 8000888:	0052      	lsls	r2, r2, #1
 800088a:	005b      	lsls	r3, r3, #1
 800088c:	2c00      	cmp	r4, #0
 800088e:	db01      	blt.n	8000894 <__aeabi_fdiv+0x1f8>
 8000890:	429d      	cmp	r5, r3
 8000892:	d801      	bhi.n	8000898 <__aeabi_fdiv+0x1fc>
 8000894:	1b5b      	subs	r3, r3, r5
 8000896:	4332      	orrs	r2, r6
 8000898:	3801      	subs	r0, #1
 800089a:	2800      	cmp	r0, #0
 800089c:	d1f3      	bne.n	8000886 <__aeabi_fdiv+0x1ea>
 800089e:	1e58      	subs	r0, r3, #1
 80008a0:	4183      	sbcs	r3, r0
 80008a2:	4313      	orrs	r3, r2
 80008a4:	001d      	movs	r5, r3
 80008a6:	003b      	movs	r3, r7
 80008a8:	337f      	adds	r3, #127	; 0x7f
 80008aa:	000e      	movs	r6, r1
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	dd00      	ble.n	80008b2 <__aeabi_fdiv+0x216>
 80008b0:	e73d      	b.n	800072e <__aeabi_fdiv+0x92>
 80008b2:	e7aa      	b.n	800080a <__aeabi_fdiv+0x16e>
 80008b4:	201a      	movs	r0, #26
 80008b6:	2201      	movs	r2, #1
 80008b8:	1b5b      	subs	r3, r3, r5
 80008ba:	e7e3      	b.n	8000884 <__aeabi_fdiv+0x1e8>
 80008bc:	01aa      	lsls	r2, r5, #6
 80008be:	2000      	movs	r0, #0
 80008c0:	0a52      	lsrs	r2, r2, #9
 80008c2:	e74b      	b.n	800075c <__aeabi_fdiv+0xc0>
 80008c4:	08005a58 	.word	0x08005a58
 80008c8:	f7ffffff 	.word	0xf7ffffff
 80008cc:	08005a98 	.word	0x08005a98

080008d0 <__eqsf2>:
 80008d0:	b570      	push	{r4, r5, r6, lr}
 80008d2:	0042      	lsls	r2, r0, #1
 80008d4:	0245      	lsls	r5, r0, #9
 80008d6:	024e      	lsls	r6, r1, #9
 80008d8:	004c      	lsls	r4, r1, #1
 80008da:	0fc3      	lsrs	r3, r0, #31
 80008dc:	0a6d      	lsrs	r5, r5, #9
 80008de:	2001      	movs	r0, #1
 80008e0:	0e12      	lsrs	r2, r2, #24
 80008e2:	0a76      	lsrs	r6, r6, #9
 80008e4:	0e24      	lsrs	r4, r4, #24
 80008e6:	0fc9      	lsrs	r1, r1, #31
 80008e8:	2aff      	cmp	r2, #255	; 0xff
 80008ea:	d006      	beq.n	80008fa <__eqsf2+0x2a>
 80008ec:	2cff      	cmp	r4, #255	; 0xff
 80008ee:	d003      	beq.n	80008f8 <__eqsf2+0x28>
 80008f0:	42a2      	cmp	r2, r4
 80008f2:	d101      	bne.n	80008f8 <__eqsf2+0x28>
 80008f4:	42b5      	cmp	r5, r6
 80008f6:	d006      	beq.n	8000906 <__eqsf2+0x36>
 80008f8:	bd70      	pop	{r4, r5, r6, pc}
 80008fa:	2d00      	cmp	r5, #0
 80008fc:	d1fc      	bne.n	80008f8 <__eqsf2+0x28>
 80008fe:	2cff      	cmp	r4, #255	; 0xff
 8000900:	d1fa      	bne.n	80008f8 <__eqsf2+0x28>
 8000902:	2e00      	cmp	r6, #0
 8000904:	d1f8      	bne.n	80008f8 <__eqsf2+0x28>
 8000906:	428b      	cmp	r3, r1
 8000908:	d006      	beq.n	8000918 <__eqsf2+0x48>
 800090a:	2001      	movs	r0, #1
 800090c:	2a00      	cmp	r2, #0
 800090e:	d1f3      	bne.n	80008f8 <__eqsf2+0x28>
 8000910:	0028      	movs	r0, r5
 8000912:	1e43      	subs	r3, r0, #1
 8000914:	4198      	sbcs	r0, r3
 8000916:	e7ef      	b.n	80008f8 <__eqsf2+0x28>
 8000918:	2000      	movs	r0, #0
 800091a:	e7ed      	b.n	80008f8 <__eqsf2+0x28>

0800091c <__gesf2>:
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	0042      	lsls	r2, r0, #1
 8000920:	0245      	lsls	r5, r0, #9
 8000922:	024e      	lsls	r6, r1, #9
 8000924:	004c      	lsls	r4, r1, #1
 8000926:	0fc3      	lsrs	r3, r0, #31
 8000928:	0a6d      	lsrs	r5, r5, #9
 800092a:	0e12      	lsrs	r2, r2, #24
 800092c:	0a76      	lsrs	r6, r6, #9
 800092e:	0e24      	lsrs	r4, r4, #24
 8000930:	0fc8      	lsrs	r0, r1, #31
 8000932:	2aff      	cmp	r2, #255	; 0xff
 8000934:	d01b      	beq.n	800096e <__gesf2+0x52>
 8000936:	2cff      	cmp	r4, #255	; 0xff
 8000938:	d00e      	beq.n	8000958 <__gesf2+0x3c>
 800093a:	2a00      	cmp	r2, #0
 800093c:	d11b      	bne.n	8000976 <__gesf2+0x5a>
 800093e:	2c00      	cmp	r4, #0
 8000940:	d101      	bne.n	8000946 <__gesf2+0x2a>
 8000942:	2e00      	cmp	r6, #0
 8000944:	d01c      	beq.n	8000980 <__gesf2+0x64>
 8000946:	2d00      	cmp	r5, #0
 8000948:	d00c      	beq.n	8000964 <__gesf2+0x48>
 800094a:	4283      	cmp	r3, r0
 800094c:	d01c      	beq.n	8000988 <__gesf2+0x6c>
 800094e:	2102      	movs	r1, #2
 8000950:	1e58      	subs	r0, r3, #1
 8000952:	4008      	ands	r0, r1
 8000954:	3801      	subs	r0, #1
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	2e00      	cmp	r6, #0
 800095a:	d122      	bne.n	80009a2 <__gesf2+0x86>
 800095c:	2a00      	cmp	r2, #0
 800095e:	d1f4      	bne.n	800094a <__gesf2+0x2e>
 8000960:	2d00      	cmp	r5, #0
 8000962:	d1f2      	bne.n	800094a <__gesf2+0x2e>
 8000964:	2800      	cmp	r0, #0
 8000966:	d1f6      	bne.n	8000956 <__gesf2+0x3a>
 8000968:	2001      	movs	r0, #1
 800096a:	4240      	negs	r0, r0
 800096c:	e7f3      	b.n	8000956 <__gesf2+0x3a>
 800096e:	2d00      	cmp	r5, #0
 8000970:	d117      	bne.n	80009a2 <__gesf2+0x86>
 8000972:	2cff      	cmp	r4, #255	; 0xff
 8000974:	d0f0      	beq.n	8000958 <__gesf2+0x3c>
 8000976:	2c00      	cmp	r4, #0
 8000978:	d1e7      	bne.n	800094a <__gesf2+0x2e>
 800097a:	2e00      	cmp	r6, #0
 800097c:	d1e5      	bne.n	800094a <__gesf2+0x2e>
 800097e:	e7e6      	b.n	800094e <__gesf2+0x32>
 8000980:	2000      	movs	r0, #0
 8000982:	2d00      	cmp	r5, #0
 8000984:	d0e7      	beq.n	8000956 <__gesf2+0x3a>
 8000986:	e7e2      	b.n	800094e <__gesf2+0x32>
 8000988:	42a2      	cmp	r2, r4
 800098a:	dc05      	bgt.n	8000998 <__gesf2+0x7c>
 800098c:	dbea      	blt.n	8000964 <__gesf2+0x48>
 800098e:	42b5      	cmp	r5, r6
 8000990:	d802      	bhi.n	8000998 <__gesf2+0x7c>
 8000992:	d3e7      	bcc.n	8000964 <__gesf2+0x48>
 8000994:	2000      	movs	r0, #0
 8000996:	e7de      	b.n	8000956 <__gesf2+0x3a>
 8000998:	4243      	negs	r3, r0
 800099a:	4158      	adcs	r0, r3
 800099c:	0040      	lsls	r0, r0, #1
 800099e:	3801      	subs	r0, #1
 80009a0:	e7d9      	b.n	8000956 <__gesf2+0x3a>
 80009a2:	2002      	movs	r0, #2
 80009a4:	4240      	negs	r0, r0
 80009a6:	e7d6      	b.n	8000956 <__gesf2+0x3a>

080009a8 <__lesf2>:
 80009a8:	b570      	push	{r4, r5, r6, lr}
 80009aa:	0042      	lsls	r2, r0, #1
 80009ac:	0245      	lsls	r5, r0, #9
 80009ae:	024e      	lsls	r6, r1, #9
 80009b0:	004c      	lsls	r4, r1, #1
 80009b2:	0fc3      	lsrs	r3, r0, #31
 80009b4:	0a6d      	lsrs	r5, r5, #9
 80009b6:	0e12      	lsrs	r2, r2, #24
 80009b8:	0a76      	lsrs	r6, r6, #9
 80009ba:	0e24      	lsrs	r4, r4, #24
 80009bc:	0fc8      	lsrs	r0, r1, #31
 80009be:	2aff      	cmp	r2, #255	; 0xff
 80009c0:	d00b      	beq.n	80009da <__lesf2+0x32>
 80009c2:	2cff      	cmp	r4, #255	; 0xff
 80009c4:	d00d      	beq.n	80009e2 <__lesf2+0x3a>
 80009c6:	2a00      	cmp	r2, #0
 80009c8:	d11f      	bne.n	8000a0a <__lesf2+0x62>
 80009ca:	2c00      	cmp	r4, #0
 80009cc:	d116      	bne.n	80009fc <__lesf2+0x54>
 80009ce:	2e00      	cmp	r6, #0
 80009d0:	d114      	bne.n	80009fc <__lesf2+0x54>
 80009d2:	2000      	movs	r0, #0
 80009d4:	2d00      	cmp	r5, #0
 80009d6:	d010      	beq.n	80009fa <__lesf2+0x52>
 80009d8:	e009      	b.n	80009ee <__lesf2+0x46>
 80009da:	2d00      	cmp	r5, #0
 80009dc:	d10c      	bne.n	80009f8 <__lesf2+0x50>
 80009de:	2cff      	cmp	r4, #255	; 0xff
 80009e0:	d113      	bne.n	8000a0a <__lesf2+0x62>
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	d108      	bne.n	80009f8 <__lesf2+0x50>
 80009e6:	2a00      	cmp	r2, #0
 80009e8:	d008      	beq.n	80009fc <__lesf2+0x54>
 80009ea:	4283      	cmp	r3, r0
 80009ec:	d012      	beq.n	8000a14 <__lesf2+0x6c>
 80009ee:	2102      	movs	r1, #2
 80009f0:	1e58      	subs	r0, r3, #1
 80009f2:	4008      	ands	r0, r1
 80009f4:	3801      	subs	r0, #1
 80009f6:	e000      	b.n	80009fa <__lesf2+0x52>
 80009f8:	2002      	movs	r0, #2
 80009fa:	bd70      	pop	{r4, r5, r6, pc}
 80009fc:	2d00      	cmp	r5, #0
 80009fe:	d1f4      	bne.n	80009ea <__lesf2+0x42>
 8000a00:	2800      	cmp	r0, #0
 8000a02:	d1fa      	bne.n	80009fa <__lesf2+0x52>
 8000a04:	2001      	movs	r0, #1
 8000a06:	4240      	negs	r0, r0
 8000a08:	e7f7      	b.n	80009fa <__lesf2+0x52>
 8000a0a:	2c00      	cmp	r4, #0
 8000a0c:	d1ed      	bne.n	80009ea <__lesf2+0x42>
 8000a0e:	2e00      	cmp	r6, #0
 8000a10:	d1eb      	bne.n	80009ea <__lesf2+0x42>
 8000a12:	e7ec      	b.n	80009ee <__lesf2+0x46>
 8000a14:	42a2      	cmp	r2, r4
 8000a16:	dc05      	bgt.n	8000a24 <__lesf2+0x7c>
 8000a18:	dbf2      	blt.n	8000a00 <__lesf2+0x58>
 8000a1a:	42b5      	cmp	r5, r6
 8000a1c:	d802      	bhi.n	8000a24 <__lesf2+0x7c>
 8000a1e:	d3ef      	bcc.n	8000a00 <__lesf2+0x58>
 8000a20:	2000      	movs	r0, #0
 8000a22:	e7ea      	b.n	80009fa <__lesf2+0x52>
 8000a24:	4243      	negs	r3, r0
 8000a26:	4158      	adcs	r0, r3
 8000a28:	0040      	lsls	r0, r0, #1
 8000a2a:	3801      	subs	r0, #1
 8000a2c:	e7e5      	b.n	80009fa <__lesf2+0x52>
 8000a2e:	46c0      	nop			; (mov r8, r8)

08000a30 <__aeabi_fmul>:
 8000a30:	0243      	lsls	r3, r0, #9
 8000a32:	0a5b      	lsrs	r3, r3, #9
 8000a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a36:	464f      	mov	r7, r9
 8000a38:	4646      	mov	r6, r8
 8000a3a:	4699      	mov	r9, r3
 8000a3c:	46d6      	mov	lr, sl
 8000a3e:	0fc3      	lsrs	r3, r0, #31
 8000a40:	0045      	lsls	r5, r0, #1
 8000a42:	4698      	mov	r8, r3
 8000a44:	b5c0      	push	{r6, r7, lr}
 8000a46:	464b      	mov	r3, r9
 8000a48:	1c0f      	adds	r7, r1, #0
 8000a4a:	0e2d      	lsrs	r5, r5, #24
 8000a4c:	d100      	bne.n	8000a50 <__aeabi_fmul+0x20>
 8000a4e:	e0cb      	b.n	8000be8 <__aeabi_fmul+0x1b8>
 8000a50:	2dff      	cmp	r5, #255	; 0xff
 8000a52:	d100      	bne.n	8000a56 <__aeabi_fmul+0x26>
 8000a54:	e0cf      	b.n	8000bf6 <__aeabi_fmul+0x1c6>
 8000a56:	2280      	movs	r2, #128	; 0x80
 8000a58:	00db      	lsls	r3, r3, #3
 8000a5a:	04d2      	lsls	r2, r2, #19
 8000a5c:	431a      	orrs	r2, r3
 8000a5e:	2300      	movs	r3, #0
 8000a60:	4691      	mov	r9, r2
 8000a62:	2600      	movs	r6, #0
 8000a64:	469a      	mov	sl, r3
 8000a66:	3d7f      	subs	r5, #127	; 0x7f
 8000a68:	027c      	lsls	r4, r7, #9
 8000a6a:	007b      	lsls	r3, r7, #1
 8000a6c:	0a64      	lsrs	r4, r4, #9
 8000a6e:	0e1b      	lsrs	r3, r3, #24
 8000a70:	0fff      	lsrs	r7, r7, #31
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d100      	bne.n	8000a78 <__aeabi_fmul+0x48>
 8000a76:	e0a9      	b.n	8000bcc <__aeabi_fmul+0x19c>
 8000a78:	2bff      	cmp	r3, #255	; 0xff
 8000a7a:	d011      	beq.n	8000aa0 <__aeabi_fmul+0x70>
 8000a7c:	2280      	movs	r2, #128	; 0x80
 8000a7e:	00e4      	lsls	r4, r4, #3
 8000a80:	04d2      	lsls	r2, r2, #19
 8000a82:	4314      	orrs	r4, r2
 8000a84:	4642      	mov	r2, r8
 8000a86:	3b7f      	subs	r3, #127	; 0x7f
 8000a88:	195b      	adds	r3, r3, r5
 8000a8a:	407a      	eors	r2, r7
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	b2d2      	uxtb	r2, r2
 8000a90:	1c5d      	adds	r5, r3, #1
 8000a92:	2e0a      	cmp	r6, #10
 8000a94:	dd13      	ble.n	8000abe <__aeabi_fmul+0x8e>
 8000a96:	003a      	movs	r2, r7
 8000a98:	2e0b      	cmp	r6, #11
 8000a9a:	d047      	beq.n	8000b2c <__aeabi_fmul+0xfc>
 8000a9c:	4647      	mov	r7, r8
 8000a9e:	e03f      	b.n	8000b20 <__aeabi_fmul+0xf0>
 8000aa0:	002b      	movs	r3, r5
 8000aa2:	33ff      	adds	r3, #255	; 0xff
 8000aa4:	2c00      	cmp	r4, #0
 8000aa6:	d11e      	bne.n	8000ae6 <__aeabi_fmul+0xb6>
 8000aa8:	2202      	movs	r2, #2
 8000aaa:	4316      	orrs	r6, r2
 8000aac:	4642      	mov	r2, r8
 8000aae:	3501      	adds	r5, #1
 8000ab0:	407a      	eors	r2, r7
 8000ab2:	b2d2      	uxtb	r2, r2
 8000ab4:	35ff      	adds	r5, #255	; 0xff
 8000ab6:	2e0a      	cmp	r6, #10
 8000ab8:	dd00      	ble.n	8000abc <__aeabi_fmul+0x8c>
 8000aba:	e0e4      	b.n	8000c86 <__aeabi_fmul+0x256>
 8000abc:	2002      	movs	r0, #2
 8000abe:	2e02      	cmp	r6, #2
 8000ac0:	dc1c      	bgt.n	8000afc <__aeabi_fmul+0xcc>
 8000ac2:	3e01      	subs	r6, #1
 8000ac4:	2e01      	cmp	r6, #1
 8000ac6:	d842      	bhi.n	8000b4e <__aeabi_fmul+0x11e>
 8000ac8:	2802      	cmp	r0, #2
 8000aca:	d03d      	beq.n	8000b48 <__aeabi_fmul+0x118>
 8000acc:	2801      	cmp	r0, #1
 8000ace:	d166      	bne.n	8000b9e <__aeabi_fmul+0x16e>
 8000ad0:	2000      	movs	r0, #0
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	05c0      	lsls	r0, r0, #23
 8000ad6:	4308      	orrs	r0, r1
 8000ad8:	07d2      	lsls	r2, r2, #31
 8000ada:	4310      	orrs	r0, r2
 8000adc:	bce0      	pop	{r5, r6, r7}
 8000ade:	46ba      	mov	sl, r7
 8000ae0:	46b1      	mov	r9, r6
 8000ae2:	46a8      	mov	r8, r5
 8000ae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ae6:	2203      	movs	r2, #3
 8000ae8:	4316      	orrs	r6, r2
 8000aea:	4642      	mov	r2, r8
 8000aec:	3501      	adds	r5, #1
 8000aee:	407a      	eors	r2, r7
 8000af0:	b2d2      	uxtb	r2, r2
 8000af2:	35ff      	adds	r5, #255	; 0xff
 8000af4:	2e0a      	cmp	r6, #10
 8000af6:	dd00      	ble.n	8000afa <__aeabi_fmul+0xca>
 8000af8:	e0e4      	b.n	8000cc4 <__aeabi_fmul+0x294>
 8000afa:	2003      	movs	r0, #3
 8000afc:	2101      	movs	r1, #1
 8000afe:	40b1      	lsls	r1, r6
 8000b00:	26a6      	movs	r6, #166	; 0xa6
 8000b02:	00f6      	lsls	r6, r6, #3
 8000b04:	4231      	tst	r1, r6
 8000b06:	d10a      	bne.n	8000b1e <__aeabi_fmul+0xee>
 8000b08:	2690      	movs	r6, #144	; 0x90
 8000b0a:	00b6      	lsls	r6, r6, #2
 8000b0c:	4231      	tst	r1, r6
 8000b0e:	d116      	bne.n	8000b3e <__aeabi_fmul+0x10e>
 8000b10:	3eb9      	subs	r6, #185	; 0xb9
 8000b12:	3eff      	subs	r6, #255	; 0xff
 8000b14:	420e      	tst	r6, r1
 8000b16:	d01a      	beq.n	8000b4e <__aeabi_fmul+0x11e>
 8000b18:	46a1      	mov	r9, r4
 8000b1a:	4682      	mov	sl, r0
 8000b1c:	e000      	b.n	8000b20 <__aeabi_fmul+0xf0>
 8000b1e:	0017      	movs	r7, r2
 8000b20:	4653      	mov	r3, sl
 8000b22:	003a      	movs	r2, r7
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	d00f      	beq.n	8000b48 <__aeabi_fmul+0x118>
 8000b28:	464c      	mov	r4, r9
 8000b2a:	4650      	mov	r0, sl
 8000b2c:	2803      	cmp	r0, #3
 8000b2e:	d1cd      	bne.n	8000acc <__aeabi_fmul+0x9c>
 8000b30:	2180      	movs	r1, #128	; 0x80
 8000b32:	03c9      	lsls	r1, r1, #15
 8000b34:	4321      	orrs	r1, r4
 8000b36:	0249      	lsls	r1, r1, #9
 8000b38:	20ff      	movs	r0, #255	; 0xff
 8000b3a:	0a49      	lsrs	r1, r1, #9
 8000b3c:	e7ca      	b.n	8000ad4 <__aeabi_fmul+0xa4>
 8000b3e:	2180      	movs	r1, #128	; 0x80
 8000b40:	2200      	movs	r2, #0
 8000b42:	20ff      	movs	r0, #255	; 0xff
 8000b44:	03c9      	lsls	r1, r1, #15
 8000b46:	e7c5      	b.n	8000ad4 <__aeabi_fmul+0xa4>
 8000b48:	20ff      	movs	r0, #255	; 0xff
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	e7c2      	b.n	8000ad4 <__aeabi_fmul+0xa4>
 8000b4e:	0c20      	lsrs	r0, r4, #16
 8000b50:	4649      	mov	r1, r9
 8000b52:	0424      	lsls	r4, r4, #16
 8000b54:	0c24      	lsrs	r4, r4, #16
 8000b56:	0027      	movs	r7, r4
 8000b58:	0c0e      	lsrs	r6, r1, #16
 8000b5a:	0409      	lsls	r1, r1, #16
 8000b5c:	0c09      	lsrs	r1, r1, #16
 8000b5e:	4374      	muls	r4, r6
 8000b60:	434f      	muls	r7, r1
 8000b62:	4346      	muls	r6, r0
 8000b64:	4348      	muls	r0, r1
 8000b66:	0c39      	lsrs	r1, r7, #16
 8000b68:	1900      	adds	r0, r0, r4
 8000b6a:	1809      	adds	r1, r1, r0
 8000b6c:	428c      	cmp	r4, r1
 8000b6e:	d903      	bls.n	8000b78 <__aeabi_fmul+0x148>
 8000b70:	2080      	movs	r0, #128	; 0x80
 8000b72:	0240      	lsls	r0, r0, #9
 8000b74:	4684      	mov	ip, r0
 8000b76:	4466      	add	r6, ip
 8000b78:	043f      	lsls	r7, r7, #16
 8000b7a:	0408      	lsls	r0, r1, #16
 8000b7c:	0c3f      	lsrs	r7, r7, #16
 8000b7e:	19c0      	adds	r0, r0, r7
 8000b80:	0184      	lsls	r4, r0, #6
 8000b82:	1e67      	subs	r7, r4, #1
 8000b84:	41bc      	sbcs	r4, r7
 8000b86:	0c09      	lsrs	r1, r1, #16
 8000b88:	0e80      	lsrs	r0, r0, #26
 8000b8a:	1989      	adds	r1, r1, r6
 8000b8c:	4304      	orrs	r4, r0
 8000b8e:	0189      	lsls	r1, r1, #6
 8000b90:	430c      	orrs	r4, r1
 8000b92:	0109      	lsls	r1, r1, #4
 8000b94:	d571      	bpl.n	8000c7a <__aeabi_fmul+0x24a>
 8000b96:	2301      	movs	r3, #1
 8000b98:	0861      	lsrs	r1, r4, #1
 8000b9a:	401c      	ands	r4, r3
 8000b9c:	430c      	orrs	r4, r1
 8000b9e:	002b      	movs	r3, r5
 8000ba0:	337f      	adds	r3, #127	; 0x7f
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	dd51      	ble.n	8000c4a <__aeabi_fmul+0x21a>
 8000ba6:	0761      	lsls	r1, r4, #29
 8000ba8:	d004      	beq.n	8000bb4 <__aeabi_fmul+0x184>
 8000baa:	210f      	movs	r1, #15
 8000bac:	4021      	ands	r1, r4
 8000bae:	2904      	cmp	r1, #4
 8000bb0:	d000      	beq.n	8000bb4 <__aeabi_fmul+0x184>
 8000bb2:	3404      	adds	r4, #4
 8000bb4:	0121      	lsls	r1, r4, #4
 8000bb6:	d503      	bpl.n	8000bc0 <__aeabi_fmul+0x190>
 8000bb8:	4b43      	ldr	r3, [pc, #268]	; (8000cc8 <__aeabi_fmul+0x298>)
 8000bba:	401c      	ands	r4, r3
 8000bbc:	002b      	movs	r3, r5
 8000bbe:	3380      	adds	r3, #128	; 0x80
 8000bc0:	2bfe      	cmp	r3, #254	; 0xfe
 8000bc2:	dcc1      	bgt.n	8000b48 <__aeabi_fmul+0x118>
 8000bc4:	01a1      	lsls	r1, r4, #6
 8000bc6:	0a49      	lsrs	r1, r1, #9
 8000bc8:	b2d8      	uxtb	r0, r3
 8000bca:	e783      	b.n	8000ad4 <__aeabi_fmul+0xa4>
 8000bcc:	2c00      	cmp	r4, #0
 8000bce:	d12c      	bne.n	8000c2a <__aeabi_fmul+0x1fa>
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	4642      	mov	r2, r8
 8000bd4:	431e      	orrs	r6, r3
 8000bd6:	002b      	movs	r3, r5
 8000bd8:	407a      	eors	r2, r7
 8000bda:	2001      	movs	r0, #1
 8000bdc:	b2d2      	uxtb	r2, r2
 8000bde:	1c5d      	adds	r5, r3, #1
 8000be0:	2e0a      	cmp	r6, #10
 8000be2:	dd00      	ble.n	8000be6 <__aeabi_fmul+0x1b6>
 8000be4:	e757      	b.n	8000a96 <__aeabi_fmul+0x66>
 8000be6:	e76a      	b.n	8000abe <__aeabi_fmul+0x8e>
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d110      	bne.n	8000c0e <__aeabi_fmul+0x1de>
 8000bec:	2301      	movs	r3, #1
 8000bee:	2604      	movs	r6, #4
 8000bf0:	2500      	movs	r5, #0
 8000bf2:	469a      	mov	sl, r3
 8000bf4:	e738      	b.n	8000a68 <__aeabi_fmul+0x38>
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d104      	bne.n	8000c04 <__aeabi_fmul+0x1d4>
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	2608      	movs	r6, #8
 8000bfe:	25ff      	movs	r5, #255	; 0xff
 8000c00:	469a      	mov	sl, r3
 8000c02:	e731      	b.n	8000a68 <__aeabi_fmul+0x38>
 8000c04:	2303      	movs	r3, #3
 8000c06:	260c      	movs	r6, #12
 8000c08:	25ff      	movs	r5, #255	; 0xff
 8000c0a:	469a      	mov	sl, r3
 8000c0c:	e72c      	b.n	8000a68 <__aeabi_fmul+0x38>
 8000c0e:	4648      	mov	r0, r9
 8000c10:	f000 fc6a 	bl	80014e8 <__clzsi2>
 8000c14:	464a      	mov	r2, r9
 8000c16:	1f43      	subs	r3, r0, #5
 8000c18:	2576      	movs	r5, #118	; 0x76
 8000c1a:	409a      	lsls	r2, r3
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	426d      	negs	r5, r5
 8000c20:	4691      	mov	r9, r2
 8000c22:	2600      	movs	r6, #0
 8000c24:	469a      	mov	sl, r3
 8000c26:	1a2d      	subs	r5, r5, r0
 8000c28:	e71e      	b.n	8000a68 <__aeabi_fmul+0x38>
 8000c2a:	0020      	movs	r0, r4
 8000c2c:	f000 fc5c 	bl	80014e8 <__clzsi2>
 8000c30:	4642      	mov	r2, r8
 8000c32:	1f43      	subs	r3, r0, #5
 8000c34:	409c      	lsls	r4, r3
 8000c36:	1a2b      	subs	r3, r5, r0
 8000c38:	3b76      	subs	r3, #118	; 0x76
 8000c3a:	407a      	eors	r2, r7
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	b2d2      	uxtb	r2, r2
 8000c40:	1c5d      	adds	r5, r3, #1
 8000c42:	2e0a      	cmp	r6, #10
 8000c44:	dd00      	ble.n	8000c48 <__aeabi_fmul+0x218>
 8000c46:	e726      	b.n	8000a96 <__aeabi_fmul+0x66>
 8000c48:	e739      	b.n	8000abe <__aeabi_fmul+0x8e>
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	1acb      	subs	r3, r1, r3
 8000c4e:	2b1b      	cmp	r3, #27
 8000c50:	dd00      	ble.n	8000c54 <__aeabi_fmul+0x224>
 8000c52:	e73d      	b.n	8000ad0 <__aeabi_fmul+0xa0>
 8000c54:	359e      	adds	r5, #158	; 0x9e
 8000c56:	0021      	movs	r1, r4
 8000c58:	40ac      	lsls	r4, r5
 8000c5a:	40d9      	lsrs	r1, r3
 8000c5c:	1e63      	subs	r3, r4, #1
 8000c5e:	419c      	sbcs	r4, r3
 8000c60:	4321      	orrs	r1, r4
 8000c62:	074b      	lsls	r3, r1, #29
 8000c64:	d004      	beq.n	8000c70 <__aeabi_fmul+0x240>
 8000c66:	230f      	movs	r3, #15
 8000c68:	400b      	ands	r3, r1
 8000c6a:	2b04      	cmp	r3, #4
 8000c6c:	d000      	beq.n	8000c70 <__aeabi_fmul+0x240>
 8000c6e:	3104      	adds	r1, #4
 8000c70:	014b      	lsls	r3, r1, #5
 8000c72:	d504      	bpl.n	8000c7e <__aeabi_fmul+0x24e>
 8000c74:	2001      	movs	r0, #1
 8000c76:	2100      	movs	r1, #0
 8000c78:	e72c      	b.n	8000ad4 <__aeabi_fmul+0xa4>
 8000c7a:	001d      	movs	r5, r3
 8000c7c:	e78f      	b.n	8000b9e <__aeabi_fmul+0x16e>
 8000c7e:	0189      	lsls	r1, r1, #6
 8000c80:	2000      	movs	r0, #0
 8000c82:	0a49      	lsrs	r1, r1, #9
 8000c84:	e726      	b.n	8000ad4 <__aeabi_fmul+0xa4>
 8000c86:	2302      	movs	r3, #2
 8000c88:	2e0f      	cmp	r6, #15
 8000c8a:	d10c      	bne.n	8000ca6 <__aeabi_fmul+0x276>
 8000c8c:	2180      	movs	r1, #128	; 0x80
 8000c8e:	464b      	mov	r3, r9
 8000c90:	03c9      	lsls	r1, r1, #15
 8000c92:	420b      	tst	r3, r1
 8000c94:	d00d      	beq.n	8000cb2 <__aeabi_fmul+0x282>
 8000c96:	420c      	tst	r4, r1
 8000c98:	d10b      	bne.n	8000cb2 <__aeabi_fmul+0x282>
 8000c9a:	4321      	orrs	r1, r4
 8000c9c:	0249      	lsls	r1, r1, #9
 8000c9e:	003a      	movs	r2, r7
 8000ca0:	20ff      	movs	r0, #255	; 0xff
 8000ca2:	0a49      	lsrs	r1, r1, #9
 8000ca4:	e716      	b.n	8000ad4 <__aeabi_fmul+0xa4>
 8000ca6:	2e0b      	cmp	r6, #11
 8000ca8:	d000      	beq.n	8000cac <__aeabi_fmul+0x27c>
 8000caa:	e6f7      	b.n	8000a9c <__aeabi_fmul+0x6c>
 8000cac:	46a1      	mov	r9, r4
 8000cae:	469a      	mov	sl, r3
 8000cb0:	e736      	b.n	8000b20 <__aeabi_fmul+0xf0>
 8000cb2:	2180      	movs	r1, #128	; 0x80
 8000cb4:	464b      	mov	r3, r9
 8000cb6:	03c9      	lsls	r1, r1, #15
 8000cb8:	4319      	orrs	r1, r3
 8000cba:	0249      	lsls	r1, r1, #9
 8000cbc:	4642      	mov	r2, r8
 8000cbe:	20ff      	movs	r0, #255	; 0xff
 8000cc0:	0a49      	lsrs	r1, r1, #9
 8000cc2:	e707      	b.n	8000ad4 <__aeabi_fmul+0xa4>
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	e7df      	b.n	8000c88 <__aeabi_fmul+0x258>
 8000cc8:	f7ffffff 	.word	0xf7ffffff

08000ccc <__aeabi_f2iz>:
 8000ccc:	0241      	lsls	r1, r0, #9
 8000cce:	0042      	lsls	r2, r0, #1
 8000cd0:	0fc3      	lsrs	r3, r0, #31
 8000cd2:	0a49      	lsrs	r1, r1, #9
 8000cd4:	2000      	movs	r0, #0
 8000cd6:	0e12      	lsrs	r2, r2, #24
 8000cd8:	2a7e      	cmp	r2, #126	; 0x7e
 8000cda:	dd03      	ble.n	8000ce4 <__aeabi_f2iz+0x18>
 8000cdc:	2a9d      	cmp	r2, #157	; 0x9d
 8000cde:	dd02      	ble.n	8000ce6 <__aeabi_f2iz+0x1a>
 8000ce0:	4a09      	ldr	r2, [pc, #36]	; (8000d08 <__aeabi_f2iz+0x3c>)
 8000ce2:	1898      	adds	r0, r3, r2
 8000ce4:	4770      	bx	lr
 8000ce6:	2080      	movs	r0, #128	; 0x80
 8000ce8:	0400      	lsls	r0, r0, #16
 8000cea:	4301      	orrs	r1, r0
 8000cec:	2a95      	cmp	r2, #149	; 0x95
 8000cee:	dc07      	bgt.n	8000d00 <__aeabi_f2iz+0x34>
 8000cf0:	2096      	movs	r0, #150	; 0x96
 8000cf2:	1a82      	subs	r2, r0, r2
 8000cf4:	40d1      	lsrs	r1, r2
 8000cf6:	4248      	negs	r0, r1
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d1f3      	bne.n	8000ce4 <__aeabi_f2iz+0x18>
 8000cfc:	0008      	movs	r0, r1
 8000cfe:	e7f1      	b.n	8000ce4 <__aeabi_f2iz+0x18>
 8000d00:	3a96      	subs	r2, #150	; 0x96
 8000d02:	4091      	lsls	r1, r2
 8000d04:	e7f7      	b.n	8000cf6 <__aeabi_f2iz+0x2a>
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	7fffffff 	.word	0x7fffffff

08000d0c <__aeabi_i2f>:
 8000d0c:	b570      	push	{r4, r5, r6, lr}
 8000d0e:	2800      	cmp	r0, #0
 8000d10:	d013      	beq.n	8000d3a <__aeabi_i2f+0x2e>
 8000d12:	17c3      	asrs	r3, r0, #31
 8000d14:	18c5      	adds	r5, r0, r3
 8000d16:	405d      	eors	r5, r3
 8000d18:	0fc4      	lsrs	r4, r0, #31
 8000d1a:	0028      	movs	r0, r5
 8000d1c:	f000 fbe4 	bl	80014e8 <__clzsi2>
 8000d20:	239e      	movs	r3, #158	; 0x9e
 8000d22:	0001      	movs	r1, r0
 8000d24:	1a1b      	subs	r3, r3, r0
 8000d26:	2b96      	cmp	r3, #150	; 0x96
 8000d28:	dc0f      	bgt.n	8000d4a <__aeabi_i2f+0x3e>
 8000d2a:	2808      	cmp	r0, #8
 8000d2c:	d031      	beq.n	8000d92 <__aeabi_i2f+0x86>
 8000d2e:	3908      	subs	r1, #8
 8000d30:	408d      	lsls	r5, r1
 8000d32:	026d      	lsls	r5, r5, #9
 8000d34:	0a6d      	lsrs	r5, r5, #9
 8000d36:	b2d8      	uxtb	r0, r3
 8000d38:	e002      	b.n	8000d40 <__aeabi_i2f+0x34>
 8000d3a:	2400      	movs	r4, #0
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	2500      	movs	r5, #0
 8000d40:	05c0      	lsls	r0, r0, #23
 8000d42:	4328      	orrs	r0, r5
 8000d44:	07e4      	lsls	r4, r4, #31
 8000d46:	4320      	orrs	r0, r4
 8000d48:	bd70      	pop	{r4, r5, r6, pc}
 8000d4a:	2b99      	cmp	r3, #153	; 0x99
 8000d4c:	dd0c      	ble.n	8000d68 <__aeabi_i2f+0x5c>
 8000d4e:	2205      	movs	r2, #5
 8000d50:	1a12      	subs	r2, r2, r0
 8000d52:	0028      	movs	r0, r5
 8000d54:	40d0      	lsrs	r0, r2
 8000d56:	0002      	movs	r2, r0
 8000d58:	0008      	movs	r0, r1
 8000d5a:	301b      	adds	r0, #27
 8000d5c:	4085      	lsls	r5, r0
 8000d5e:	0028      	movs	r0, r5
 8000d60:	1e45      	subs	r5, r0, #1
 8000d62:	41a8      	sbcs	r0, r5
 8000d64:	4302      	orrs	r2, r0
 8000d66:	0015      	movs	r5, r2
 8000d68:	2905      	cmp	r1, #5
 8000d6a:	dc16      	bgt.n	8000d9a <__aeabi_i2f+0x8e>
 8000d6c:	002a      	movs	r2, r5
 8000d6e:	480f      	ldr	r0, [pc, #60]	; (8000dac <__aeabi_i2f+0xa0>)
 8000d70:	4002      	ands	r2, r0
 8000d72:	076e      	lsls	r6, r5, #29
 8000d74:	d009      	beq.n	8000d8a <__aeabi_i2f+0x7e>
 8000d76:	260f      	movs	r6, #15
 8000d78:	4035      	ands	r5, r6
 8000d7a:	2d04      	cmp	r5, #4
 8000d7c:	d005      	beq.n	8000d8a <__aeabi_i2f+0x7e>
 8000d7e:	3204      	adds	r2, #4
 8000d80:	0155      	lsls	r5, r2, #5
 8000d82:	d502      	bpl.n	8000d8a <__aeabi_i2f+0x7e>
 8000d84:	239f      	movs	r3, #159	; 0x9f
 8000d86:	4002      	ands	r2, r0
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	0192      	lsls	r2, r2, #6
 8000d8c:	0a55      	lsrs	r5, r2, #9
 8000d8e:	b2d8      	uxtb	r0, r3
 8000d90:	e7d6      	b.n	8000d40 <__aeabi_i2f+0x34>
 8000d92:	026d      	lsls	r5, r5, #9
 8000d94:	2096      	movs	r0, #150	; 0x96
 8000d96:	0a6d      	lsrs	r5, r5, #9
 8000d98:	e7d2      	b.n	8000d40 <__aeabi_i2f+0x34>
 8000d9a:	1f4a      	subs	r2, r1, #5
 8000d9c:	4095      	lsls	r5, r2
 8000d9e:	002a      	movs	r2, r5
 8000da0:	4802      	ldr	r0, [pc, #8]	; (8000dac <__aeabi_i2f+0xa0>)
 8000da2:	4002      	ands	r2, r0
 8000da4:	076e      	lsls	r6, r5, #29
 8000da6:	d0f0      	beq.n	8000d8a <__aeabi_i2f+0x7e>
 8000da8:	e7e5      	b.n	8000d76 <__aeabi_i2f+0x6a>
 8000daa:	46c0      	nop			; (mov r8, r8)
 8000dac:	fbffffff 	.word	0xfbffffff

08000db0 <__aeabi_ddiv>:
 8000db0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000db2:	4657      	mov	r7, sl
 8000db4:	464e      	mov	r6, r9
 8000db6:	4645      	mov	r5, r8
 8000db8:	46de      	mov	lr, fp
 8000dba:	b5e0      	push	{r5, r6, r7, lr}
 8000dbc:	030c      	lsls	r4, r1, #12
 8000dbe:	001f      	movs	r7, r3
 8000dc0:	004b      	lsls	r3, r1, #1
 8000dc2:	4681      	mov	r9, r0
 8000dc4:	4692      	mov	sl, r2
 8000dc6:	0005      	movs	r5, r0
 8000dc8:	b085      	sub	sp, #20
 8000dca:	0b24      	lsrs	r4, r4, #12
 8000dcc:	0d5b      	lsrs	r3, r3, #21
 8000dce:	0fce      	lsrs	r6, r1, #31
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d100      	bne.n	8000dd6 <__aeabi_ddiv+0x26>
 8000dd4:	e152      	b.n	800107c <__aeabi_ddiv+0x2cc>
 8000dd6:	4ad2      	ldr	r2, [pc, #840]	; (8001120 <__aeabi_ddiv+0x370>)
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d100      	bne.n	8000dde <__aeabi_ddiv+0x2e>
 8000ddc:	e16e      	b.n	80010bc <__aeabi_ddiv+0x30c>
 8000dde:	0f42      	lsrs	r2, r0, #29
 8000de0:	00e4      	lsls	r4, r4, #3
 8000de2:	4314      	orrs	r4, r2
 8000de4:	2280      	movs	r2, #128	; 0x80
 8000de6:	0412      	lsls	r2, r2, #16
 8000de8:	4322      	orrs	r2, r4
 8000dea:	4690      	mov	r8, r2
 8000dec:	4acd      	ldr	r2, [pc, #820]	; (8001124 <__aeabi_ddiv+0x374>)
 8000dee:	00c5      	lsls	r5, r0, #3
 8000df0:	4693      	mov	fp, r2
 8000df2:	449b      	add	fp, r3
 8000df4:	2300      	movs	r3, #0
 8000df6:	4699      	mov	r9, r3
 8000df8:	9300      	str	r3, [sp, #0]
 8000dfa:	033c      	lsls	r4, r7, #12
 8000dfc:	007b      	lsls	r3, r7, #1
 8000dfe:	4650      	mov	r0, sl
 8000e00:	0b24      	lsrs	r4, r4, #12
 8000e02:	0d5b      	lsrs	r3, r3, #21
 8000e04:	0fff      	lsrs	r7, r7, #31
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d100      	bne.n	8000e0c <__aeabi_ddiv+0x5c>
 8000e0a:	e11a      	b.n	8001042 <__aeabi_ddiv+0x292>
 8000e0c:	4ac4      	ldr	r2, [pc, #784]	; (8001120 <__aeabi_ddiv+0x370>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d100      	bne.n	8000e14 <__aeabi_ddiv+0x64>
 8000e12:	e15e      	b.n	80010d2 <__aeabi_ddiv+0x322>
 8000e14:	0f42      	lsrs	r2, r0, #29
 8000e16:	00e4      	lsls	r4, r4, #3
 8000e18:	4322      	orrs	r2, r4
 8000e1a:	2480      	movs	r4, #128	; 0x80
 8000e1c:	0424      	lsls	r4, r4, #16
 8000e1e:	4314      	orrs	r4, r2
 8000e20:	4ac0      	ldr	r2, [pc, #768]	; (8001124 <__aeabi_ddiv+0x374>)
 8000e22:	00c1      	lsls	r1, r0, #3
 8000e24:	4694      	mov	ip, r2
 8000e26:	465a      	mov	r2, fp
 8000e28:	4463      	add	r3, ip
 8000e2a:	1ad3      	subs	r3, r2, r3
 8000e2c:	469b      	mov	fp, r3
 8000e2e:	2000      	movs	r0, #0
 8000e30:	0033      	movs	r3, r6
 8000e32:	407b      	eors	r3, r7
 8000e34:	469a      	mov	sl, r3
 8000e36:	464b      	mov	r3, r9
 8000e38:	2b0f      	cmp	r3, #15
 8000e3a:	d827      	bhi.n	8000e8c <__aeabi_ddiv+0xdc>
 8000e3c:	4aba      	ldr	r2, [pc, #744]	; (8001128 <__aeabi_ddiv+0x378>)
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	58d3      	ldr	r3, [r2, r3]
 8000e42:	469f      	mov	pc, r3
 8000e44:	46b2      	mov	sl, r6
 8000e46:	9b00      	ldr	r3, [sp, #0]
 8000e48:	2b02      	cmp	r3, #2
 8000e4a:	d016      	beq.n	8000e7a <__aeabi_ddiv+0xca>
 8000e4c:	2b03      	cmp	r3, #3
 8000e4e:	d100      	bne.n	8000e52 <__aeabi_ddiv+0xa2>
 8000e50:	e287      	b.n	8001362 <__aeabi_ddiv+0x5b2>
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d000      	beq.n	8000e58 <__aeabi_ddiv+0xa8>
 8000e56:	e0d5      	b.n	8001004 <__aeabi_ddiv+0x254>
 8000e58:	2300      	movs	r3, #0
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2500      	movs	r5, #0
 8000e5e:	051b      	lsls	r3, r3, #20
 8000e60:	4313      	orrs	r3, r2
 8000e62:	4652      	mov	r2, sl
 8000e64:	07d2      	lsls	r2, r2, #31
 8000e66:	4313      	orrs	r3, r2
 8000e68:	0028      	movs	r0, r5
 8000e6a:	0019      	movs	r1, r3
 8000e6c:	b005      	add	sp, #20
 8000e6e:	bcf0      	pop	{r4, r5, r6, r7}
 8000e70:	46bb      	mov	fp, r7
 8000e72:	46b2      	mov	sl, r6
 8000e74:	46a9      	mov	r9, r5
 8000e76:	46a0      	mov	r8, r4
 8000e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2500      	movs	r5, #0
 8000e7e:	4ba8      	ldr	r3, [pc, #672]	; (8001120 <__aeabi_ddiv+0x370>)
 8000e80:	e7ed      	b.n	8000e5e <__aeabi_ddiv+0xae>
 8000e82:	46ba      	mov	sl, r7
 8000e84:	46a0      	mov	r8, r4
 8000e86:	000d      	movs	r5, r1
 8000e88:	9000      	str	r0, [sp, #0]
 8000e8a:	e7dc      	b.n	8000e46 <__aeabi_ddiv+0x96>
 8000e8c:	4544      	cmp	r4, r8
 8000e8e:	d200      	bcs.n	8000e92 <__aeabi_ddiv+0xe2>
 8000e90:	e1c4      	b.n	800121c <__aeabi_ddiv+0x46c>
 8000e92:	d100      	bne.n	8000e96 <__aeabi_ddiv+0xe6>
 8000e94:	e1bf      	b.n	8001216 <__aeabi_ddiv+0x466>
 8000e96:	2301      	movs	r3, #1
 8000e98:	425b      	negs	r3, r3
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	002e      	movs	r6, r5
 8000e9e:	4640      	mov	r0, r8
 8000ea0:	2500      	movs	r5, #0
 8000ea2:	44e3      	add	fp, ip
 8000ea4:	0223      	lsls	r3, r4, #8
 8000ea6:	0e0c      	lsrs	r4, r1, #24
 8000ea8:	431c      	orrs	r4, r3
 8000eaa:	0c1b      	lsrs	r3, r3, #16
 8000eac:	4699      	mov	r9, r3
 8000eae:	0423      	lsls	r3, r4, #16
 8000eb0:	020a      	lsls	r2, r1, #8
 8000eb2:	0c1f      	lsrs	r7, r3, #16
 8000eb4:	4649      	mov	r1, r9
 8000eb6:	9200      	str	r2, [sp, #0]
 8000eb8:	9701      	str	r7, [sp, #4]
 8000eba:	f7ff f9ab 	bl	8000214 <__aeabi_uidivmod>
 8000ebe:	0002      	movs	r2, r0
 8000ec0:	437a      	muls	r2, r7
 8000ec2:	040b      	lsls	r3, r1, #16
 8000ec4:	0c31      	lsrs	r1, r6, #16
 8000ec6:	4680      	mov	r8, r0
 8000ec8:	4319      	orrs	r1, r3
 8000eca:	428a      	cmp	r2, r1
 8000ecc:	d907      	bls.n	8000ede <__aeabi_ddiv+0x12e>
 8000ece:	2301      	movs	r3, #1
 8000ed0:	425b      	negs	r3, r3
 8000ed2:	469c      	mov	ip, r3
 8000ed4:	1909      	adds	r1, r1, r4
 8000ed6:	44e0      	add	r8, ip
 8000ed8:	428c      	cmp	r4, r1
 8000eda:	d800      	bhi.n	8000ede <__aeabi_ddiv+0x12e>
 8000edc:	e201      	b.n	80012e2 <__aeabi_ddiv+0x532>
 8000ede:	1a88      	subs	r0, r1, r2
 8000ee0:	4649      	mov	r1, r9
 8000ee2:	f7ff f997 	bl	8000214 <__aeabi_uidivmod>
 8000ee6:	9a01      	ldr	r2, [sp, #4]
 8000ee8:	0436      	lsls	r6, r6, #16
 8000eea:	4342      	muls	r2, r0
 8000eec:	0409      	lsls	r1, r1, #16
 8000eee:	0c36      	lsrs	r6, r6, #16
 8000ef0:	0003      	movs	r3, r0
 8000ef2:	430e      	orrs	r6, r1
 8000ef4:	42b2      	cmp	r2, r6
 8000ef6:	d904      	bls.n	8000f02 <__aeabi_ddiv+0x152>
 8000ef8:	1936      	adds	r6, r6, r4
 8000efa:	3b01      	subs	r3, #1
 8000efc:	42b4      	cmp	r4, r6
 8000efe:	d800      	bhi.n	8000f02 <__aeabi_ddiv+0x152>
 8000f00:	e1e9      	b.n	80012d6 <__aeabi_ddiv+0x526>
 8000f02:	1ab0      	subs	r0, r6, r2
 8000f04:	4642      	mov	r2, r8
 8000f06:	9e00      	ldr	r6, [sp, #0]
 8000f08:	0412      	lsls	r2, r2, #16
 8000f0a:	431a      	orrs	r2, r3
 8000f0c:	0c33      	lsrs	r3, r6, #16
 8000f0e:	001f      	movs	r7, r3
 8000f10:	0c11      	lsrs	r1, r2, #16
 8000f12:	4690      	mov	r8, r2
 8000f14:	9302      	str	r3, [sp, #8]
 8000f16:	0413      	lsls	r3, r2, #16
 8000f18:	0432      	lsls	r2, r6, #16
 8000f1a:	0c16      	lsrs	r6, r2, #16
 8000f1c:	0032      	movs	r2, r6
 8000f1e:	0c1b      	lsrs	r3, r3, #16
 8000f20:	435a      	muls	r2, r3
 8000f22:	9603      	str	r6, [sp, #12]
 8000f24:	437b      	muls	r3, r7
 8000f26:	434e      	muls	r6, r1
 8000f28:	4379      	muls	r1, r7
 8000f2a:	0c17      	lsrs	r7, r2, #16
 8000f2c:	46bc      	mov	ip, r7
 8000f2e:	199b      	adds	r3, r3, r6
 8000f30:	4463      	add	r3, ip
 8000f32:	429e      	cmp	r6, r3
 8000f34:	d903      	bls.n	8000f3e <__aeabi_ddiv+0x18e>
 8000f36:	2680      	movs	r6, #128	; 0x80
 8000f38:	0276      	lsls	r6, r6, #9
 8000f3a:	46b4      	mov	ip, r6
 8000f3c:	4461      	add	r1, ip
 8000f3e:	0c1e      	lsrs	r6, r3, #16
 8000f40:	1871      	adds	r1, r6, r1
 8000f42:	0416      	lsls	r6, r2, #16
 8000f44:	041b      	lsls	r3, r3, #16
 8000f46:	0c36      	lsrs	r6, r6, #16
 8000f48:	199e      	adds	r6, r3, r6
 8000f4a:	4288      	cmp	r0, r1
 8000f4c:	d302      	bcc.n	8000f54 <__aeabi_ddiv+0x1a4>
 8000f4e:	d112      	bne.n	8000f76 <__aeabi_ddiv+0x1c6>
 8000f50:	42b5      	cmp	r5, r6
 8000f52:	d210      	bcs.n	8000f76 <__aeabi_ddiv+0x1c6>
 8000f54:	4643      	mov	r3, r8
 8000f56:	1e5a      	subs	r2, r3, #1
 8000f58:	9b00      	ldr	r3, [sp, #0]
 8000f5a:	469c      	mov	ip, r3
 8000f5c:	4465      	add	r5, ip
 8000f5e:	001f      	movs	r7, r3
 8000f60:	429d      	cmp	r5, r3
 8000f62:	419b      	sbcs	r3, r3
 8000f64:	425b      	negs	r3, r3
 8000f66:	191b      	adds	r3, r3, r4
 8000f68:	18c0      	adds	r0, r0, r3
 8000f6a:	4284      	cmp	r4, r0
 8000f6c:	d200      	bcs.n	8000f70 <__aeabi_ddiv+0x1c0>
 8000f6e:	e19e      	b.n	80012ae <__aeabi_ddiv+0x4fe>
 8000f70:	d100      	bne.n	8000f74 <__aeabi_ddiv+0x1c4>
 8000f72:	e199      	b.n	80012a8 <__aeabi_ddiv+0x4f8>
 8000f74:	4690      	mov	r8, r2
 8000f76:	1bae      	subs	r6, r5, r6
 8000f78:	42b5      	cmp	r5, r6
 8000f7a:	41ad      	sbcs	r5, r5
 8000f7c:	1a40      	subs	r0, r0, r1
 8000f7e:	426d      	negs	r5, r5
 8000f80:	1b40      	subs	r0, r0, r5
 8000f82:	4284      	cmp	r4, r0
 8000f84:	d100      	bne.n	8000f88 <__aeabi_ddiv+0x1d8>
 8000f86:	e1d2      	b.n	800132e <__aeabi_ddiv+0x57e>
 8000f88:	4649      	mov	r1, r9
 8000f8a:	f7ff f943 	bl	8000214 <__aeabi_uidivmod>
 8000f8e:	9a01      	ldr	r2, [sp, #4]
 8000f90:	040b      	lsls	r3, r1, #16
 8000f92:	4342      	muls	r2, r0
 8000f94:	0c31      	lsrs	r1, r6, #16
 8000f96:	0005      	movs	r5, r0
 8000f98:	4319      	orrs	r1, r3
 8000f9a:	428a      	cmp	r2, r1
 8000f9c:	d900      	bls.n	8000fa0 <__aeabi_ddiv+0x1f0>
 8000f9e:	e16c      	b.n	800127a <__aeabi_ddiv+0x4ca>
 8000fa0:	1a88      	subs	r0, r1, r2
 8000fa2:	4649      	mov	r1, r9
 8000fa4:	f7ff f936 	bl	8000214 <__aeabi_uidivmod>
 8000fa8:	9a01      	ldr	r2, [sp, #4]
 8000faa:	0436      	lsls	r6, r6, #16
 8000fac:	4342      	muls	r2, r0
 8000fae:	0409      	lsls	r1, r1, #16
 8000fb0:	0c36      	lsrs	r6, r6, #16
 8000fb2:	0003      	movs	r3, r0
 8000fb4:	430e      	orrs	r6, r1
 8000fb6:	42b2      	cmp	r2, r6
 8000fb8:	d900      	bls.n	8000fbc <__aeabi_ddiv+0x20c>
 8000fba:	e153      	b.n	8001264 <__aeabi_ddiv+0x4b4>
 8000fbc:	9803      	ldr	r0, [sp, #12]
 8000fbe:	1ab6      	subs	r6, r6, r2
 8000fc0:	0002      	movs	r2, r0
 8000fc2:	042d      	lsls	r5, r5, #16
 8000fc4:	431d      	orrs	r5, r3
 8000fc6:	9f02      	ldr	r7, [sp, #8]
 8000fc8:	042b      	lsls	r3, r5, #16
 8000fca:	0c1b      	lsrs	r3, r3, #16
 8000fcc:	435a      	muls	r2, r3
 8000fce:	437b      	muls	r3, r7
 8000fd0:	469c      	mov	ip, r3
 8000fd2:	0c29      	lsrs	r1, r5, #16
 8000fd4:	4348      	muls	r0, r1
 8000fd6:	0c13      	lsrs	r3, r2, #16
 8000fd8:	4484      	add	ip, r0
 8000fda:	4463      	add	r3, ip
 8000fdc:	4379      	muls	r1, r7
 8000fde:	4298      	cmp	r0, r3
 8000fe0:	d903      	bls.n	8000fea <__aeabi_ddiv+0x23a>
 8000fe2:	2080      	movs	r0, #128	; 0x80
 8000fe4:	0240      	lsls	r0, r0, #9
 8000fe6:	4684      	mov	ip, r0
 8000fe8:	4461      	add	r1, ip
 8000fea:	0c18      	lsrs	r0, r3, #16
 8000fec:	0412      	lsls	r2, r2, #16
 8000fee:	041b      	lsls	r3, r3, #16
 8000ff0:	0c12      	lsrs	r2, r2, #16
 8000ff2:	1840      	adds	r0, r0, r1
 8000ff4:	189b      	adds	r3, r3, r2
 8000ff6:	4286      	cmp	r6, r0
 8000ff8:	d200      	bcs.n	8000ffc <__aeabi_ddiv+0x24c>
 8000ffa:	e100      	b.n	80011fe <__aeabi_ddiv+0x44e>
 8000ffc:	d100      	bne.n	8001000 <__aeabi_ddiv+0x250>
 8000ffe:	e0fb      	b.n	80011f8 <__aeabi_ddiv+0x448>
 8001000:	2301      	movs	r3, #1
 8001002:	431d      	orrs	r5, r3
 8001004:	4b49      	ldr	r3, [pc, #292]	; (800112c <__aeabi_ddiv+0x37c>)
 8001006:	445b      	add	r3, fp
 8001008:	2b00      	cmp	r3, #0
 800100a:	dc00      	bgt.n	800100e <__aeabi_ddiv+0x25e>
 800100c:	e0aa      	b.n	8001164 <__aeabi_ddiv+0x3b4>
 800100e:	076a      	lsls	r2, r5, #29
 8001010:	d000      	beq.n	8001014 <__aeabi_ddiv+0x264>
 8001012:	e13d      	b.n	8001290 <__aeabi_ddiv+0x4e0>
 8001014:	08e9      	lsrs	r1, r5, #3
 8001016:	4642      	mov	r2, r8
 8001018:	01d2      	lsls	r2, r2, #7
 800101a:	d506      	bpl.n	800102a <__aeabi_ddiv+0x27a>
 800101c:	4642      	mov	r2, r8
 800101e:	4b44      	ldr	r3, [pc, #272]	; (8001130 <__aeabi_ddiv+0x380>)
 8001020:	401a      	ands	r2, r3
 8001022:	2380      	movs	r3, #128	; 0x80
 8001024:	4690      	mov	r8, r2
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	445b      	add	r3, fp
 800102a:	4a42      	ldr	r2, [pc, #264]	; (8001134 <__aeabi_ddiv+0x384>)
 800102c:	4293      	cmp	r3, r2
 800102e:	dd00      	ble.n	8001032 <__aeabi_ddiv+0x282>
 8001030:	e723      	b.n	8000e7a <__aeabi_ddiv+0xca>
 8001032:	4642      	mov	r2, r8
 8001034:	055b      	lsls	r3, r3, #21
 8001036:	0755      	lsls	r5, r2, #29
 8001038:	0252      	lsls	r2, r2, #9
 800103a:	430d      	orrs	r5, r1
 800103c:	0b12      	lsrs	r2, r2, #12
 800103e:	0d5b      	lsrs	r3, r3, #21
 8001040:	e70d      	b.n	8000e5e <__aeabi_ddiv+0xae>
 8001042:	4651      	mov	r1, sl
 8001044:	4321      	orrs	r1, r4
 8001046:	d100      	bne.n	800104a <__aeabi_ddiv+0x29a>
 8001048:	e07c      	b.n	8001144 <__aeabi_ddiv+0x394>
 800104a:	2c00      	cmp	r4, #0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x2a0>
 800104e:	e0fb      	b.n	8001248 <__aeabi_ddiv+0x498>
 8001050:	0020      	movs	r0, r4
 8001052:	f000 fa49 	bl	80014e8 <__clzsi2>
 8001056:	0002      	movs	r2, r0
 8001058:	3a0b      	subs	r2, #11
 800105a:	231d      	movs	r3, #29
 800105c:	1a9b      	subs	r3, r3, r2
 800105e:	4652      	mov	r2, sl
 8001060:	0001      	movs	r1, r0
 8001062:	40da      	lsrs	r2, r3
 8001064:	4653      	mov	r3, sl
 8001066:	3908      	subs	r1, #8
 8001068:	408b      	lsls	r3, r1
 800106a:	408c      	lsls	r4, r1
 800106c:	0019      	movs	r1, r3
 800106e:	4314      	orrs	r4, r2
 8001070:	4b31      	ldr	r3, [pc, #196]	; (8001138 <__aeabi_ddiv+0x388>)
 8001072:	4458      	add	r0, fp
 8001074:	469b      	mov	fp, r3
 8001076:	4483      	add	fp, r0
 8001078:	2000      	movs	r0, #0
 800107a:	e6d9      	b.n	8000e30 <__aeabi_ddiv+0x80>
 800107c:	0003      	movs	r3, r0
 800107e:	4323      	orrs	r3, r4
 8001080:	4698      	mov	r8, r3
 8001082:	d044      	beq.n	800110e <__aeabi_ddiv+0x35e>
 8001084:	2c00      	cmp	r4, #0
 8001086:	d100      	bne.n	800108a <__aeabi_ddiv+0x2da>
 8001088:	e0cf      	b.n	800122a <__aeabi_ddiv+0x47a>
 800108a:	0020      	movs	r0, r4
 800108c:	f000 fa2c 	bl	80014e8 <__clzsi2>
 8001090:	0001      	movs	r1, r0
 8001092:	0002      	movs	r2, r0
 8001094:	390b      	subs	r1, #11
 8001096:	231d      	movs	r3, #29
 8001098:	1a5b      	subs	r3, r3, r1
 800109a:	4649      	mov	r1, r9
 800109c:	0010      	movs	r0, r2
 800109e:	40d9      	lsrs	r1, r3
 80010a0:	3808      	subs	r0, #8
 80010a2:	4084      	lsls	r4, r0
 80010a4:	000b      	movs	r3, r1
 80010a6:	464d      	mov	r5, r9
 80010a8:	4323      	orrs	r3, r4
 80010aa:	4698      	mov	r8, r3
 80010ac:	4085      	lsls	r5, r0
 80010ae:	4b23      	ldr	r3, [pc, #140]	; (800113c <__aeabi_ddiv+0x38c>)
 80010b0:	1a9b      	subs	r3, r3, r2
 80010b2:	469b      	mov	fp, r3
 80010b4:	2300      	movs	r3, #0
 80010b6:	4699      	mov	r9, r3
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	e69e      	b.n	8000dfa <__aeabi_ddiv+0x4a>
 80010bc:	0002      	movs	r2, r0
 80010be:	4322      	orrs	r2, r4
 80010c0:	4690      	mov	r8, r2
 80010c2:	d11d      	bne.n	8001100 <__aeabi_ddiv+0x350>
 80010c4:	2208      	movs	r2, #8
 80010c6:	469b      	mov	fp, r3
 80010c8:	2302      	movs	r3, #2
 80010ca:	2500      	movs	r5, #0
 80010cc:	4691      	mov	r9, r2
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	e693      	b.n	8000dfa <__aeabi_ddiv+0x4a>
 80010d2:	4651      	mov	r1, sl
 80010d4:	4321      	orrs	r1, r4
 80010d6:	d109      	bne.n	80010ec <__aeabi_ddiv+0x33c>
 80010d8:	2302      	movs	r3, #2
 80010da:	464a      	mov	r2, r9
 80010dc:	431a      	orrs	r2, r3
 80010de:	4b18      	ldr	r3, [pc, #96]	; (8001140 <__aeabi_ddiv+0x390>)
 80010e0:	4691      	mov	r9, r2
 80010e2:	469c      	mov	ip, r3
 80010e4:	2400      	movs	r4, #0
 80010e6:	2002      	movs	r0, #2
 80010e8:	44e3      	add	fp, ip
 80010ea:	e6a1      	b.n	8000e30 <__aeabi_ddiv+0x80>
 80010ec:	2303      	movs	r3, #3
 80010ee:	464a      	mov	r2, r9
 80010f0:	431a      	orrs	r2, r3
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <__aeabi_ddiv+0x390>)
 80010f4:	4691      	mov	r9, r2
 80010f6:	469c      	mov	ip, r3
 80010f8:	4651      	mov	r1, sl
 80010fa:	2003      	movs	r0, #3
 80010fc:	44e3      	add	fp, ip
 80010fe:	e697      	b.n	8000e30 <__aeabi_ddiv+0x80>
 8001100:	220c      	movs	r2, #12
 8001102:	469b      	mov	fp, r3
 8001104:	2303      	movs	r3, #3
 8001106:	46a0      	mov	r8, r4
 8001108:	4691      	mov	r9, r2
 800110a:	9300      	str	r3, [sp, #0]
 800110c:	e675      	b.n	8000dfa <__aeabi_ddiv+0x4a>
 800110e:	2304      	movs	r3, #4
 8001110:	4699      	mov	r9, r3
 8001112:	2300      	movs	r3, #0
 8001114:	469b      	mov	fp, r3
 8001116:	3301      	adds	r3, #1
 8001118:	2500      	movs	r5, #0
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	e66d      	b.n	8000dfa <__aeabi_ddiv+0x4a>
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	000007ff 	.word	0x000007ff
 8001124:	fffffc01 	.word	0xfffffc01
 8001128:	08005ad8 	.word	0x08005ad8
 800112c:	000003ff 	.word	0x000003ff
 8001130:	feffffff 	.word	0xfeffffff
 8001134:	000007fe 	.word	0x000007fe
 8001138:	000003f3 	.word	0x000003f3
 800113c:	fffffc0d 	.word	0xfffffc0d
 8001140:	fffff801 	.word	0xfffff801
 8001144:	464a      	mov	r2, r9
 8001146:	2301      	movs	r3, #1
 8001148:	431a      	orrs	r2, r3
 800114a:	4691      	mov	r9, r2
 800114c:	2400      	movs	r4, #0
 800114e:	2001      	movs	r0, #1
 8001150:	e66e      	b.n	8000e30 <__aeabi_ddiv+0x80>
 8001152:	2300      	movs	r3, #0
 8001154:	2280      	movs	r2, #128	; 0x80
 8001156:	469a      	mov	sl, r3
 8001158:	2500      	movs	r5, #0
 800115a:	4b88      	ldr	r3, [pc, #544]	; (800137c <__aeabi_ddiv+0x5cc>)
 800115c:	0312      	lsls	r2, r2, #12
 800115e:	e67e      	b.n	8000e5e <__aeabi_ddiv+0xae>
 8001160:	2501      	movs	r5, #1
 8001162:	426d      	negs	r5, r5
 8001164:	2201      	movs	r2, #1
 8001166:	1ad2      	subs	r2, r2, r3
 8001168:	2a38      	cmp	r2, #56	; 0x38
 800116a:	dd00      	ble.n	800116e <__aeabi_ddiv+0x3be>
 800116c:	e674      	b.n	8000e58 <__aeabi_ddiv+0xa8>
 800116e:	2a1f      	cmp	r2, #31
 8001170:	dc00      	bgt.n	8001174 <__aeabi_ddiv+0x3c4>
 8001172:	e0bd      	b.n	80012f0 <__aeabi_ddiv+0x540>
 8001174:	211f      	movs	r1, #31
 8001176:	4249      	negs	r1, r1
 8001178:	1acb      	subs	r3, r1, r3
 800117a:	4641      	mov	r1, r8
 800117c:	40d9      	lsrs	r1, r3
 800117e:	000b      	movs	r3, r1
 8001180:	2a20      	cmp	r2, #32
 8001182:	d004      	beq.n	800118e <__aeabi_ddiv+0x3de>
 8001184:	4641      	mov	r1, r8
 8001186:	4a7e      	ldr	r2, [pc, #504]	; (8001380 <__aeabi_ddiv+0x5d0>)
 8001188:	445a      	add	r2, fp
 800118a:	4091      	lsls	r1, r2
 800118c:	430d      	orrs	r5, r1
 800118e:	0029      	movs	r1, r5
 8001190:	1e4a      	subs	r2, r1, #1
 8001192:	4191      	sbcs	r1, r2
 8001194:	4319      	orrs	r1, r3
 8001196:	2307      	movs	r3, #7
 8001198:	001d      	movs	r5, r3
 800119a:	2200      	movs	r2, #0
 800119c:	400d      	ands	r5, r1
 800119e:	420b      	tst	r3, r1
 80011a0:	d100      	bne.n	80011a4 <__aeabi_ddiv+0x3f4>
 80011a2:	e0d0      	b.n	8001346 <__aeabi_ddiv+0x596>
 80011a4:	220f      	movs	r2, #15
 80011a6:	2300      	movs	r3, #0
 80011a8:	400a      	ands	r2, r1
 80011aa:	2a04      	cmp	r2, #4
 80011ac:	d100      	bne.n	80011b0 <__aeabi_ddiv+0x400>
 80011ae:	e0c7      	b.n	8001340 <__aeabi_ddiv+0x590>
 80011b0:	1d0a      	adds	r2, r1, #4
 80011b2:	428a      	cmp	r2, r1
 80011b4:	4189      	sbcs	r1, r1
 80011b6:	4249      	negs	r1, r1
 80011b8:	185b      	adds	r3, r3, r1
 80011ba:	0011      	movs	r1, r2
 80011bc:	021a      	lsls	r2, r3, #8
 80011be:	d400      	bmi.n	80011c2 <__aeabi_ddiv+0x412>
 80011c0:	e0be      	b.n	8001340 <__aeabi_ddiv+0x590>
 80011c2:	2301      	movs	r3, #1
 80011c4:	2200      	movs	r2, #0
 80011c6:	2500      	movs	r5, #0
 80011c8:	e649      	b.n	8000e5e <__aeabi_ddiv+0xae>
 80011ca:	2280      	movs	r2, #128	; 0x80
 80011cc:	4643      	mov	r3, r8
 80011ce:	0312      	lsls	r2, r2, #12
 80011d0:	4213      	tst	r3, r2
 80011d2:	d008      	beq.n	80011e6 <__aeabi_ddiv+0x436>
 80011d4:	4214      	tst	r4, r2
 80011d6:	d106      	bne.n	80011e6 <__aeabi_ddiv+0x436>
 80011d8:	4322      	orrs	r2, r4
 80011da:	0312      	lsls	r2, r2, #12
 80011dc:	46ba      	mov	sl, r7
 80011de:	000d      	movs	r5, r1
 80011e0:	4b66      	ldr	r3, [pc, #408]	; (800137c <__aeabi_ddiv+0x5cc>)
 80011e2:	0b12      	lsrs	r2, r2, #12
 80011e4:	e63b      	b.n	8000e5e <__aeabi_ddiv+0xae>
 80011e6:	2280      	movs	r2, #128	; 0x80
 80011e8:	4643      	mov	r3, r8
 80011ea:	0312      	lsls	r2, r2, #12
 80011ec:	431a      	orrs	r2, r3
 80011ee:	0312      	lsls	r2, r2, #12
 80011f0:	46b2      	mov	sl, r6
 80011f2:	4b62      	ldr	r3, [pc, #392]	; (800137c <__aeabi_ddiv+0x5cc>)
 80011f4:	0b12      	lsrs	r2, r2, #12
 80011f6:	e632      	b.n	8000e5e <__aeabi_ddiv+0xae>
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d100      	bne.n	80011fe <__aeabi_ddiv+0x44e>
 80011fc:	e702      	b.n	8001004 <__aeabi_ddiv+0x254>
 80011fe:	19a6      	adds	r6, r4, r6
 8001200:	1e6a      	subs	r2, r5, #1
 8001202:	42a6      	cmp	r6, r4
 8001204:	d200      	bcs.n	8001208 <__aeabi_ddiv+0x458>
 8001206:	e089      	b.n	800131c <__aeabi_ddiv+0x56c>
 8001208:	4286      	cmp	r6, r0
 800120a:	d200      	bcs.n	800120e <__aeabi_ddiv+0x45e>
 800120c:	e09f      	b.n	800134e <__aeabi_ddiv+0x59e>
 800120e:	d100      	bne.n	8001212 <__aeabi_ddiv+0x462>
 8001210:	e0af      	b.n	8001372 <__aeabi_ddiv+0x5c2>
 8001212:	0015      	movs	r5, r2
 8001214:	e6f4      	b.n	8001000 <__aeabi_ddiv+0x250>
 8001216:	42a9      	cmp	r1, r5
 8001218:	d900      	bls.n	800121c <__aeabi_ddiv+0x46c>
 800121a:	e63c      	b.n	8000e96 <__aeabi_ddiv+0xe6>
 800121c:	4643      	mov	r3, r8
 800121e:	07de      	lsls	r6, r3, #31
 8001220:	0858      	lsrs	r0, r3, #1
 8001222:	086b      	lsrs	r3, r5, #1
 8001224:	431e      	orrs	r6, r3
 8001226:	07ed      	lsls	r5, r5, #31
 8001228:	e63c      	b.n	8000ea4 <__aeabi_ddiv+0xf4>
 800122a:	f000 f95d 	bl	80014e8 <__clzsi2>
 800122e:	0001      	movs	r1, r0
 8001230:	0002      	movs	r2, r0
 8001232:	3115      	adds	r1, #21
 8001234:	3220      	adds	r2, #32
 8001236:	291c      	cmp	r1, #28
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x48c>
 800123a:	e72c      	b.n	8001096 <__aeabi_ddiv+0x2e6>
 800123c:	464b      	mov	r3, r9
 800123e:	3808      	subs	r0, #8
 8001240:	4083      	lsls	r3, r0
 8001242:	2500      	movs	r5, #0
 8001244:	4698      	mov	r8, r3
 8001246:	e732      	b.n	80010ae <__aeabi_ddiv+0x2fe>
 8001248:	f000 f94e 	bl	80014e8 <__clzsi2>
 800124c:	0003      	movs	r3, r0
 800124e:	001a      	movs	r2, r3
 8001250:	3215      	adds	r2, #21
 8001252:	3020      	adds	r0, #32
 8001254:	2a1c      	cmp	r2, #28
 8001256:	dc00      	bgt.n	800125a <__aeabi_ddiv+0x4aa>
 8001258:	e6ff      	b.n	800105a <__aeabi_ddiv+0x2aa>
 800125a:	4654      	mov	r4, sl
 800125c:	3b08      	subs	r3, #8
 800125e:	2100      	movs	r1, #0
 8001260:	409c      	lsls	r4, r3
 8001262:	e705      	b.n	8001070 <__aeabi_ddiv+0x2c0>
 8001264:	1936      	adds	r6, r6, r4
 8001266:	3b01      	subs	r3, #1
 8001268:	42b4      	cmp	r4, r6
 800126a:	d900      	bls.n	800126e <__aeabi_ddiv+0x4be>
 800126c:	e6a6      	b.n	8000fbc <__aeabi_ddiv+0x20c>
 800126e:	42b2      	cmp	r2, r6
 8001270:	d800      	bhi.n	8001274 <__aeabi_ddiv+0x4c4>
 8001272:	e6a3      	b.n	8000fbc <__aeabi_ddiv+0x20c>
 8001274:	1e83      	subs	r3, r0, #2
 8001276:	1936      	adds	r6, r6, r4
 8001278:	e6a0      	b.n	8000fbc <__aeabi_ddiv+0x20c>
 800127a:	1909      	adds	r1, r1, r4
 800127c:	3d01      	subs	r5, #1
 800127e:	428c      	cmp	r4, r1
 8001280:	d900      	bls.n	8001284 <__aeabi_ddiv+0x4d4>
 8001282:	e68d      	b.n	8000fa0 <__aeabi_ddiv+0x1f0>
 8001284:	428a      	cmp	r2, r1
 8001286:	d800      	bhi.n	800128a <__aeabi_ddiv+0x4da>
 8001288:	e68a      	b.n	8000fa0 <__aeabi_ddiv+0x1f0>
 800128a:	1e85      	subs	r5, r0, #2
 800128c:	1909      	adds	r1, r1, r4
 800128e:	e687      	b.n	8000fa0 <__aeabi_ddiv+0x1f0>
 8001290:	220f      	movs	r2, #15
 8001292:	402a      	ands	r2, r5
 8001294:	2a04      	cmp	r2, #4
 8001296:	d100      	bne.n	800129a <__aeabi_ddiv+0x4ea>
 8001298:	e6bc      	b.n	8001014 <__aeabi_ddiv+0x264>
 800129a:	1d29      	adds	r1, r5, #4
 800129c:	42a9      	cmp	r1, r5
 800129e:	41ad      	sbcs	r5, r5
 80012a0:	426d      	negs	r5, r5
 80012a2:	08c9      	lsrs	r1, r1, #3
 80012a4:	44a8      	add	r8, r5
 80012a6:	e6b6      	b.n	8001016 <__aeabi_ddiv+0x266>
 80012a8:	42af      	cmp	r7, r5
 80012aa:	d900      	bls.n	80012ae <__aeabi_ddiv+0x4fe>
 80012ac:	e662      	b.n	8000f74 <__aeabi_ddiv+0x1c4>
 80012ae:	4281      	cmp	r1, r0
 80012b0:	d804      	bhi.n	80012bc <__aeabi_ddiv+0x50c>
 80012b2:	d000      	beq.n	80012b6 <__aeabi_ddiv+0x506>
 80012b4:	e65e      	b.n	8000f74 <__aeabi_ddiv+0x1c4>
 80012b6:	42ae      	cmp	r6, r5
 80012b8:	d800      	bhi.n	80012bc <__aeabi_ddiv+0x50c>
 80012ba:	e65b      	b.n	8000f74 <__aeabi_ddiv+0x1c4>
 80012bc:	2302      	movs	r3, #2
 80012be:	425b      	negs	r3, r3
 80012c0:	469c      	mov	ip, r3
 80012c2:	9b00      	ldr	r3, [sp, #0]
 80012c4:	44e0      	add	r8, ip
 80012c6:	469c      	mov	ip, r3
 80012c8:	4465      	add	r5, ip
 80012ca:	429d      	cmp	r5, r3
 80012cc:	419b      	sbcs	r3, r3
 80012ce:	425b      	negs	r3, r3
 80012d0:	191b      	adds	r3, r3, r4
 80012d2:	18c0      	adds	r0, r0, r3
 80012d4:	e64f      	b.n	8000f76 <__aeabi_ddiv+0x1c6>
 80012d6:	42b2      	cmp	r2, r6
 80012d8:	d800      	bhi.n	80012dc <__aeabi_ddiv+0x52c>
 80012da:	e612      	b.n	8000f02 <__aeabi_ddiv+0x152>
 80012dc:	1e83      	subs	r3, r0, #2
 80012de:	1936      	adds	r6, r6, r4
 80012e0:	e60f      	b.n	8000f02 <__aeabi_ddiv+0x152>
 80012e2:	428a      	cmp	r2, r1
 80012e4:	d800      	bhi.n	80012e8 <__aeabi_ddiv+0x538>
 80012e6:	e5fa      	b.n	8000ede <__aeabi_ddiv+0x12e>
 80012e8:	1e83      	subs	r3, r0, #2
 80012ea:	4698      	mov	r8, r3
 80012ec:	1909      	adds	r1, r1, r4
 80012ee:	e5f6      	b.n	8000ede <__aeabi_ddiv+0x12e>
 80012f0:	4b24      	ldr	r3, [pc, #144]	; (8001384 <__aeabi_ddiv+0x5d4>)
 80012f2:	0028      	movs	r0, r5
 80012f4:	445b      	add	r3, fp
 80012f6:	4641      	mov	r1, r8
 80012f8:	409d      	lsls	r5, r3
 80012fa:	4099      	lsls	r1, r3
 80012fc:	40d0      	lsrs	r0, r2
 80012fe:	1e6b      	subs	r3, r5, #1
 8001300:	419d      	sbcs	r5, r3
 8001302:	4643      	mov	r3, r8
 8001304:	4301      	orrs	r1, r0
 8001306:	4329      	orrs	r1, r5
 8001308:	40d3      	lsrs	r3, r2
 800130a:	074a      	lsls	r2, r1, #29
 800130c:	d100      	bne.n	8001310 <__aeabi_ddiv+0x560>
 800130e:	e755      	b.n	80011bc <__aeabi_ddiv+0x40c>
 8001310:	220f      	movs	r2, #15
 8001312:	400a      	ands	r2, r1
 8001314:	2a04      	cmp	r2, #4
 8001316:	d000      	beq.n	800131a <__aeabi_ddiv+0x56a>
 8001318:	e74a      	b.n	80011b0 <__aeabi_ddiv+0x400>
 800131a:	e74f      	b.n	80011bc <__aeabi_ddiv+0x40c>
 800131c:	0015      	movs	r5, r2
 800131e:	4286      	cmp	r6, r0
 8001320:	d000      	beq.n	8001324 <__aeabi_ddiv+0x574>
 8001322:	e66d      	b.n	8001000 <__aeabi_ddiv+0x250>
 8001324:	9a00      	ldr	r2, [sp, #0]
 8001326:	429a      	cmp	r2, r3
 8001328:	d000      	beq.n	800132c <__aeabi_ddiv+0x57c>
 800132a:	e669      	b.n	8001000 <__aeabi_ddiv+0x250>
 800132c:	e66a      	b.n	8001004 <__aeabi_ddiv+0x254>
 800132e:	4b16      	ldr	r3, [pc, #88]	; (8001388 <__aeabi_ddiv+0x5d8>)
 8001330:	445b      	add	r3, fp
 8001332:	2b00      	cmp	r3, #0
 8001334:	dc00      	bgt.n	8001338 <__aeabi_ddiv+0x588>
 8001336:	e713      	b.n	8001160 <__aeabi_ddiv+0x3b0>
 8001338:	2501      	movs	r5, #1
 800133a:	2100      	movs	r1, #0
 800133c:	44a8      	add	r8, r5
 800133e:	e66a      	b.n	8001016 <__aeabi_ddiv+0x266>
 8001340:	075d      	lsls	r5, r3, #29
 8001342:	025b      	lsls	r3, r3, #9
 8001344:	0b1a      	lsrs	r2, r3, #12
 8001346:	08c9      	lsrs	r1, r1, #3
 8001348:	2300      	movs	r3, #0
 800134a:	430d      	orrs	r5, r1
 800134c:	e587      	b.n	8000e5e <__aeabi_ddiv+0xae>
 800134e:	9900      	ldr	r1, [sp, #0]
 8001350:	3d02      	subs	r5, #2
 8001352:	004a      	lsls	r2, r1, #1
 8001354:	428a      	cmp	r2, r1
 8001356:	41bf      	sbcs	r7, r7
 8001358:	427f      	negs	r7, r7
 800135a:	193f      	adds	r7, r7, r4
 800135c:	19f6      	adds	r6, r6, r7
 800135e:	9200      	str	r2, [sp, #0]
 8001360:	e7dd      	b.n	800131e <__aeabi_ddiv+0x56e>
 8001362:	2280      	movs	r2, #128	; 0x80
 8001364:	4643      	mov	r3, r8
 8001366:	0312      	lsls	r2, r2, #12
 8001368:	431a      	orrs	r2, r3
 800136a:	0312      	lsls	r2, r2, #12
 800136c:	4b03      	ldr	r3, [pc, #12]	; (800137c <__aeabi_ddiv+0x5cc>)
 800136e:	0b12      	lsrs	r2, r2, #12
 8001370:	e575      	b.n	8000e5e <__aeabi_ddiv+0xae>
 8001372:	9900      	ldr	r1, [sp, #0]
 8001374:	4299      	cmp	r1, r3
 8001376:	d3ea      	bcc.n	800134e <__aeabi_ddiv+0x59e>
 8001378:	0015      	movs	r5, r2
 800137a:	e7d3      	b.n	8001324 <__aeabi_ddiv+0x574>
 800137c:	000007ff 	.word	0x000007ff
 8001380:	0000043e 	.word	0x0000043e
 8001384:	0000041e 	.word	0x0000041e
 8001388:	000003ff 	.word	0x000003ff

0800138c <__aeabi_d2iz>:
 800138c:	000a      	movs	r2, r1
 800138e:	b530      	push	{r4, r5, lr}
 8001390:	4c13      	ldr	r4, [pc, #76]	; (80013e0 <__aeabi_d2iz+0x54>)
 8001392:	0053      	lsls	r3, r2, #1
 8001394:	0309      	lsls	r1, r1, #12
 8001396:	0005      	movs	r5, r0
 8001398:	0b09      	lsrs	r1, r1, #12
 800139a:	2000      	movs	r0, #0
 800139c:	0d5b      	lsrs	r3, r3, #21
 800139e:	0fd2      	lsrs	r2, r2, #31
 80013a0:	42a3      	cmp	r3, r4
 80013a2:	dd04      	ble.n	80013ae <__aeabi_d2iz+0x22>
 80013a4:	480f      	ldr	r0, [pc, #60]	; (80013e4 <__aeabi_d2iz+0x58>)
 80013a6:	4283      	cmp	r3, r0
 80013a8:	dd02      	ble.n	80013b0 <__aeabi_d2iz+0x24>
 80013aa:	4b0f      	ldr	r3, [pc, #60]	; (80013e8 <__aeabi_d2iz+0x5c>)
 80013ac:	18d0      	adds	r0, r2, r3
 80013ae:	bd30      	pop	{r4, r5, pc}
 80013b0:	2080      	movs	r0, #128	; 0x80
 80013b2:	0340      	lsls	r0, r0, #13
 80013b4:	4301      	orrs	r1, r0
 80013b6:	480d      	ldr	r0, [pc, #52]	; (80013ec <__aeabi_d2iz+0x60>)
 80013b8:	1ac0      	subs	r0, r0, r3
 80013ba:	281f      	cmp	r0, #31
 80013bc:	dd08      	ble.n	80013d0 <__aeabi_d2iz+0x44>
 80013be:	480c      	ldr	r0, [pc, #48]	; (80013f0 <__aeabi_d2iz+0x64>)
 80013c0:	1ac3      	subs	r3, r0, r3
 80013c2:	40d9      	lsrs	r1, r3
 80013c4:	000b      	movs	r3, r1
 80013c6:	4258      	negs	r0, r3
 80013c8:	2a00      	cmp	r2, #0
 80013ca:	d1f0      	bne.n	80013ae <__aeabi_d2iz+0x22>
 80013cc:	0018      	movs	r0, r3
 80013ce:	e7ee      	b.n	80013ae <__aeabi_d2iz+0x22>
 80013d0:	4c08      	ldr	r4, [pc, #32]	; (80013f4 <__aeabi_d2iz+0x68>)
 80013d2:	40c5      	lsrs	r5, r0
 80013d4:	46a4      	mov	ip, r4
 80013d6:	4463      	add	r3, ip
 80013d8:	4099      	lsls	r1, r3
 80013da:	000b      	movs	r3, r1
 80013dc:	432b      	orrs	r3, r5
 80013de:	e7f2      	b.n	80013c6 <__aeabi_d2iz+0x3a>
 80013e0:	000003fe 	.word	0x000003fe
 80013e4:	0000041d 	.word	0x0000041d
 80013e8:	7fffffff 	.word	0x7fffffff
 80013ec:	00000433 	.word	0x00000433
 80013f0:	00000413 	.word	0x00000413
 80013f4:	fffffbed 	.word	0xfffffbed

080013f8 <__aeabi_i2d>:
 80013f8:	b570      	push	{r4, r5, r6, lr}
 80013fa:	2800      	cmp	r0, #0
 80013fc:	d016      	beq.n	800142c <__aeabi_i2d+0x34>
 80013fe:	17c3      	asrs	r3, r0, #31
 8001400:	18c5      	adds	r5, r0, r3
 8001402:	405d      	eors	r5, r3
 8001404:	0fc4      	lsrs	r4, r0, #31
 8001406:	0028      	movs	r0, r5
 8001408:	f000 f86e 	bl	80014e8 <__clzsi2>
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <__aeabi_i2d+0x5c>)
 800140e:	1a1b      	subs	r3, r3, r0
 8001410:	280a      	cmp	r0, #10
 8001412:	dc16      	bgt.n	8001442 <__aeabi_i2d+0x4a>
 8001414:	0002      	movs	r2, r0
 8001416:	002e      	movs	r6, r5
 8001418:	3215      	adds	r2, #21
 800141a:	4096      	lsls	r6, r2
 800141c:	220b      	movs	r2, #11
 800141e:	1a12      	subs	r2, r2, r0
 8001420:	40d5      	lsrs	r5, r2
 8001422:	055b      	lsls	r3, r3, #21
 8001424:	032d      	lsls	r5, r5, #12
 8001426:	0b2d      	lsrs	r5, r5, #12
 8001428:	0d5b      	lsrs	r3, r3, #21
 800142a:	e003      	b.n	8001434 <__aeabi_i2d+0x3c>
 800142c:	2400      	movs	r4, #0
 800142e:	2300      	movs	r3, #0
 8001430:	2500      	movs	r5, #0
 8001432:	2600      	movs	r6, #0
 8001434:	051b      	lsls	r3, r3, #20
 8001436:	432b      	orrs	r3, r5
 8001438:	07e4      	lsls	r4, r4, #31
 800143a:	4323      	orrs	r3, r4
 800143c:	0030      	movs	r0, r6
 800143e:	0019      	movs	r1, r3
 8001440:	bd70      	pop	{r4, r5, r6, pc}
 8001442:	380b      	subs	r0, #11
 8001444:	4085      	lsls	r5, r0
 8001446:	055b      	lsls	r3, r3, #21
 8001448:	032d      	lsls	r5, r5, #12
 800144a:	2600      	movs	r6, #0
 800144c:	0b2d      	lsrs	r5, r5, #12
 800144e:	0d5b      	lsrs	r3, r3, #21
 8001450:	e7f0      	b.n	8001434 <__aeabi_i2d+0x3c>
 8001452:	46c0      	nop			; (mov r8, r8)
 8001454:	0000041e 	.word	0x0000041e

08001458 <__aeabi_f2d>:
 8001458:	b570      	push	{r4, r5, r6, lr}
 800145a:	0242      	lsls	r2, r0, #9
 800145c:	0043      	lsls	r3, r0, #1
 800145e:	0fc4      	lsrs	r4, r0, #31
 8001460:	20fe      	movs	r0, #254	; 0xfe
 8001462:	0e1b      	lsrs	r3, r3, #24
 8001464:	1c59      	adds	r1, r3, #1
 8001466:	0a55      	lsrs	r5, r2, #9
 8001468:	4208      	tst	r0, r1
 800146a:	d00c      	beq.n	8001486 <__aeabi_f2d+0x2e>
 800146c:	21e0      	movs	r1, #224	; 0xe0
 800146e:	0089      	lsls	r1, r1, #2
 8001470:	468c      	mov	ip, r1
 8001472:	076d      	lsls	r5, r5, #29
 8001474:	0b12      	lsrs	r2, r2, #12
 8001476:	4463      	add	r3, ip
 8001478:	051b      	lsls	r3, r3, #20
 800147a:	4313      	orrs	r3, r2
 800147c:	07e4      	lsls	r4, r4, #31
 800147e:	4323      	orrs	r3, r4
 8001480:	0028      	movs	r0, r5
 8001482:	0019      	movs	r1, r3
 8001484:	bd70      	pop	{r4, r5, r6, pc}
 8001486:	2b00      	cmp	r3, #0
 8001488:	d114      	bne.n	80014b4 <__aeabi_f2d+0x5c>
 800148a:	2d00      	cmp	r5, #0
 800148c:	d01b      	beq.n	80014c6 <__aeabi_f2d+0x6e>
 800148e:	0028      	movs	r0, r5
 8001490:	f000 f82a 	bl	80014e8 <__clzsi2>
 8001494:	280a      	cmp	r0, #10
 8001496:	dc1c      	bgt.n	80014d2 <__aeabi_f2d+0x7a>
 8001498:	230b      	movs	r3, #11
 800149a:	002a      	movs	r2, r5
 800149c:	1a1b      	subs	r3, r3, r0
 800149e:	40da      	lsrs	r2, r3
 80014a0:	0003      	movs	r3, r0
 80014a2:	3315      	adds	r3, #21
 80014a4:	409d      	lsls	r5, r3
 80014a6:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <__aeabi_f2d+0x88>)
 80014a8:	0312      	lsls	r2, r2, #12
 80014aa:	1a1b      	subs	r3, r3, r0
 80014ac:	055b      	lsls	r3, r3, #21
 80014ae:	0b12      	lsrs	r2, r2, #12
 80014b0:	0d5b      	lsrs	r3, r3, #21
 80014b2:	e7e1      	b.n	8001478 <__aeabi_f2d+0x20>
 80014b4:	2d00      	cmp	r5, #0
 80014b6:	d009      	beq.n	80014cc <__aeabi_f2d+0x74>
 80014b8:	0b13      	lsrs	r3, r2, #12
 80014ba:	2280      	movs	r2, #128	; 0x80
 80014bc:	0312      	lsls	r2, r2, #12
 80014be:	431a      	orrs	r2, r3
 80014c0:	076d      	lsls	r5, r5, #29
 80014c2:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <__aeabi_f2d+0x8c>)
 80014c4:	e7d8      	b.n	8001478 <__aeabi_f2d+0x20>
 80014c6:	2300      	movs	r3, #0
 80014c8:	2200      	movs	r2, #0
 80014ca:	e7d5      	b.n	8001478 <__aeabi_f2d+0x20>
 80014cc:	2200      	movs	r2, #0
 80014ce:	4b05      	ldr	r3, [pc, #20]	; (80014e4 <__aeabi_f2d+0x8c>)
 80014d0:	e7d2      	b.n	8001478 <__aeabi_f2d+0x20>
 80014d2:	0003      	movs	r3, r0
 80014d4:	002a      	movs	r2, r5
 80014d6:	3b0b      	subs	r3, #11
 80014d8:	409a      	lsls	r2, r3
 80014da:	2500      	movs	r5, #0
 80014dc:	e7e3      	b.n	80014a6 <__aeabi_f2d+0x4e>
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	00000389 	.word	0x00000389
 80014e4:	000007ff 	.word	0x000007ff

080014e8 <__clzsi2>:
 80014e8:	211c      	movs	r1, #28
 80014ea:	2301      	movs	r3, #1
 80014ec:	041b      	lsls	r3, r3, #16
 80014ee:	4298      	cmp	r0, r3
 80014f0:	d301      	bcc.n	80014f6 <__clzsi2+0xe>
 80014f2:	0c00      	lsrs	r0, r0, #16
 80014f4:	3910      	subs	r1, #16
 80014f6:	0a1b      	lsrs	r3, r3, #8
 80014f8:	4298      	cmp	r0, r3
 80014fa:	d301      	bcc.n	8001500 <__clzsi2+0x18>
 80014fc:	0a00      	lsrs	r0, r0, #8
 80014fe:	3908      	subs	r1, #8
 8001500:	091b      	lsrs	r3, r3, #4
 8001502:	4298      	cmp	r0, r3
 8001504:	d301      	bcc.n	800150a <__clzsi2+0x22>
 8001506:	0900      	lsrs	r0, r0, #4
 8001508:	3904      	subs	r1, #4
 800150a:	a202      	add	r2, pc, #8	; (adr r2, 8001514 <__clzsi2+0x2c>)
 800150c:	5c10      	ldrb	r0, [r2, r0]
 800150e:	1840      	adds	r0, r0, r1
 8001510:	4770      	bx	lr
 8001512:	46c0      	nop			; (mov r8, r8)
 8001514:	02020304 	.word	0x02020304
 8001518:	01010101 	.word	0x01010101
	...

08001524 <__clzdi2>:
 8001524:	b510      	push	{r4, lr}
 8001526:	2900      	cmp	r1, #0
 8001528:	d103      	bne.n	8001532 <__clzdi2+0xe>
 800152a:	f7ff ffdd 	bl	80014e8 <__clzsi2>
 800152e:	3020      	adds	r0, #32
 8001530:	e002      	b.n	8001538 <__clzdi2+0x14>
 8001532:	0008      	movs	r0, r1
 8001534:	f7ff ffd8 	bl	80014e8 <__clzsi2>
 8001538:	bd10      	pop	{r4, pc}
 800153a:	46c0      	nop			; (mov r8, r8)

0800153c <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  


   ldr   r0, =_estack
 800153c:	480d      	ldr	r0, [pc, #52]	; (8001574 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800153e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001540:	f001 f835 	bl	80025ae <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001544:	480c      	ldr	r0, [pc, #48]	; (8001578 <LoopForever+0x6>)
  ldr r1, =_edata
 8001546:	490d      	ldr	r1, [pc, #52]	; (800157c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001548:	4a0d      	ldr	r2, [pc, #52]	; (8001580 <LoopForever+0xe>)
  movs r3, #0
 800154a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800154c:	e002      	b.n	8001554 <LoopCopyDataInit>

0800154e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800154e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001550:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001552:	3304      	adds	r3, #4

08001554 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001554:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001556:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001558:	d3f9      	bcc.n	800154e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800155a:	4a0a      	ldr	r2, [pc, #40]	; (8001584 <LoopForever+0x12>)
  ldr r4, =_ebss
 800155c:	4c0a      	ldr	r4, [pc, #40]	; (8001588 <LoopForever+0x16>)
  movs r3, #0
 800155e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001560:	e001      	b.n	8001566 <LoopFillZerobss>

08001562 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001562:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001564:	3204      	adds	r2, #4

08001566 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001566:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001568:	d3fb      	bcc.n	8001562 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800156a:	f004 f9bf 	bl	80058ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800156e:	f000 f91b 	bl	80017a8 <main>

08001572 <LoopForever>:

LoopForever:
    b LoopForever
 8001572:	e7fe      	b.n	8001572 <LoopForever>
   ldr   r0, =_estack
 8001574:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001578:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800157c:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 8001580:	08005bbc 	.word	0x08005bbc
  ldr r2, =_sbss
 8001584:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8001588:	20000484 	.word	0x20000484

0800158c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800158c:	e7fe      	b.n	800158c <ADC1_COMP_IRQHandler>
	...

08001590 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001590:	b590      	push	{r4, r7, lr}
 8001592:	b087      	sub	sp, #28
 8001594:	af02      	add	r7, sp, #8
 8001596:	0002      	movs	r2, r0
 8001598:	1dfb      	adds	r3, r7, #7
 800159a:	701a      	strb	r2, [r3, #0]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800159c:	200f      	movs	r0, #15
 800159e:	183b      	adds	r3, r7, r0
 80015a0:	1dfa      	adds	r2, r7, #7
 80015a2:	7812      	ldrb	r2, [r2, #0]
 80015a4:	210f      	movs	r1, #15
 80015a6:	438a      	bics	r2, r1
 80015a8:	701a      	strb	r2, [r3, #0]
	data_l = ((cmd<<4)&0xf0);
 80015aa:	1dfb      	adds	r3, r7, #7
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	011a      	lsls	r2, r3, #4
 80015b0:	240e      	movs	r4, #14
 80015b2:	193b      	adds	r3, r7, r4
 80015b4:	701a      	strb	r2, [r3, #0]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80015b6:	183b      	adds	r3, r7, r0
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	220c      	movs	r2, #12
 80015bc:	4313      	orrs	r3, r2
 80015be:	b2da      	uxtb	r2, r3
 80015c0:	2108      	movs	r1, #8
 80015c2:	187b      	adds	r3, r7, r1
 80015c4:	701a      	strb	r2, [r3, #0]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80015c6:	183b      	adds	r3, r7, r0
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	2208      	movs	r2, #8
 80015cc:	4313      	orrs	r3, r2
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	187b      	adds	r3, r7, r1
 80015d2:	705a      	strb	r2, [r3, #1]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80015d4:	193b      	adds	r3, r7, r4
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	220c      	movs	r2, #12
 80015da:	4313      	orrs	r3, r2
 80015dc:	b2da      	uxtb	r2, r3
 80015de:	187b      	adds	r3, r7, r1
 80015e0:	709a      	strb	r2, [r3, #2]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80015e2:	193b      	adds	r3, r7, r4
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2208      	movs	r2, #8
 80015e8:	4313      	orrs	r3, r2
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	187b      	adds	r3, r7, r1
 80015ee:	70da      	strb	r2, [r3, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 300);
 80015f0:	187a      	adds	r2, r7, r1
 80015f2:	4806      	ldr	r0, [pc, #24]	; (800160c <lcd_send_cmd+0x7c>)
 80015f4:	2396      	movs	r3, #150	; 0x96
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	9300      	str	r3, [sp, #0]
 80015fa:	2304      	movs	r3, #4
 80015fc:	214e      	movs	r1, #78	; 0x4e
 80015fe:	f001 fb9b 	bl	8002d38 <HAL_I2C_Master_Transmit>
}
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	46bd      	mov	sp, r7
 8001606:	b005      	add	sp, #20
 8001608:	bd90      	pop	{r4, r7, pc}
 800160a:	46c0      	nop			; (mov r8, r8)
 800160c:	2000028c 	.word	0x2000028c

08001610 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001610:	b590      	push	{r4, r7, lr}
 8001612:	b087      	sub	sp, #28
 8001614:	af02      	add	r7, sp, #8
 8001616:	0002      	movs	r2, r0
 8001618:	1dfb      	adds	r3, r7, #7
 800161a:	701a      	strb	r2, [r3, #0]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800161c:	200f      	movs	r0, #15
 800161e:	183b      	adds	r3, r7, r0
 8001620:	1dfa      	adds	r2, r7, #7
 8001622:	7812      	ldrb	r2, [r2, #0]
 8001624:	210f      	movs	r1, #15
 8001626:	438a      	bics	r2, r1
 8001628:	701a      	strb	r2, [r3, #0]
	data_l = ((data<<4)&0xf0);
 800162a:	1dfb      	adds	r3, r7, #7
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	011a      	lsls	r2, r3, #4
 8001630:	240e      	movs	r4, #14
 8001632:	193b      	adds	r3, r7, r4
 8001634:	701a      	strb	r2, [r3, #0]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001636:	183b      	adds	r3, r7, r0
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	220d      	movs	r2, #13
 800163c:	4313      	orrs	r3, r2
 800163e:	b2da      	uxtb	r2, r3
 8001640:	2108      	movs	r1, #8
 8001642:	187b      	adds	r3, r7, r1
 8001644:	701a      	strb	r2, [r3, #0]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8001646:	183b      	adds	r3, r7, r0
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2209      	movs	r2, #9
 800164c:	4313      	orrs	r3, r2
 800164e:	b2da      	uxtb	r2, r3
 8001650:	187b      	adds	r3, r7, r1
 8001652:	705a      	strb	r2, [r3, #1]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001654:	193b      	adds	r3, r7, r4
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	220d      	movs	r2, #13
 800165a:	4313      	orrs	r3, r2
 800165c:	b2da      	uxtb	r2, r3
 800165e:	187b      	adds	r3, r7, r1
 8001660:	709a      	strb	r2, [r3, #2]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8001662:	193b      	adds	r3, r7, r4
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	2209      	movs	r2, #9
 8001668:	4313      	orrs	r3, r2
 800166a:	b2da      	uxtb	r2, r3
 800166c:	187b      	adds	r3, r7, r1
 800166e:	70da      	strb	r2, [r3, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 300);
 8001670:	187a      	adds	r2, r7, r1
 8001672:	4806      	ldr	r0, [pc, #24]	; (800168c <lcd_send_data+0x7c>)
 8001674:	2396      	movs	r3, #150	; 0x96
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	9300      	str	r3, [sp, #0]
 800167a:	2304      	movs	r3, #4
 800167c:	214e      	movs	r1, #78	; 0x4e
 800167e:	f001 fb5b 	bl	8002d38 <HAL_I2C_Master_Transmit>
}
 8001682:	46c0      	nop			; (mov r8, r8)
 8001684:	46bd      	mov	sp, r7
 8001686:	b005      	add	sp, #20
 8001688:	bd90      	pop	{r4, r7, pc}
 800168a:	46c0      	nop			; (mov r8, r8)
 800168c:	2000028c 	.word	0x2000028c

08001690 <lcd_clear>:

void lcd_clear (void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8001696:	2080      	movs	r0, #128	; 0x80
 8001698:	f7ff ff7a 	bl	8001590 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 800169c:	2300      	movs	r3, #0
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	e005      	b.n	80016ae <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 80016a2:	2020      	movs	r0, #32
 80016a4:	f7ff ffb4 	bl	8001610 <lcd_send_data>
	for (int i=0; i<70; i++)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3301      	adds	r3, #1
 80016ac:	607b      	str	r3, [r7, #4]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2b45      	cmp	r3, #69	; 0x45
 80016b2:	ddf6      	ble.n	80016a2 <lcd_clear+0x12>
	}
	lcd_put_cur(0, 0);
 80016b4:	2100      	movs	r1, #0
 80016b6:	2000      	movs	r0, #0
 80016b8:	f000 f804 	bl	80016c4 <lcd_put_cur>
}
 80016bc:	46c0      	nop			; (mov r8, r8)
 80016be:	46bd      	mov	sp, r7
 80016c0:	b002      	add	sp, #8
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
    switch (row)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d003      	beq.n	80016dc <lcd_put_cur+0x18>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d005      	beq.n	80016e6 <lcd_put_cur+0x22>
 80016da:	e009      	b.n	80016f0 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	2280      	movs	r2, #128	; 0x80
 80016e0:	4313      	orrs	r3, r2
 80016e2:	603b      	str	r3, [r7, #0]
            break;
 80016e4:	e004      	b.n	80016f0 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	22c0      	movs	r2, #192	; 0xc0
 80016ea:	4313      	orrs	r3, r2
 80016ec:	603b      	str	r3, [r7, #0]
            break;
 80016ee:	46c0      	nop			; (mov r8, r8)
    }

    lcd_send_cmd (col);
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	0018      	movs	r0, r3
 80016f6:	f7ff ff4b 	bl	8001590 <lcd_send_cmd>
}
 80016fa:	46c0      	nop			; (mov r8, r8)
 80016fc:	46bd      	mov	sp, r7
 80016fe:	b002      	add	sp, #8
 8001700:	bd80      	pop	{r7, pc}

08001702 <lcd_init>:


void lcd_init (void)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001706:	2032      	movs	r0, #50	; 0x32
 8001708:	f000 ffc6 	bl	8002698 <HAL_Delay>
	lcd_send_cmd (0x30);
 800170c:	2030      	movs	r0, #48	; 0x30
 800170e:	f7ff ff3f 	bl	8001590 <lcd_send_cmd>
	HAL_Delay(15);  // wait for >4.1ms
 8001712:	200f      	movs	r0, #15
 8001714:	f000 ffc0 	bl	8002698 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001718:	2030      	movs	r0, #48	; 0x30
 800171a:	f7ff ff39 	bl	8001590 <lcd_send_cmd>
	HAL_Delay(15);  // wait for >100us
 800171e:	200f      	movs	r0, #15
 8001720:	f000 ffba 	bl	8002698 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001724:	2030      	movs	r0, #48	; 0x30
 8001726:	f7ff ff33 	bl	8001590 <lcd_send_cmd>
	HAL_Delay(15);
 800172a:	200f      	movs	r0, #15
 800172c:	f000 ffb4 	bl	8002698 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001730:	2020      	movs	r0, #32
 8001732:	f7ff ff2d 	bl	8001590 <lcd_send_cmd>
	HAL_Delay(15);
 8001736:	200f      	movs	r0, #15
 8001738:	f000 ffae 	bl	8002698 <HAL_Delay>

  // display initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 800173c:	2028      	movs	r0, #40	; 0x28
 800173e:	f7ff ff27 	bl	8001590 <lcd_send_cmd>
	HAL_Delay(1);
 8001742:	2001      	movs	r0, #1
 8001744:	f000 ffa8 	bl	8002698 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001748:	2008      	movs	r0, #8
 800174a:	f7ff ff21 	bl	8001590 <lcd_send_cmd>
	HAL_Delay(1);
 800174e:	2001      	movs	r0, #1
 8001750:	f000 ffa2 	bl	8002698 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001754:	2001      	movs	r0, #1
 8001756:	f7ff ff1b 	bl	8001590 <lcd_send_cmd>
	HAL_Delay(1);
 800175a:	2001      	movs	r0, #1
 800175c:	f000 ff9c 	bl	8002698 <HAL_Delay>
	HAL_Delay(1);
 8001760:	2001      	movs	r0, #1
 8001762:	f000 ff99 	bl	8002698 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001766:	2006      	movs	r0, #6
 8001768:	f7ff ff12 	bl	8001590 <lcd_send_cmd>
	HAL_Delay(1);
 800176c:	2001      	movs	r0, #1
 800176e:	f000 ff93 	bl	8002698 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001772:	200c      	movs	r0, #12
 8001774:	f7ff ff0c 	bl	8001590 <lcd_send_cmd>
}
 8001778:	46c0      	nop			; (mov r8, r8)
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}

0800177e <lcd_send_string>:

void lcd_send_string (const char *str)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b082      	sub	sp, #8
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001786:	e006      	b.n	8001796 <lcd_send_string+0x18>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	1c5a      	adds	r2, r3, #1
 800178c:	607a      	str	r2, [r7, #4]
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	0018      	movs	r0, r3
 8001792:	f7ff ff3d 	bl	8001610 <lcd_send_data>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1f4      	bne.n	8001788 <lcd_send_string+0xa>
}
 800179e:	46c0      	nop			; (mov r8, r8)
 80017a0:	46c0      	nop			; (mov r8, r8)
 80017a2:	46bd      	mov	sp, r7
 80017a4:	b002      	add	sp, #8
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017ae:	f000 ff03 	bl	80025b8 <HAL_Init>

	//HAL_TIM_Base_Start(&htim3);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017b2:	f000 f843 	bl	800183c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017b6:	f000 fa19 	bl	8001bec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80017ba:	f000 f92b 	bl	8001a14 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80017be:	f000 f9bd 	bl	8001b3c <MX_TIM3_Init>
  MX_RTC_Init();
 80017c2:	f000 f957 	bl	8001a74 <MX_RTC_Init>
  MX_LPUART1_UART_Init();
 80017c6:	f000 f8f7 	bl	80019b8 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 80017ca:	f000 f8b5 	bl	8001938 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 80017ce:	2380      	movs	r3, #128	; 0x80
 80017d0:	0059      	lsls	r1, r3, #1
 80017d2:	23a0      	movs	r3, #160	; 0xa0
 80017d4:	05db      	lsls	r3, r3, #23
 80017d6:	2201      	movs	r2, #1
 80017d8:	0018      	movs	r0, r3
 80017da:	f001 f9dd 	bl	8002b98 <HAL_GPIO_WritePin>
	lcd_init();
 80017de:	f7ff ff90 	bl	8001702 <lcd_init>
	lcd_put_cur(row,col);
 80017e2:	4b14      	ldr	r3, [pc, #80]	; (8001834 <main+0x8c>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	4b14      	ldr	r3, [pc, #80]	; (8001838 <main+0x90>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	0019      	movs	r1, r3
 80017ec:	0010      	movs	r0, r2
 80017ee:	f7ff ff69 	bl	80016c4 <lcd_put_cur>
	lcd_clear ();
 80017f2:	f7ff ff4d 	bl	8001690 <lcd_clear>
	menuInit(); // display first screen
 80017f6:	f000 fa93 	bl	8001d20 <menuInit>
	for (int seq = 0; seq < 2000; seq ++)
 80017fa:	2300      	movs	r3, #0
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	e012      	b.n	8001826 <main+0x7e>
	{
		for (int step = 2; step >= 0; step --)
 8001800:	2302      	movs	r3, #2
 8001802:	603b      	str	r3, [r7, #0]
 8001804:	e009      	b.n	800181a <main+0x72>
		{
			stepping(step);
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	0018      	movs	r0, r3
 800180a:	f000 fc7f 	bl	800210c <stepping>
			HAL_Delay(2);
 800180e:	2002      	movs	r0, #2
 8001810:	f000 ff42 	bl	8002698 <HAL_Delay>
		for (int step = 2; step >= 0; step --)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	3b01      	subs	r3, #1
 8001818:	603b      	str	r3, [r7, #0]
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	daf2      	bge.n	8001806 <main+0x5e>
	for (int seq = 0; seq < 2000; seq ++)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	3301      	adds	r3, #1
 8001824:	607b      	str	r3, [r7, #4]
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	23fa      	movs	r3, #250	; 0xfa
 800182a:	00db      	lsls	r3, r3, #3
 800182c:	429a      	cmp	r2, r3
 800182e:	dbe7      	blt.n	8001800 <main+0x58>
	}
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001830:	e7fe      	b.n	8001830 <main+0x88>
 8001832:	46c0      	nop			; (mov r8, r8)
 8001834:	20000454 	.word	0x20000454
 8001838:	20000458 	.word	0x20000458

0800183c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800183c:	b590      	push	{r4, r7, lr}
 800183e:	b09f      	sub	sp, #124	; 0x7c
 8001840:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001842:	2440      	movs	r4, #64	; 0x40
 8001844:	193b      	adds	r3, r7, r4
 8001846:	0018      	movs	r0, r3
 8001848:	2338      	movs	r3, #56	; 0x38
 800184a:	001a      	movs	r2, r3
 800184c:	2100      	movs	r1, #0
 800184e:	f004 f845 	bl	80058dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001852:	232c      	movs	r3, #44	; 0x2c
 8001854:	18fb      	adds	r3, r7, r3
 8001856:	0018      	movs	r0, r3
 8001858:	2314      	movs	r3, #20
 800185a:	001a      	movs	r2, r3
 800185c:	2100      	movs	r1, #0
 800185e:	f004 f83d 	bl	80058dc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001862:	1d3b      	adds	r3, r7, #4
 8001864:	0018      	movs	r0, r3
 8001866:	2328      	movs	r3, #40	; 0x28
 8001868:	001a      	movs	r2, r3
 800186a:	2100      	movs	r1, #0
 800186c:	f004 f836 	bl	80058dc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001870:	4b2f      	ldr	r3, [pc, #188]	; (8001930 <SystemClock_Config+0xf4>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a2f      	ldr	r2, [pc, #188]	; (8001934 <SystemClock_Config+0xf8>)
 8001876:	401a      	ands	r2, r3
 8001878:	4b2d      	ldr	r3, [pc, #180]	; (8001930 <SystemClock_Config+0xf4>)
 800187a:	2180      	movs	r1, #128	; 0x80
 800187c:	0109      	lsls	r1, r1, #4
 800187e:	430a      	orrs	r2, r1
 8001880:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001882:	193b      	adds	r3, r7, r4
 8001884:	2209      	movs	r2, #9
 8001886:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001888:	193b      	adds	r3, r7, r4
 800188a:	22a0      	movs	r2, #160	; 0xa0
 800188c:	02d2      	lsls	r2, r2, #11
 800188e:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001890:	0021      	movs	r1, r4
 8001892:	187b      	adds	r3, r7, r1
 8001894:	2201      	movs	r2, #1
 8001896:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001898:	187b      	adds	r3, r7, r1
 800189a:	2202      	movs	r2, #2
 800189c:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800189e:	187b      	adds	r3, r7, r1
 80018a0:	2280      	movs	r2, #128	; 0x80
 80018a2:	0252      	lsls	r2, r2, #9
 80018a4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_8;
 80018a6:	187b      	adds	r3, r7, r1
 80018a8:	22c0      	movs	r2, #192	; 0xc0
 80018aa:	0312      	lsls	r2, r2, #12
 80018ac:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80018ae:	187b      	adds	r3, r7, r1
 80018b0:	2280      	movs	r2, #128	; 0x80
 80018b2:	03d2      	lsls	r2, r2, #15
 80018b4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b6:	187b      	adds	r3, r7, r1
 80018b8:	0018      	movs	r0, r3
 80018ba:	f001 fe11 	bl	80034e0 <HAL_RCC_OscConfig>
 80018be:	1e03      	subs	r3, r0, #0
 80018c0:	d001      	beq.n	80018c6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80018c2:	f000 fa27 	bl	8001d14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018c6:	212c      	movs	r1, #44	; 0x2c
 80018c8:	187b      	adds	r3, r7, r1
 80018ca:	220f      	movs	r2, #15
 80018cc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ce:	187b      	adds	r3, r7, r1
 80018d0:	2203      	movs	r2, #3
 80018d2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018d4:	187b      	adds	r3, r7, r1
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018da:	187b      	adds	r3, r7, r1
 80018dc:	2200      	movs	r2, #0
 80018de:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018e0:	187b      	adds	r3, r7, r1
 80018e2:	2200      	movs	r2, #0
 80018e4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80018e6:	187b      	adds	r3, r7, r1
 80018e8:	2101      	movs	r1, #1
 80018ea:	0018      	movs	r0, r3
 80018ec:	f002 f9cc 	bl	8003c88 <HAL_RCC_ClockConfig>
 80018f0:	1e03      	subs	r3, r0, #0
 80018f2:	d001      	beq.n	80018f8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80018f4:	f000 fa0e 	bl	8001d14 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1
 80018f8:	1d3b      	adds	r3, r7, #4
 80018fa:	222e      	movs	r2, #46	; 0x2e
 80018fc:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	2200      	movs	r2, #0
 8001902:	611a      	str	r2, [r3, #16]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	2200      	movs	r2, #0
 8001908:	615a      	str	r2, [r3, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800190a:	1d3b      	adds	r3, r7, #4
 800190c:	2200      	movs	r2, #0
 800190e:	619a      	str	r2, [r3, #24]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	2280      	movs	r2, #128	; 0x80
 8001914:	0292      	lsls	r2, r2, #10
 8001916:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001918:	1d3b      	adds	r3, r7, #4
 800191a:	0018      	movs	r0, r3
 800191c:	f002 fbd8 	bl	80040d0 <HAL_RCCEx_PeriphCLKConfig>
 8001920:	1e03      	subs	r3, r0, #0
 8001922:	d001      	beq.n	8001928 <SystemClock_Config+0xec>
  {
    Error_Handler();
 8001924:	f000 f9f6 	bl	8001d14 <Error_Handler>
  }
}
 8001928:	46c0      	nop			; (mov r8, r8)
 800192a:	46bd      	mov	sp, r7
 800192c:	b01f      	add	sp, #124	; 0x7c
 800192e:	bd90      	pop	{r4, r7, pc}
 8001930:	40007000 	.word	0x40007000
 8001934:	ffffe7ff 	.word	0xffffe7ff

08001938 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800193c:	4b1b      	ldr	r3, [pc, #108]	; (80019ac <MX_I2C1_Init+0x74>)
 800193e:	4a1c      	ldr	r2, [pc, #112]	; (80019b0 <MX_I2C1_Init+0x78>)
 8001940:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8001942:	4b1a      	ldr	r3, [pc, #104]	; (80019ac <MX_I2C1_Init+0x74>)
 8001944:	4a1b      	ldr	r2, [pc, #108]	; (80019b4 <MX_I2C1_Init+0x7c>)
 8001946:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001948:	4b18      	ldr	r3, [pc, #96]	; (80019ac <MX_I2C1_Init+0x74>)
 800194a:	2200      	movs	r2, #0
 800194c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800194e:	4b17      	ldr	r3, [pc, #92]	; (80019ac <MX_I2C1_Init+0x74>)
 8001950:	2201      	movs	r2, #1
 8001952:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001954:	4b15      	ldr	r3, [pc, #84]	; (80019ac <MX_I2C1_Init+0x74>)
 8001956:	2200      	movs	r2, #0
 8001958:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800195a:	4b14      	ldr	r3, [pc, #80]	; (80019ac <MX_I2C1_Init+0x74>)
 800195c:	2200      	movs	r2, #0
 800195e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001960:	4b12      	ldr	r3, [pc, #72]	; (80019ac <MX_I2C1_Init+0x74>)
 8001962:	2200      	movs	r2, #0
 8001964:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001966:	4b11      	ldr	r3, [pc, #68]	; (80019ac <MX_I2C1_Init+0x74>)
 8001968:	2200      	movs	r2, #0
 800196a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800196c:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <MX_I2C1_Init+0x74>)
 800196e:	2200      	movs	r2, #0
 8001970:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001972:	4b0e      	ldr	r3, [pc, #56]	; (80019ac <MX_I2C1_Init+0x74>)
 8001974:	0018      	movs	r0, r3
 8001976:	f001 f949 	bl	8002c0c <HAL_I2C_Init>
 800197a:	1e03      	subs	r3, r0, #0
 800197c:	d001      	beq.n	8001982 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800197e:	f000 f9c9 	bl	8001d14 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001982:	4b0a      	ldr	r3, [pc, #40]	; (80019ac <MX_I2C1_Init+0x74>)
 8001984:	2100      	movs	r1, #0
 8001986:	0018      	movs	r0, r3
 8001988:	f001 fd12 	bl	80033b0 <HAL_I2CEx_ConfigAnalogFilter>
 800198c:	1e03      	subs	r3, r0, #0
 800198e:	d001      	beq.n	8001994 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001990:	f000 f9c0 	bl	8001d14 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001994:	4b05      	ldr	r3, [pc, #20]	; (80019ac <MX_I2C1_Init+0x74>)
 8001996:	2100      	movs	r1, #0
 8001998:	0018      	movs	r0, r3
 800199a:	f001 fd55 	bl	8003448 <HAL_I2CEx_ConfigDigitalFilter>
 800199e:	1e03      	subs	r3, r0, #0
 80019a0:	d001      	beq.n	80019a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80019a2:	f000 f9b7 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019a6:	46c0      	nop			; (mov r8, r8)
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	2000028c 	.word	0x2000028c
 80019b0:	40005400 	.word	0x40005400
 80019b4:	00707cbb 	.word	0x00707cbb

080019b8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80019bc:	4b13      	ldr	r3, [pc, #76]	; (8001a0c <MX_LPUART1_UART_Init+0x54>)
 80019be:	4a14      	ldr	r2, [pc, #80]	; (8001a10 <MX_LPUART1_UART_Init+0x58>)
 80019c0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 80019c2:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <MX_LPUART1_UART_Init+0x54>)
 80019c4:	2296      	movs	r2, #150	; 0x96
 80019c6:	0192      	lsls	r2, r2, #6
 80019c8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 80019ca:	4b10      	ldr	r3, [pc, #64]	; (8001a0c <MX_LPUART1_UART_Init+0x54>)
 80019cc:	2280      	movs	r2, #128	; 0x80
 80019ce:	0552      	lsls	r2, r2, #21
 80019d0:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80019d2:	4b0e      	ldr	r3, [pc, #56]	; (8001a0c <MX_LPUART1_UART_Init+0x54>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80019d8:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <MX_LPUART1_UART_Init+0x54>)
 80019da:	2200      	movs	r2, #0
 80019dc:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80019de:	4b0b      	ldr	r3, [pc, #44]	; (8001a0c <MX_LPUART1_UART_Init+0x54>)
 80019e0:	220c      	movs	r2, #12
 80019e2:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019e4:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <MX_LPUART1_UART_Init+0x54>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019ea:	4b08      	ldr	r3, [pc, #32]	; (8001a0c <MX_LPUART1_UART_Init+0x54>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019f0:	4b06      	ldr	r3, [pc, #24]	; (8001a0c <MX_LPUART1_UART_Init+0x54>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80019f6:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <MX_LPUART1_UART_Init+0x54>)
 80019f8:	0018      	movs	r0, r3
 80019fa:	f003 fa03 	bl	8004e04 <HAL_UART_Init>
 80019fe:	1e03      	subs	r3, r0, #0
 8001a00:	d001      	beq.n	8001a06 <MX_LPUART1_UART_Init+0x4e>
  {
    Error_Handler();
 8001a02:	f000 f987 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001a06:	46c0      	nop			; (mov r8, r8)
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	200002e0 	.word	0x200002e0
 8001a10:	40004800 	.word	0x40004800

08001a14 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a18:	4b14      	ldr	r3, [pc, #80]	; (8001a6c <MX_USART2_UART_Init+0x58>)
 8001a1a:	4a15      	ldr	r2, [pc, #84]	; (8001a70 <MX_USART2_UART_Init+0x5c>)
 8001a1c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001a1e:	4b13      	ldr	r3, [pc, #76]	; (8001a6c <MX_USART2_UART_Init+0x58>)
 8001a20:	2296      	movs	r2, #150	; 0x96
 8001a22:	0192      	lsls	r2, r2, #6
 8001a24:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a26:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <MX_USART2_UART_Init+0x58>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a2c:	4b0f      	ldr	r3, [pc, #60]	; (8001a6c <MX_USART2_UART_Init+0x58>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a32:	4b0e      	ldr	r3, [pc, #56]	; (8001a6c <MX_USART2_UART_Init+0x58>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a38:	4b0c      	ldr	r3, [pc, #48]	; (8001a6c <MX_USART2_UART_Init+0x58>)
 8001a3a:	220c      	movs	r2, #12
 8001a3c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a3e:	4b0b      	ldr	r3, [pc, #44]	; (8001a6c <MX_USART2_UART_Init+0x58>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a44:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <MX_USART2_UART_Init+0x58>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a4a:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <MX_USART2_UART_Init+0x58>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a50:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <MX_USART2_UART_Init+0x58>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a56:	4b05      	ldr	r3, [pc, #20]	; (8001a6c <MX_USART2_UART_Init+0x58>)
 8001a58:	0018      	movs	r0, r3
 8001a5a:	f003 f9d3 	bl	8004e04 <HAL_UART_Init>
 8001a5e:	1e03      	subs	r3, r0, #0
 8001a60:	d001      	beq.n	8001a66 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a62:	f000 f957 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a66:	46c0      	nop			; (mov r8, r8)
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	20000368 	.word	0x20000368
 8001a70:	40004400 	.word	0x40004400

08001a74 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b086      	sub	sp, #24
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001a7a:	1d3b      	adds	r3, r7, #4
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	2314      	movs	r3, #20
 8001a80:	001a      	movs	r2, r3
 8001a82:	2100      	movs	r1, #0
 8001a84:	f003 ff2a 	bl	80058dc <memset>
  RTC_DateTypeDef sDate = {0};
 8001a88:	003b      	movs	r3, r7
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a8e:	4b29      	ldr	r3, [pc, #164]	; (8001b34 <MX_RTC_Init+0xc0>)
 8001a90:	4a29      	ldr	r2, [pc, #164]	; (8001b38 <MX_RTC_Init+0xc4>)
 8001a92:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001a94:	4b27      	ldr	r3, [pc, #156]	; (8001b34 <MX_RTC_Init+0xc0>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001a9a:	4b26      	ldr	r3, [pc, #152]	; (8001b34 <MX_RTC_Init+0xc0>)
 8001a9c:	227f      	movs	r2, #127	; 0x7f
 8001a9e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001aa0:	4b24      	ldr	r3, [pc, #144]	; (8001b34 <MX_RTC_Init+0xc0>)
 8001aa2:	22ff      	movs	r2, #255	; 0xff
 8001aa4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001aa6:	4b23      	ldr	r3, [pc, #140]	; (8001b34 <MX_RTC_Init+0xc0>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001aac:	4b21      	ldr	r3, [pc, #132]	; (8001b34 <MX_RTC_Init+0xc0>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001ab2:	4b20      	ldr	r3, [pc, #128]	; (8001b34 <MX_RTC_Init+0xc0>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001ab8:	4b1e      	ldr	r3, [pc, #120]	; (8001b34 <MX_RTC_Init+0xc0>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001abe:	4b1d      	ldr	r3, [pc, #116]	; (8001b34 <MX_RTC_Init+0xc0>)
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	f002 fca3 	bl	800440c <HAL_RTC_Init>
 8001ac6:	1e03      	subs	r3, r0, #0
 8001ac8:	d001      	beq.n	8001ace <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8001aca:	f000 f923 	bl	8001d14 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x10;
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	2210      	movs	r2, #16
 8001ad2:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x27;
 8001ad4:	1d3b      	adds	r3, r7, #4
 8001ad6:	2227      	movs	r2, #39	; 0x27
 8001ad8:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	2200      	movs	r2, #0
 8001ade:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001ae0:	1d3b      	adds	r3, r7, #4
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	2200      	movs	r2, #0
 8001aea:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001aec:	1d39      	adds	r1, r7, #4
 8001aee:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <MX_RTC_Init+0xc0>)
 8001af0:	2201      	movs	r2, #1
 8001af2:	0018      	movs	r0, r3
 8001af4:	f002 fd26 	bl	8004544 <HAL_RTC_SetTime>
 8001af8:	1e03      	subs	r3, r0, #0
 8001afa:	d001      	beq.n	8001b00 <MX_RTC_Init+0x8c>
  {
    Error_Handler();
 8001afc:	f000 f90a 	bl	8001d14 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8001b00:	003b      	movs	r3, r7
 8001b02:	2202      	movs	r2, #2
 8001b04:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JUNE;
 8001b06:	003b      	movs	r3, r7
 8001b08:	2206      	movs	r2, #6
 8001b0a:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x13;
 8001b0c:	003b      	movs	r3, r7
 8001b0e:	2213      	movs	r2, #19
 8001b10:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8001b12:	003b      	movs	r3, r7
 8001b14:	2200      	movs	r2, #0
 8001b16:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001b18:	0039      	movs	r1, r7
 8001b1a:	4b06      	ldr	r3, [pc, #24]	; (8001b34 <MX_RTC_Init+0xc0>)
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f002 fdba 	bl	8004698 <HAL_RTC_SetDate>
 8001b24:	1e03      	subs	r3, r0, #0
 8001b26:	d001      	beq.n	8001b2c <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 8001b28:	f000 f8f4 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001b2c:	46c0      	nop			; (mov r8, r8)
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	b006      	add	sp, #24
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	200003f0 	.word	0x200003f0
 8001b38:	40002800 	.word	0x40002800

08001b3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b42:	2308      	movs	r3, #8
 8001b44:	18fb      	adds	r3, r7, r3
 8001b46:	0018      	movs	r0, r3
 8001b48:	2310      	movs	r3, #16
 8001b4a:	001a      	movs	r2, r3
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	f003 fec5 	bl	80058dc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b52:	003b      	movs	r3, r7
 8001b54:	0018      	movs	r0, r3
 8001b56:	2308      	movs	r3, #8
 8001b58:	001a      	movs	r2, r3
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	f003 febe 	bl	80058dc <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b60:	4b1e      	ldr	r3, [pc, #120]	; (8001bdc <MX_TIM3_Init+0xa0>)
 8001b62:	4a1f      	ldr	r2, [pc, #124]	; (8001be0 <MX_TIM3_Init+0xa4>)
 8001b64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000 - 1;
 8001b66:	4b1d      	ldr	r3, [pc, #116]	; (8001bdc <MX_TIM3_Init+0xa0>)
 8001b68:	4a1e      	ldr	r2, [pc, #120]	; (8001be4 <MX_TIM3_Init+0xa8>)
 8001b6a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6c:	4b1b      	ldr	r3, [pc, #108]	; (8001bdc <MX_TIM3_Init+0xa0>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b72:	4b1a      	ldr	r3, [pc, #104]	; (8001bdc <MX_TIM3_Init+0xa0>)
 8001b74:	4a1c      	ldr	r2, [pc, #112]	; (8001be8 <MX_TIM3_Init+0xac>)
 8001b76:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b78:	4b18      	ldr	r3, [pc, #96]	; (8001bdc <MX_TIM3_Init+0xa0>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b7e:	4b17      	ldr	r3, [pc, #92]	; (8001bdc <MX_TIM3_Init+0xa0>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b84:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <MX_TIM3_Init+0xa0>)
 8001b86:	0018      	movs	r0, r3
 8001b88:	f002 fed1 	bl	800492e <HAL_TIM_Base_Init>
 8001b8c:	1e03      	subs	r3, r0, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001b90:	f000 f8c0 	bl	8001d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b94:	2108      	movs	r1, #8
 8001b96:	187b      	adds	r3, r7, r1
 8001b98:	2280      	movs	r2, #128	; 0x80
 8001b9a:	0152      	lsls	r2, r2, #5
 8001b9c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b9e:	187a      	adds	r2, r7, r1
 8001ba0:	4b0e      	ldr	r3, [pc, #56]	; (8001bdc <MX_TIM3_Init+0xa0>)
 8001ba2:	0011      	movs	r1, r2
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f002 ff03 	bl	80049b0 <HAL_TIM_ConfigClockSource>
 8001baa:	1e03      	subs	r3, r0, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001bae:	f000 f8b1 	bl	8001d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb2:	003b      	movs	r3, r7
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bb8:	003b      	movs	r3, r7
 8001bba:	2200      	movs	r2, #0
 8001bbc:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bbe:	003a      	movs	r2, r7
 8001bc0:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <MX_TIM3_Init+0xa0>)
 8001bc2:	0011      	movs	r1, r2
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f003 f8bf 	bl	8004d48 <HAL_TIMEx_MasterConfigSynchronization>
 8001bca:	1e03      	subs	r3, r0, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001bce:	f000 f8a1 	bl	8001d14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001bd2:	46c0      	nop			; (mov r8, r8)
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	b006      	add	sp, #24
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	46c0      	nop			; (mov r8, r8)
 8001bdc:	20000414 	.word	0x20000414
 8001be0:	40000400 	.word	0x40000400
 8001be4:	00007cff 	.word	0x00007cff
 8001be8:	0000ffff 	.word	0x0000ffff

08001bec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bec:	b590      	push	{r4, r7, lr}
 8001bee:	b08b      	sub	sp, #44	; 0x2c
 8001bf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf2:	2414      	movs	r4, #20
 8001bf4:	193b      	adds	r3, r7, r4
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	2314      	movs	r3, #20
 8001bfa:	001a      	movs	r2, r3
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	f003 fe6d 	bl	80058dc <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c02:	4b41      	ldr	r3, [pc, #260]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c06:	4b40      	ldr	r3, [pc, #256]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c08:	2104      	movs	r1, #4
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c0e:	4b3e      	ldr	r3, [pc, #248]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c12:	2204      	movs	r2, #4
 8001c14:	4013      	ands	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
 8001c18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c1a:	4b3b      	ldr	r3, [pc, #236]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c1e:	4b3a      	ldr	r3, [pc, #232]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c20:	2180      	movs	r1, #128	; 0x80
 8001c22:	430a      	orrs	r2, r1
 8001c24:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c26:	4b38      	ldr	r3, [pc, #224]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c2a:	2280      	movs	r2, #128	; 0x80
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c32:	4b35      	ldr	r3, [pc, #212]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c36:	4b34      	ldr	r3, [pc, #208]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c38:	2101      	movs	r1, #1
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c3e:	4b32      	ldr	r3, [pc, #200]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c42:	2201      	movs	r2, #1
 8001c44:	4013      	ands	r3, r2
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c4a:	4b2f      	ldr	r3, [pc, #188]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c4e:	4b2e      	ldr	r3, [pc, #184]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c50:	2102      	movs	r1, #2
 8001c52:	430a      	orrs	r2, r1
 8001c54:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c56:	4b2c      	ldr	r3, [pc, #176]	; (8001d08 <MX_GPIO_Init+0x11c>)
 8001c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c5a:	2202      	movs	r2, #2
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	607b      	str	r3, [r7, #4]
 8001c60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|LD2_Pin
 8001c62:	2334      	movs	r3, #52	; 0x34
 8001c64:	33ff      	adds	r3, #255	; 0xff
 8001c66:	0019      	movs	r1, r3
 8001c68:	23a0      	movs	r3, #160	; 0xa0
 8001c6a:	05db      	lsls	r3, r3, #23
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	0018      	movs	r0, r3
 8001c70:	f000 ff92 	bl	8002b98 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001c74:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <MX_GPIO_Init+0x120>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	2101      	movs	r1, #1
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	f000 ff8c 	bl	8002b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA4 LD2_Pin
                           PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|LD2_Pin
 8001c80:	193b      	adds	r3, r7, r4
 8001c82:	2234      	movs	r2, #52	; 0x34
 8001c84:	32ff      	adds	r2, #255	; 0xff
 8001c86:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c88:	193b      	adds	r3, r7, r4
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	193b      	adds	r3, r7, r4
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c94:	193b      	adds	r3, r7, r4
 8001c96:	2200      	movs	r2, #0
 8001c98:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9a:	193a      	adds	r2, r7, r4
 8001c9c:	23a0      	movs	r3, #160	; 0xa0
 8001c9e:	05db      	lsls	r3, r3, #23
 8001ca0:	0011      	movs	r1, r2
 8001ca2:	0018      	movs	r0, r3
 8001ca4:	f000 fdfa 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ca8:	193b      	adds	r3, r7, r4
 8001caa:	2201      	movs	r2, #1
 8001cac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cae:	193b      	adds	r3, r7, r4
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	193b      	adds	r3, r7, r4
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cba:	193b      	adds	r3, r7, r4
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc0:	193b      	adds	r3, r7, r4
 8001cc2:	4a12      	ldr	r2, [pc, #72]	; (8001d0c <MX_GPIO_Init+0x120>)
 8001cc4:	0019      	movs	r1, r3
 8001cc6:	0010      	movs	r0, r2
 8001cc8:	f000 fde8 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pins : PRZYCISK_1_Pin PRZYCISK_4_Pin PRZYCISK_3_Pin PRZYCISK_2_Pin */
  GPIO_InitStruct.Pin = PRZYCISK_1_Pin|PRZYCISK_4_Pin|PRZYCISK_3_Pin|PRZYCISK_2_Pin;
 8001ccc:	0021      	movs	r1, r4
 8001cce:	187b      	adds	r3, r7, r1
 8001cd0:	4a0f      	ldr	r2, [pc, #60]	; (8001d10 <MX_GPIO_Init+0x124>)
 8001cd2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001cd4:	187b      	adds	r3, r7, r1
 8001cd6:	2288      	movs	r2, #136	; 0x88
 8001cd8:	0352      	lsls	r2, r2, #13
 8001cda:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	187b      	adds	r3, r7, r1
 8001cde:	2200      	movs	r2, #0
 8001ce0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce2:	187b      	adds	r3, r7, r1
 8001ce4:	4a09      	ldr	r2, [pc, #36]	; (8001d0c <MX_GPIO_Init+0x120>)
 8001ce6:	0019      	movs	r1, r3
 8001ce8:	0010      	movs	r0, r2
 8001cea:	f000 fdd7 	bl	800289c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	2007      	movs	r0, #7
 8001cf4:	f000 fda0 	bl	8002838 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8001cf8:	2007      	movs	r0, #7
 8001cfa:	f000 fdb2 	bl	8002862 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001cfe:	46c0      	nop			; (mov r8, r8)
 8001d00:	46bd      	mov	sp, r7
 8001d02:	b00b      	add	sp, #44	; 0x2c
 8001d04:	bd90      	pop	{r4, r7, pc}
 8001d06:	46c0      	nop			; (mov r8, r8)
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	50000400 	.word	0x50000400
 8001d10:	0000e002 	.word	0x0000e002

08001d14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d18:	b672      	cpsid	i
}
 8001d1a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001d1c:	e7fe      	b.n	8001d1c <Error_Handler+0x8>
	...

08001d20 <menuInit>:
uint8_t actionFlag = 0;
char number[1];


void menuInit(void) //display first menu
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
	lcd_clear();
 8001d24:	f7ff fcb4 	bl	8001690 <lcd_clear>
	lcd_put_cur(0,0);
 8001d28:	2100      	movs	r1, #0
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	f7ff fcca 	bl	80016c4 <lcd_put_cur>
	lcd_send_data('>'); //shows which line will be chosen if key SELECT pressed
 8001d30:	203e      	movs	r0, #62	; 0x3e
 8001d32:	f7ff fc6d 	bl	8001610 <lcd_send_data>
	lcd_put_cur(0,1);
 8001d36:	2101      	movs	r1, #1
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f7ff fcc3 	bl	80016c4 <lcd_put_cur>
	lcd_send_string(select.text);
 8001d3e:	4b08      	ldr	r3, [pc, #32]	; (8001d60 <menuInit+0x40>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	0018      	movs	r0, r3
 8001d44:	f7ff fd1b 	bl	800177e <lcd_send_string>
	lcd_put_cur(1,1);
 8001d48:	2101      	movs	r1, #1
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	f7ff fcba 	bl	80016c4 <lcd_put_cur>
	lcd_send_string(newM.text);
 8001d50:	4b04      	ldr	r3, [pc, #16]	; (8001d64 <menuInit+0x44>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	0018      	movs	r0, r3
 8001d56:	f7ff fd12 	bl	800177e <lcd_send_string>
}
 8001d5a:	46c0      	nop			; (mov r8, r8)
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000020 	.word	0x20000020

08001d68 <displayCur>:

void displayCur(void) //displays the current 2-lines menu
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
		lcd_clear();
 8001d6c:	f7ff fc90 	bl	8001690 <lcd_clear>
		lcd_put_cur(0,0);
 8001d70:	2100      	movs	r1, #0
 8001d72:	2000      	movs	r0, #0
 8001d74:	f7ff fca6 	bl	80016c4 <lcd_put_cur>
		lcd_send_data('>');
 8001d78:	203e      	movs	r0, #62	; 0x3e
 8001d7a:	f7ff fc49 	bl	8001610 <lcd_send_data>
		lcd_put_cur(curIndex % 2,1);
 8001d7e:	4b2c      	ldr	r3, [pc, #176]	; (8001e30 <displayCur+0xc8>)
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	001a      	movs	r2, r3
 8001d84:	2301      	movs	r3, #1
 8001d86:	4013      	ands	r3, r2
 8001d88:	2101      	movs	r1, #1
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	f7ff fc9a 	bl	80016c4 <lcd_put_cur>
		lcd_send_string(currentMenu->text);
 8001d90:	4b28      	ldr	r3, [pc, #160]	; (8001e34 <displayCur+0xcc>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	0018      	movs	r0, r3
 8001d98:	f7ff fcf1 	bl	800177e <lcd_send_string>
		lcd_put_cur((curIndex+1) % 2,1);
 8001d9c:	4b24      	ldr	r3, [pc, #144]	; (8001e30 <displayCur+0xc8>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	3301      	adds	r3, #1
 8001da2:	4a25      	ldr	r2, [pc, #148]	; (8001e38 <displayCur+0xd0>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	d504      	bpl.n	8001db2 <displayCur+0x4a>
 8001da8:	3b01      	subs	r3, #1
 8001daa:	2202      	movs	r2, #2
 8001dac:	4252      	negs	r2, r2
 8001dae:	4313      	orrs	r3, r2
 8001db0:	3301      	adds	r3, #1
 8001db2:	2101      	movs	r1, #1
 8001db4:	0018      	movs	r0, r3
 8001db6:	f7ff fc85 	bl	80016c4 <lcd_put_cur>
		if(currentMenu->next!=NULL){
 8001dba:	4b1e      	ldr	r3, [pc, #120]	; (8001e34 <displayCur+0xcc>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d007      	beq.n	8001dd4 <displayCur+0x6c>
			lcd_send_string(currentMenu->next->text);
 8001dc4:	4b1b      	ldr	r3, [pc, #108]	; (8001e34 <displayCur+0xcc>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	0018      	movs	r0, r3
 8001dce:	f7ff fcd6 	bl	800177e <lcd_send_string>
			itoa(run.velocity,number,10);
			lcd_send_string(number);
			lcd_put_cur(1,0);
			lcd_send_string("Press button");
		}
}
 8001dd2:	e029      	b.n	8001e28 <displayCur+0xc0>
			lcd_put_cur(0,3);
 8001dd4:	2103      	movs	r1, #3
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	f7ff fc74 	bl	80016c4 <lcd_put_cur>
			itoa(run.dose,number,10);
 8001ddc:	4b17      	ldr	r3, [pc, #92]	; (8001e3c <displayCur+0xd4>)
 8001dde:	7d1b      	ldrb	r3, [r3, #20]
 8001de0:	0018      	movs	r0, r3
 8001de2:	4b17      	ldr	r3, [pc, #92]	; (8001e40 <displayCur+0xd8>)
 8001de4:	220a      	movs	r2, #10
 8001de6:	0019      	movs	r1, r3
 8001de8:	f003 fd40 	bl	800586c <itoa>
			lcd_send_string(number);
 8001dec:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <displayCur+0xd8>)
 8001dee:	0018      	movs	r0, r3
 8001df0:	f7ff fcc5 	bl	800177e <lcd_send_string>
			lcd_put_cur(0,10);
 8001df4:	210a      	movs	r1, #10
 8001df6:	2000      	movs	r0, #0
 8001df8:	f7ff fc64 	bl	80016c4 <lcd_put_cur>
			itoa(run.velocity,number,10);
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	; (8001e3c <displayCur+0xd4>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	1c18      	adds	r0, r3, #0
 8001e02:	f7fe ff63 	bl	8000ccc <__aeabi_f2iz>
 8001e06:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <displayCur+0xd8>)
 8001e08:	220a      	movs	r2, #10
 8001e0a:	0019      	movs	r1, r3
 8001e0c:	f003 fd2e 	bl	800586c <itoa>
			lcd_send_string(number);
 8001e10:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <displayCur+0xd8>)
 8001e12:	0018      	movs	r0, r3
 8001e14:	f7ff fcb3 	bl	800177e <lcd_send_string>
			lcd_put_cur(1,0);
 8001e18:	2100      	movs	r1, #0
 8001e1a:	2001      	movs	r0, #1
 8001e1c:	f7ff fc52 	bl	80016c4 <lcd_put_cur>
			lcd_send_string("Press button");
 8001e20:	4b08      	ldr	r3, [pc, #32]	; (8001e44 <displayCur+0xdc>)
 8001e22:	0018      	movs	r0, r3
 8001e24:	f7ff fcab 	bl	800177e <lcd_send_string>
}
 8001e28:	46c0      	nop			; (mov r8, r8)
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	46c0      	nop			; (mov r8, r8)
 8001e30:	20000478 	.word	0x20000478
 8001e34:	20000260 	.word	0x20000260
 8001e38:	80000001 	.word	0x80000001
 8001e3c:	20000040 	.word	0x20000040
 8001e40:	2000047c 	.word	0x2000047c
 8001e44:	08005a38 	.word	0x08005a38

08001e48 <stepInto>:
void stepInto(void) //enter into sub-menu
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	if(currentMenu->child!=NULL)
 8001e4c:	4b08      	ldr	r3, [pc, #32]	; (8001e70 <stepInto+0x28>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d009      	beq.n	8001e6a <stepInto+0x22>
	{
		curIndex = 0;
 8001e56:	4b07      	ldr	r3, [pc, #28]	; (8001e74 <stepInto+0x2c>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	701a      	strb	r2, [r3, #0]
		currentMenu = currentMenu->child;
 8001e5c:	4b04      	ldr	r3, [pc, #16]	; (8001e70 <stepInto+0x28>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	691a      	ldr	r2, [r3, #16]
 8001e62:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <stepInto+0x28>)
 8001e64:	601a      	str	r2, [r3, #0]
		displayCur();
 8001e66:	f7ff ff7f 	bl	8001d68 <displayCur>
	}
}
 8001e6a:	46c0      	nop			; (mov r8, r8)
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	20000260 	.word	0x20000260
 8001e74:	20000478 	.word	0x20000478

08001e78 <setParameters>:
	}
	actionFlag=0;
}

void setParameters(void) //take the velocity and dose values from chosen menu
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
	if(currentMenu->velocity!=0)
 8001e7c:	4b12      	ldr	r3, [pc, #72]	; (8001ec8 <setParameters+0x50>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	2100      	movs	r1, #0
 8001e84:	1c18      	adds	r0, r3, #0
 8001e86:	f7fe fac1 	bl	800040c <__aeabi_fcmpeq>
 8001e8a:	1e03      	subs	r3, r0, #0
 8001e8c:	d104      	bne.n	8001e98 <setParameters+0x20>
	{
		run.velocity = currentMenu->velocity;
 8001e8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ec8 <setParameters+0x50>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	699a      	ldr	r2, [r3, #24]
 8001e94:	4b0d      	ldr	r3, [pc, #52]	; (8001ecc <setParameters+0x54>)
 8001e96:	619a      	str	r2, [r3, #24]
	}
	if(currentMenu->dose!=0)
 8001e98:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <setParameters+0x50>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	7d1b      	ldrb	r3, [r3, #20]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d004      	beq.n	8001eac <setParameters+0x34>
	{
		run.dose = currentMenu->dose;
 8001ea2:	4b09      	ldr	r3, [pc, #36]	; (8001ec8 <setParameters+0x50>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	7d1a      	ldrb	r2, [r3, #20]
 8001ea8:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <setParameters+0x54>)
 8001eaa:	751a      	strb	r2, [r3, #20]
	}
	currentMenu = currentMenu->child;
 8001eac:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <setParameters+0x50>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	691a      	ldr	r2, [r3, #16]
 8001eb2:	4b05      	ldr	r3, [pc, #20]	; (8001ec8 <setParameters+0x50>)
 8001eb4:	601a      	str	r2, [r3, #0]
	curIndex = 0;
 8001eb6:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <setParameters+0x58>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	701a      	strb	r2, [r3, #0]
	displayCur();
 8001ebc:	f7ff ff54 	bl	8001d68 <displayCur>
}
 8001ec0:	46c0      	nop			; (mov r8, r8)
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	46c0      	nop			; (mov r8, r8)
 8001ec8:	20000260 	.word	0x20000260
 8001ecc:	20000040 	.word	0x20000040
 8001ed0:	20000478 	.word	0x20000478

08001ed4 <start>:

void start(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
	//move the motor by the right angle with right speed
	lcd_clear();
 8001ed8:	f7ff fbda 	bl	8001690 <lcd_clear>
	lcd_put_cur(0,0);
 8001edc:	2100      	movs	r1, #0
 8001ede:	2000      	movs	r0, #0
 8001ee0:	f7ff fbf0 	bl	80016c4 <lcd_put_cur>
	step_distance(currentMenu->dose, 0, currentMenu->velocity);
 8001ee4:	4b0e      	ldr	r3, [pc, #56]	; (8001f20 <start+0x4c>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	7d1b      	ldrb	r3, [r3, #20]
 8001eea:	0018      	movs	r0, r3
 8001eec:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <start+0x4c>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	699b      	ldr	r3, [r3, #24]
 8001ef2:	1c1a      	adds	r2, r3, #0
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	f000 f997 	bl	8002228 <step_distance>

    //come back to the previous position
    step_distance(currentMenu->dose, 1, currentMenu->velocity); //zmien predkosc na stala
 8001efa:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <start+0x4c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	7d1b      	ldrb	r3, [r3, #20]
 8001f00:	0018      	movs	r0, r3
 8001f02:	4b07      	ldr	r3, [pc, #28]	; (8001f20 <start+0x4c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	1c1a      	adds	r2, r3, #0
 8001f0a:	2101      	movs	r1, #1
 8001f0c:	f000 f98c 	bl	8002228 <step_distance>
	currentMenu = &end;
 8001f10:	4b03      	ldr	r3, [pc, #12]	; (8001f20 <start+0x4c>)
 8001f12:	4a04      	ldr	r2, [pc, #16]	; (8001f24 <start+0x50>)
 8001f14:	601a      	str	r2, [r3, #0]
	lastDisplay();
 8001f16:	f000 f81b 	bl	8001f50 <lastDisplay>
}
 8001f1a:	46c0      	nop			; (mov r8, r8)
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20000260 	.word	0x20000260
 8001f24:	20000240 	.word	0x20000240

08001f28 <restart>:
void restart(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
	currentMenu = &select;
 8001f2c:	4b05      	ldr	r3, [pc, #20]	; (8001f44 <restart+0x1c>)
 8001f2e:	4a06      	ldr	r2, [pc, #24]	; (8001f48 <restart+0x20>)
 8001f30:	601a      	str	r2, [r3, #0]
	curIndex = 0;
 8001f32:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <restart+0x24>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	701a      	strb	r2, [r3, #0]
	displayCur();
 8001f38:	f7ff ff16 	bl	8001d68 <displayCur>
}
 8001f3c:	46c0      	nop			; (mov r8, r8)
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	20000260 	.word	0x20000260
 8001f48:	20000000 	.word	0x20000000
 8001f4c:	20000478 	.word	0x20000478

08001f50 <lastDisplay>:
void lastDisplay(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
	lcd_clear();
 8001f54:	f7ff fb9c 	bl	8001690 <lcd_clear>
	lcd_put_cur(0,6);
 8001f58:	2106      	movs	r1, #6
 8001f5a:	2000      	movs	r0, #0
 8001f5c:	f7ff fbb2 	bl	80016c4 <lcd_put_cur>
	lcd_send_string(currentMenu->text);
 8001f60:	4b04      	ldr	r3, [pc, #16]	; (8001f74 <lastDisplay+0x24>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	0018      	movs	r0, r3
 8001f68:	f7ff fc09 	bl	800177e <lcd_send_string>
}
 8001f6c:	46c0      	nop			; (mov r8, r8)
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	46c0      	nop			; (mov r8, r8)
 8001f74:	20000260 	.word	0x20000260

08001f78 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) //interrupts from keyboard
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	0002      	movs	r2, r0
 8001f80:	1dbb      	adds	r3, r7, #6
 8001f82:	801a      	strh	r2, [r3, #0]
  currentMillis = HAL_GetTick();
 8001f84:	f000 fb7e 	bl	8002684 <HAL_GetTick>
 8001f88:	0002      	movs	r2, r0
 8001f8a:	4b2b      	ldr	r3, [pc, #172]	; (8002038 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001f8c:	601a      	str	r2, [r3, #0]
  if (currentMillis - previousMillis > 10)
 8001f8e:	4b2a      	ldr	r3, [pc, #168]	; (8002038 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	4b2a      	ldr	r3, [pc, #168]	; (800203c <HAL_GPIO_EXTI_Callback+0xc4>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b0a      	cmp	r3, #10
 8001f9a:	d948      	bls.n	800202e <HAL_GPIO_EXTI_Callback+0xb6>
  {
	    /*Configure GPIO pins : PRZYCISK_1_Pin PRZYCISK_4_Pin PRZYCISK_3_Pin PRZYCISK_2_Pin */
	  GPIO_InitStructPrivate.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1;
 8001f9c:	4b28      	ldr	r3, [pc, #160]	; (8002040 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001f9e:	4a29      	ldr	r2, [pc, #164]	; (8002044 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001fa0:	601a      	str	r2, [r3, #0]
	  GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING;
 8001fa2:	4b27      	ldr	r3, [pc, #156]	; (8002040 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001fa4:	2288      	movs	r2, #136	; 0x88
 8001fa6:	0352      	lsls	r2, r2, #13
 8001fa8:	605a      	str	r2, [r3, #4]
	  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001faa:	4b25      	ldr	r3, [pc, #148]	; (8002040 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	609a      	str	r2, [r3, #8]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStructPrivate);
 8001fb0:	4b23      	ldr	r3, [pc, #140]	; (8002040 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001fb2:	4a25      	ldr	r2, [pc, #148]	; (8002048 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001fb4:	0019      	movs	r1, r3
 8001fb6:	0010      	movs	r0, r2
 8001fb8:	f000 fc70 	bl	800289c <HAL_GPIO_Init>

	actionFlag=1;
 8001fbc:	4b23      	ldr	r3, [pc, #140]	; (800204c <HAL_GPIO_EXTI_Callback+0xd4>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	701a      	strb	r2, [r3, #0]

    if(GPIO_Pin == GPIO_PIN_1)
 8001fc2:	1dbb      	adds	r3, r7, #6
 8001fc4:	881b      	ldrh	r3, [r3, #0]
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d103      	bne.n	8001fd2 <HAL_GPIO_EXTI_Callback+0x5a>
    {
    	flag = 1;
 8001fca:	4b21      	ldr	r3, [pc, #132]	; (8002050 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001fcc:	2201      	movs	r2, #1
 8001fce:	701a      	strb	r2, [r3, #0]
 8001fd0:	e01c      	b.n	800200c <HAL_GPIO_EXTI_Callback+0x94>
    }
    else if(GPIO_Pin == GPIO_PIN_15)
 8001fd2:	1dbb      	adds	r3, r7, #6
 8001fd4:	881a      	ldrh	r2, [r3, #0]
 8001fd6:	2380      	movs	r3, #128	; 0x80
 8001fd8:	021b      	lsls	r3, r3, #8
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d103      	bne.n	8001fe6 <HAL_GPIO_EXTI_Callback+0x6e>
    {
    	flag = 2;
 8001fde:	4b1c      	ldr	r3, [pc, #112]	; (8002050 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	701a      	strb	r2, [r3, #0]
 8001fe4:	e012      	b.n	800200c <HAL_GPIO_EXTI_Callback+0x94>
    }
    else if(GPIO_Pin == GPIO_PIN_14)
 8001fe6:	1dbb      	adds	r3, r7, #6
 8001fe8:	881a      	ldrh	r2, [r3, #0]
 8001fea:	2380      	movs	r3, #128	; 0x80
 8001fec:	01db      	lsls	r3, r3, #7
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d103      	bne.n	8001ffa <HAL_GPIO_EXTI_Callback+0x82>
    {
    	flag = 3;
 8001ff2:	4b17      	ldr	r3, [pc, #92]	; (8002050 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001ff4:	2203      	movs	r2, #3
 8001ff6:	701a      	strb	r2, [r3, #0]
 8001ff8:	e008      	b.n	800200c <HAL_GPIO_EXTI_Callback+0x94>
    }
    else if(GPIO_Pin == GPIO_PIN_13)
 8001ffa:	1dbb      	adds	r3, r7, #6
 8001ffc:	881a      	ldrh	r2, [r3, #0]
 8001ffe:	2380      	movs	r3, #128	; 0x80
 8002000:	019b      	lsls	r3, r3, #6
 8002002:	429a      	cmp	r2, r3
 8002004:	d102      	bne.n	800200c <HAL_GPIO_EXTI_Callback+0x94>
    {
    	flag = 4;
 8002006:	4b12      	ldr	r3, [pc, #72]	; (8002050 <HAL_GPIO_EXTI_Callback+0xd8>)
 8002008:	2204      	movs	r2, #4
 800200a:	701a      	strb	r2, [r3, #0]
    }

    /*Configure GPIO pins : PB3 PB5 PB4 back to EXTI*/
    GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING;
 800200c:	4b0c      	ldr	r3, [pc, #48]	; (8002040 <HAL_GPIO_EXTI_Callback+0xc8>)
 800200e:	2288      	movs	r2, #136	; 0x88
 8002010:	0352      	lsls	r2, r2, #13
 8002012:	605a      	str	r2, [r3, #4]
    GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 8002014:	4b0a      	ldr	r3, [pc, #40]	; (8002040 <HAL_GPIO_EXTI_Callback+0xc8>)
 8002016:	2202      	movs	r2, #2
 8002018:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructPrivate);
 800201a:	4b09      	ldr	r3, [pc, #36]	; (8002040 <HAL_GPIO_EXTI_Callback+0xc8>)
 800201c:	4a0a      	ldr	r2, [pc, #40]	; (8002048 <HAL_GPIO_EXTI_Callback+0xd0>)
 800201e:	0019      	movs	r1, r3
 8002020:	0010      	movs	r0, r2
 8002022:	f000 fc3b 	bl	800289c <HAL_GPIO_Init>
    previousMillis = currentMillis;
 8002026:	4b04      	ldr	r3, [pc, #16]	; (8002038 <HAL_GPIO_EXTI_Callback+0xc0>)
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	4b04      	ldr	r3, [pc, #16]	; (800203c <HAL_GPIO_EXTI_Callback+0xc4>)
 800202c:	601a      	str	r2, [r3, #0]
  }
}
 800202e:	46c0      	nop			; (mov r8, r8)
 8002030:	46bd      	mov	sp, r7
 8002032:	b002      	add	sp, #8
 8002034:	bd80      	pop	{r7, pc}
 8002036:	46c0      	nop			; (mov r8, r8)
 8002038:	20000474 	.word	0x20000474
 800203c:	20000470 	.word	0x20000470
 8002040:	2000045c 	.word	0x2000045c
 8002044:	0000e002 	.word	0x0000e002
 8002048:	50000400 	.word	0x50000400
 800204c:	2000047a 	.word	0x2000047a
 8002050:	20000479 	.word	0x20000479

08002054 <calc_steps>:
 *  Created on: Nov 11, 2023
 *      Author: 31415
 */
#include "stepper.h"

int calc_steps (int doseinml) {
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
	int distanceinmm = doseinml * 1000 / area;
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	0013      	movs	r3, r2
 8002060:	015b      	lsls	r3, r3, #5
 8002062:	1a9b      	subs	r3, r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	189b      	adds	r3, r3, r2
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	2150      	movs	r1, #80	; 0x50
 800206c:	0018      	movs	r0, r3
 800206e:	f7fe f8d5 	bl	800021c <__divsi3>
 8002072:	0003      	movs	r3, r0
 8002074:	60fb      	str	r3, [r7, #12]
	int steps = distanceinmm / linear_step;
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	f7ff f9be 	bl	80013f8 <__aeabi_i2d>
 800207c:	4a08      	ldr	r2, [pc, #32]	; (80020a0 <calc_steps+0x4c>)
 800207e:	4b09      	ldr	r3, [pc, #36]	; (80020a4 <calc_steps+0x50>)
 8002080:	f7fe fe96 	bl	8000db0 <__aeabi_ddiv>
 8002084:	0002      	movs	r2, r0
 8002086:	000b      	movs	r3, r1
 8002088:	0010      	movs	r0, r2
 800208a:	0019      	movs	r1, r3
 800208c:	f7ff f97e 	bl	800138c <__aeabi_d2iz>
 8002090:	0003      	movs	r3, r0
 8002092:	60bb      	str	r3, [r7, #8]
	return steps;
 8002094:	68bb      	ldr	r3, [r7, #8]
}
 8002096:	0018      	movs	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	b004      	add	sp, #16
 800209c:	bd80      	pop	{r7, pc}
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	25460aa6 	.word	0x25460aa6
 80020a4:	3f9a0275 	.word	0x3f9a0275

080020a8 <set_speed>:

void set_speed (int mlforsec) {
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
	float mmforsec = mlforsec * 1000 / area;
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	0013      	movs	r3, r2
 80020b4:	015b      	lsls	r3, r3, #5
 80020b6:	1a9b      	subs	r3, r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	189b      	adds	r3, r3, r2
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	2150      	movs	r1, #80	; 0x50
 80020c0:	0018      	movs	r0, r3
 80020c2:	f7fe f8ab 	bl	800021c <__divsi3>
 80020c6:	0003      	movs	r3, r0
 80020c8:	0018      	movs	r0, r3
 80020ca:	f7fe fe1f 	bl	8000d0c <__aeabi_i2f>
 80020ce:	1c03      	adds	r3, r0, #0
 80020d0:	60fb      	str	r3, [r7, #12]
	int delayms = 1000 * linear_step / mmforsec;
 80020d2:	68f8      	ldr	r0, [r7, #12]
 80020d4:	f7ff f9c0 	bl	8001458 <__aeabi_f2d>
 80020d8:	0002      	movs	r2, r0
 80020da:	000b      	movs	r3, r1
 80020dc:	4809      	ldr	r0, [pc, #36]	; (8002104 <set_speed+0x5c>)
 80020de:	490a      	ldr	r1, [pc, #40]	; (8002108 <set_speed+0x60>)
 80020e0:	f7fe fe66 	bl	8000db0 <__aeabi_ddiv>
 80020e4:	0002      	movs	r2, r0
 80020e6:	000b      	movs	r3, r1
 80020e8:	0010      	movs	r0, r2
 80020ea:	0019      	movs	r1, r3
 80020ec:	f7ff f94e 	bl	800138c <__aeabi_d2iz>
 80020f0:	0003      	movs	r3, r0
 80020f2:	60bb      	str	r3, [r7, #8]
	HAL_Delay(delayms);
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	0018      	movs	r0, r3
 80020f8:	f000 face 	bl	8002698 <HAL_Delay>
}
 80020fc:	46c0      	nop			; (mov r8, r8)
 80020fe:	46bd      	mov	sp, r7
 8002100:	b004      	add	sp, #16
 8002102:	bd80      	pop	{r7, pc}
 8002104:	66666666 	.word	0x66666666
 8002108:	40396666 	.word	0x40396666

0800210c <stepping>:

void stepping (int step)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
	switch (step)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2b03      	cmp	r3, #3
 8002118:	d064      	beq.n	80021e4 <stepping+0xd8>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2b03      	cmp	r3, #3
 800211e:	dd00      	ble.n	8002122 <stepping+0x16>
 8002120:	e07c      	b.n	800221c <stepping+0x110>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2b02      	cmp	r3, #2
 8002126:	d041      	beq.n	80021ac <stepping+0xa0>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2b02      	cmp	r3, #2
 800212c:	dc76      	bgt.n	800221c <stepping+0x110>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d003      	beq.n	800213c <stepping+0x30>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d01c      	beq.n	8002174 <stepping+0x68>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
		break;
	}
}
 800213a:	e06f      	b.n	800221c <stepping+0x110>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 800213c:	23a0      	movs	r3, #160	; 0xa0
 800213e:	05db      	lsls	r3, r3, #23
 8002140:	2201      	movs	r2, #1
 8002142:	2101      	movs	r1, #1
 8002144:	0018      	movs	r0, r3
 8002146:	f000 fd27 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 800214a:	23a0      	movs	r3, #160	; 0xa0
 800214c:	05db      	lsls	r3, r3, #23
 800214e:	2201      	movs	r2, #1
 8002150:	2102      	movs	r1, #2
 8002152:	0018      	movs	r0, r3
 8002154:	f000 fd20 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8002158:	23a0      	movs	r3, #160	; 0xa0
 800215a:	05db      	lsls	r3, r3, #23
 800215c:	2200      	movs	r2, #0
 800215e:	2110      	movs	r1, #16
 8002160:	0018      	movs	r0, r3
 8002162:	f000 fd19 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002166:	4b2f      	ldr	r3, [pc, #188]	; (8002224 <stepping+0x118>)
 8002168:	2200      	movs	r2, #0
 800216a:	2101      	movs	r1, #1
 800216c:	0018      	movs	r0, r3
 800216e:	f000 fd13 	bl	8002b98 <HAL_GPIO_WritePin>
		break;
 8002172:	e053      	b.n	800221c <stepping+0x110>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8002174:	23a0      	movs	r3, #160	; 0xa0
 8002176:	05db      	lsls	r3, r3, #23
 8002178:	2200      	movs	r2, #0
 800217a:	2101      	movs	r1, #1
 800217c:	0018      	movs	r0, r3
 800217e:	f000 fd0b 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8002182:	23a0      	movs	r3, #160	; 0xa0
 8002184:	05db      	lsls	r3, r3, #23
 8002186:	2201      	movs	r2, #1
 8002188:	2102      	movs	r1, #2
 800218a:	0018      	movs	r0, r3
 800218c:	f000 fd04 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8002190:	23a0      	movs	r3, #160	; 0xa0
 8002192:	05db      	lsls	r3, r3, #23
 8002194:	2201      	movs	r2, #1
 8002196:	2110      	movs	r1, #16
 8002198:	0018      	movs	r0, r3
 800219a:	f000 fcfd 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800219e:	4b21      	ldr	r3, [pc, #132]	; (8002224 <stepping+0x118>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	2101      	movs	r1, #1
 80021a4:	0018      	movs	r0, r3
 80021a6:	f000 fcf7 	bl	8002b98 <HAL_GPIO_WritePin>
		break;
 80021aa:	e037      	b.n	800221c <stepping+0x110>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80021ac:	23a0      	movs	r3, #160	; 0xa0
 80021ae:	05db      	lsls	r3, r3, #23
 80021b0:	2200      	movs	r2, #0
 80021b2:	2101      	movs	r1, #1
 80021b4:	0018      	movs	r0, r3
 80021b6:	f000 fcef 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80021ba:	23a0      	movs	r3, #160	; 0xa0
 80021bc:	05db      	lsls	r3, r3, #23
 80021be:	2200      	movs	r2, #0
 80021c0:	2102      	movs	r1, #2
 80021c2:	0018      	movs	r0, r3
 80021c4:	f000 fce8 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80021c8:	23a0      	movs	r3, #160	; 0xa0
 80021ca:	05db      	lsls	r3, r3, #23
 80021cc:	2201      	movs	r2, #1
 80021ce:	2110      	movs	r1, #16
 80021d0:	0018      	movs	r0, r3
 80021d2:	f000 fce1 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80021d6:	4b13      	ldr	r3, [pc, #76]	; (8002224 <stepping+0x118>)
 80021d8:	2201      	movs	r2, #1
 80021da:	2101      	movs	r1, #1
 80021dc:	0018      	movs	r0, r3
 80021de:	f000 fcdb 	bl	8002b98 <HAL_GPIO_WritePin>
		break;
 80021e2:	e01b      	b.n	800221c <stepping+0x110>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 80021e4:	23a0      	movs	r3, #160	; 0xa0
 80021e6:	05db      	lsls	r3, r3, #23
 80021e8:	2201      	movs	r2, #1
 80021ea:	2101      	movs	r1, #1
 80021ec:	0018      	movs	r0, r3
 80021ee:	f000 fcd3 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80021f2:	23a0      	movs	r3, #160	; 0xa0
 80021f4:	05db      	lsls	r3, r3, #23
 80021f6:	2200      	movs	r2, #0
 80021f8:	2102      	movs	r1, #2
 80021fa:	0018      	movs	r0, r3
 80021fc:	f000 fccc 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8002200:	23a0      	movs	r3, #160	; 0xa0
 8002202:	05db      	lsls	r3, r3, #23
 8002204:	2200      	movs	r2, #0
 8002206:	2110      	movs	r1, #16
 8002208:	0018      	movs	r0, r3
 800220a:	f000 fcc5 	bl	8002b98 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800220e:	4b05      	ldr	r3, [pc, #20]	; (8002224 <stepping+0x118>)
 8002210:	2201      	movs	r2, #1
 8002212:	2101      	movs	r1, #1
 8002214:	0018      	movs	r0, r3
 8002216:	f000 fcbf 	bl	8002b98 <HAL_GPIO_WritePin>
		break;
 800221a:	46c0      	nop			; (mov r8, r8)
}
 800221c:	46c0      	nop			; (mov r8, r8)
 800221e:	46bd      	mov	sp, r7
 8002220:	b002      	add	sp, #8
 8002222:	bd80      	pop	{r7, pc}
 8002224:	50000400 	.word	0x50000400

08002228 <step_distance>:

void step_distance(int doseinml, int direction, float mlforsec) {
 8002228:	b590      	push	{r4, r7, lr}
 800222a:	b08d      	sub	sp, #52	; 0x34
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
	int numberofsteps = calc_steps(doseinml);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	0018      	movs	r0, r3
 8002238:	f7ff ff0c 	bl	8002054 <calc_steps>
 800223c:	0003      	movs	r3, r0
 800223e:	61fb      	str	r3, [r7, #28]
	int numberofsequences = numberofsteps / 4;
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	2b00      	cmp	r3, #0
 8002244:	da00      	bge.n	8002248 <step_distance+0x20>
 8002246:	3303      	adds	r3, #3
 8002248:	109b      	asrs	r3, r3, #2
 800224a:	61bb      	str	r3, [r7, #24]

	if (direction == 0)  // for clockwise
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d14f      	bne.n	80022f2 <step_distance+0xca>
	{
		for (int seq = 0; seq < numberofsequences; seq ++)
 8002252:	2300      	movs	r3, #0
 8002254:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002256:	e047      	b.n	80022e8 <step_distance+0xc0>
		{
			for (int step = 3; step >= 0; step --)
 8002258:	2303      	movs	r3, #3
 800225a:	62bb      	str	r3, [r7, #40]	; 0x28
 800225c:	e00d      	b.n	800227a <step_distance+0x52>
			{
				stepping(step);
 800225e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002260:	0018      	movs	r0, r3
 8002262:	f7ff ff53 	bl	800210c <stepping>
				set_speed(mlforsec);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f7fe fd30 	bl	8000ccc <__aeabi_f2iz>
 800226c:	0003      	movs	r3, r0
 800226e:	0018      	movs	r0, r3
 8002270:	f7ff ff1a 	bl	80020a8 <set_speed>
			for (int step = 3; step >= 0; step --)
 8002274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002276:	3b01      	subs	r3, #1
 8002278:	62bb      	str	r3, [r7, #40]	; 0x28
 800227a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800227c:	2b00      	cmp	r3, #0
 800227e:	daee      	bge.n	800225e <step_distance+0x36>
			}
			//displaying the progress value on the screen from 0 to 100%
			lcd_put_cur(0,0);
 8002280:	2100      	movs	r1, #0
 8002282:	2000      	movs	r0, #0
 8002284:	f7ff fa1e 	bl	80016c4 <lcd_put_cur>
			int progress = (float)seq/(float)numberofsequences * 100;
 8002288:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800228a:	f7fe fd3f 	bl	8000d0c <__aeabi_i2f>
 800228e:	1c04      	adds	r4, r0, #0
 8002290:	69b8      	ldr	r0, [r7, #24]
 8002292:	f7fe fd3b 	bl	8000d0c <__aeabi_i2f>
 8002296:	1c03      	adds	r3, r0, #0
 8002298:	1c19      	adds	r1, r3, #0
 800229a:	1c20      	adds	r0, r4, #0
 800229c:	f7fe f9fe 	bl	800069c <__aeabi_fdiv>
 80022a0:	1c03      	adds	r3, r0, #0
 80022a2:	492a      	ldr	r1, [pc, #168]	; (800234c <step_distance+0x124>)
 80022a4:	1c18      	adds	r0, r3, #0
 80022a6:	f7fe fbc3 	bl	8000a30 <__aeabi_fmul>
 80022aa:	1c03      	adds	r3, r0, #0
 80022ac:	1c18      	adds	r0, r3, #0
 80022ae:	f7fe fd0d 	bl	8000ccc <__aeabi_f2iz>
 80022b2:	0003      	movs	r3, r0
 80022b4:	617b      	str	r3, [r7, #20]
			if(progress % 5 == 0) {
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	2105      	movs	r1, #5
 80022ba:	0018      	movs	r0, r3
 80022bc:	f7fe f894 	bl	80003e8 <__aeabi_idivmod>
 80022c0:	1e0b      	subs	r3, r1, #0
 80022c2:	d10e      	bne.n	80022e2 <step_distance+0xba>
			char buffer[3];
			itoa(progress, buffer,10);
 80022c4:	2410      	movs	r4, #16
 80022c6:	1939      	adds	r1, r7, r4
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	220a      	movs	r2, #10
 80022cc:	0018      	movs	r0, r3
 80022ce:	f003 facd 	bl	800586c <itoa>
			lcd_send_string(buffer);
 80022d2:	193b      	adds	r3, r7, r4
 80022d4:	0018      	movs	r0, r3
 80022d6:	f7ff fa52 	bl	800177e <lcd_send_string>
			lcd_send_string("%");
 80022da:	4b1d      	ldr	r3, [pc, #116]	; (8002350 <step_distance+0x128>)
 80022dc:	0018      	movs	r0, r3
 80022de:	f7ff fa4e 	bl	800177e <lcd_send_string>
		for (int seq = 0; seq < numberofsequences; seq ++)
 80022e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022e4:	3301      	adds	r3, #1
 80022e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	429a      	cmp	r2, r3
 80022ee:	dbb3      	blt.n	8002258 <step_distance+0x30>
			lcd_put_cur(0,0);
			lcd_send_string("Return...");

		}
	}
}
 80022f0:	e028      	b.n	8002344 <step_distance+0x11c>
	else if (direction == 1)  // for anti-clockwise
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d125      	bne.n	8002344 <step_distance+0x11c>
		for (int seq = 0; seq < numberofsequences; seq++)
 80022f8:	2300      	movs	r3, #0
 80022fa:	627b      	str	r3, [r7, #36]	; 0x24
 80022fc:	e01e      	b.n	800233c <step_distance+0x114>
			for (int step = 0; step < 3; step++)
 80022fe:	2300      	movs	r3, #0
 8002300:	623b      	str	r3, [r7, #32]
 8002302:	e00d      	b.n	8002320 <step_distance+0xf8>
				stepping(step);
 8002304:	6a3b      	ldr	r3, [r7, #32]
 8002306:	0018      	movs	r0, r3
 8002308:	f7ff ff00 	bl	800210c <stepping>
				set_speed(mlforsec);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f7fe fcdd 	bl	8000ccc <__aeabi_f2iz>
 8002312:	0003      	movs	r3, r0
 8002314:	0018      	movs	r0, r3
 8002316:	f7ff fec7 	bl	80020a8 <set_speed>
			for (int step = 0; step < 3; step++)
 800231a:	6a3b      	ldr	r3, [r7, #32]
 800231c:	3301      	adds	r3, #1
 800231e:	623b      	str	r3, [r7, #32]
 8002320:	6a3b      	ldr	r3, [r7, #32]
 8002322:	2b02      	cmp	r3, #2
 8002324:	ddee      	ble.n	8002304 <step_distance+0xdc>
			lcd_put_cur(0,0);
 8002326:	2100      	movs	r1, #0
 8002328:	2000      	movs	r0, #0
 800232a:	f7ff f9cb 	bl	80016c4 <lcd_put_cur>
			lcd_send_string("Return...");
 800232e:	4b09      	ldr	r3, [pc, #36]	; (8002354 <step_distance+0x12c>)
 8002330:	0018      	movs	r0, r3
 8002332:	f7ff fa24 	bl	800177e <lcd_send_string>
		for (int seq = 0; seq < numberofsequences; seq++)
 8002336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002338:	3301      	adds	r3, #1
 800233a:	627b      	str	r3, [r7, #36]	; 0x24
 800233c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	429a      	cmp	r2, r3
 8002342:	dbdc      	blt.n	80022fe <step_distance+0xd6>
}
 8002344:	46c0      	nop			; (mov r8, r8)
 8002346:	46bd      	mov	sp, r7
 8002348:	b00d      	add	sp, #52	; 0x34
 800234a:	bd90      	pop	{r4, r7, pc}
 800234c:	42c80000 	.word	0x42c80000
 8002350:	08005a48 	.word	0x08005a48
 8002354:	08005a4c 	.word	0x08005a4c

08002358 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800235c:	4b07      	ldr	r3, [pc, #28]	; (800237c <HAL_MspInit+0x24>)
 800235e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002360:	4b06      	ldr	r3, [pc, #24]	; (800237c <HAL_MspInit+0x24>)
 8002362:	2101      	movs	r1, #1
 8002364:	430a      	orrs	r2, r1
 8002366:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002368:	4b04      	ldr	r3, [pc, #16]	; (800237c <HAL_MspInit+0x24>)
 800236a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800236c:	4b03      	ldr	r3, [pc, #12]	; (800237c <HAL_MspInit+0x24>)
 800236e:	2180      	movs	r1, #128	; 0x80
 8002370:	0549      	lsls	r1, r1, #21
 8002372:	430a      	orrs	r2, r1
 8002374:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002376:	46c0      	nop			; (mov r8, r8)
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	40021000 	.word	0x40021000

08002380 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002380:	b590      	push	{r4, r7, lr}
 8002382:	b089      	sub	sp, #36	; 0x24
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002388:	240c      	movs	r4, #12
 800238a:	193b      	adds	r3, r7, r4
 800238c:	0018      	movs	r0, r3
 800238e:	2314      	movs	r3, #20
 8002390:	001a      	movs	r2, r3
 8002392:	2100      	movs	r1, #0
 8002394:	f003 faa2 	bl	80058dc <memset>
  if(hi2c->Instance==I2C1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a18      	ldr	r2, [pc, #96]	; (8002400 <HAL_I2C_MspInit+0x80>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d129      	bne.n	80023f6 <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a2:	4b18      	ldr	r3, [pc, #96]	; (8002404 <HAL_I2C_MspInit+0x84>)
 80023a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023a6:	4b17      	ldr	r3, [pc, #92]	; (8002404 <HAL_I2C_MspInit+0x84>)
 80023a8:	2102      	movs	r1, #2
 80023aa:	430a      	orrs	r2, r1
 80023ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80023ae:	4b15      	ldr	r3, [pc, #84]	; (8002404 <HAL_I2C_MspInit+0x84>)
 80023b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b2:	2202      	movs	r2, #2
 80023b4:	4013      	ands	r3, r2
 80023b6:	60bb      	str	r3, [r7, #8]
 80023b8:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023ba:	193b      	adds	r3, r7, r4
 80023bc:	22c0      	movs	r2, #192	; 0xc0
 80023be:	0092      	lsls	r2, r2, #2
 80023c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023c2:	0021      	movs	r1, r4
 80023c4:	187b      	adds	r3, r7, r1
 80023c6:	2212      	movs	r2, #18
 80023c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	187b      	adds	r3, r7, r1
 80023cc:	2200      	movs	r2, #0
 80023ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d0:	187b      	adds	r3, r7, r1
 80023d2:	2203      	movs	r2, #3
 80023d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023d6:	187b      	adds	r3, r7, r1
 80023d8:	2204      	movs	r2, #4
 80023da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023dc:	187b      	adds	r3, r7, r1
 80023de:	4a0a      	ldr	r2, [pc, #40]	; (8002408 <HAL_I2C_MspInit+0x88>)
 80023e0:	0019      	movs	r1, r3
 80023e2:	0010      	movs	r0, r2
 80023e4:	f000 fa5a 	bl	800289c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023e8:	4b06      	ldr	r3, [pc, #24]	; (8002404 <HAL_I2C_MspInit+0x84>)
 80023ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023ec:	4b05      	ldr	r3, [pc, #20]	; (8002404 <HAL_I2C_MspInit+0x84>)
 80023ee:	2180      	movs	r1, #128	; 0x80
 80023f0:	0389      	lsls	r1, r1, #14
 80023f2:	430a      	orrs	r2, r1
 80023f4:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	46bd      	mov	sp, r7
 80023fa:	b009      	add	sp, #36	; 0x24
 80023fc:	bd90      	pop	{r4, r7, pc}
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	40005400 	.word	0x40005400
 8002404:	40021000 	.word	0x40021000
 8002408:	50000400 	.word	0x50000400

0800240c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800240c:	b590      	push	{r4, r7, lr}
 800240e:	b08b      	sub	sp, #44	; 0x2c
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002414:	2414      	movs	r4, #20
 8002416:	193b      	adds	r3, r7, r4
 8002418:	0018      	movs	r0, r3
 800241a:	2314      	movs	r3, #20
 800241c:	001a      	movs	r2, r3
 800241e:	2100      	movs	r1, #0
 8002420:	f003 fa5c 	bl	80058dc <memset>
  if(huart->Instance==LPUART1)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a2f      	ldr	r2, [pc, #188]	; (80024e8 <HAL_UART_MspInit+0xdc>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d129      	bne.n	8002482 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800242e:	4b2f      	ldr	r3, [pc, #188]	; (80024ec <HAL_UART_MspInit+0xe0>)
 8002430:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002432:	4b2e      	ldr	r3, [pc, #184]	; (80024ec <HAL_UART_MspInit+0xe0>)
 8002434:	2180      	movs	r1, #128	; 0x80
 8002436:	02c9      	lsls	r1, r1, #11
 8002438:	430a      	orrs	r2, r1
 800243a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800243c:	4b2b      	ldr	r3, [pc, #172]	; (80024ec <HAL_UART_MspInit+0xe0>)
 800243e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002440:	4b2a      	ldr	r3, [pc, #168]	; (80024ec <HAL_UART_MspInit+0xe0>)
 8002442:	2104      	movs	r1, #4
 8002444:	430a      	orrs	r2, r1
 8002446:	62da      	str	r2, [r3, #44]	; 0x2c
 8002448:	4b28      	ldr	r3, [pc, #160]	; (80024ec <HAL_UART_MspInit+0xe0>)
 800244a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800244c:	2204      	movs	r2, #4
 800244e:	4013      	ands	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
 8002452:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC4     ------> LPUART1_TX
    PC5     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002454:	0021      	movs	r1, r4
 8002456:	187b      	adds	r3, r7, r1
 8002458:	2230      	movs	r2, #48	; 0x30
 800245a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245c:	187b      	adds	r3, r7, r1
 800245e:	2202      	movs	r2, #2
 8002460:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002462:	187b      	adds	r3, r7, r1
 8002464:	2200      	movs	r2, #0
 8002466:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002468:	187b      	adds	r3, r7, r1
 800246a:	2203      	movs	r2, #3
 800246c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_LPUART1;
 800246e:	187b      	adds	r3, r7, r1
 8002470:	2202      	movs	r2, #2
 8002472:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002474:	187b      	adds	r3, r7, r1
 8002476:	4a1e      	ldr	r2, [pc, #120]	; (80024f0 <HAL_UART_MspInit+0xe4>)
 8002478:	0019      	movs	r1, r3
 800247a:	0010      	movs	r0, r2
 800247c:	f000 fa0e 	bl	800289c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002480:	e02e      	b.n	80024e0 <HAL_UART_MspInit+0xd4>
  else if(huart->Instance==USART2)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a1b      	ldr	r2, [pc, #108]	; (80024f4 <HAL_UART_MspInit+0xe8>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d129      	bne.n	80024e0 <HAL_UART_MspInit+0xd4>
    __HAL_RCC_USART2_CLK_ENABLE();
 800248c:	4b17      	ldr	r3, [pc, #92]	; (80024ec <HAL_UART_MspInit+0xe0>)
 800248e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002490:	4b16      	ldr	r3, [pc, #88]	; (80024ec <HAL_UART_MspInit+0xe0>)
 8002492:	2180      	movs	r1, #128	; 0x80
 8002494:	0289      	lsls	r1, r1, #10
 8002496:	430a      	orrs	r2, r1
 8002498:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800249a:	4b14      	ldr	r3, [pc, #80]	; (80024ec <HAL_UART_MspInit+0xe0>)
 800249c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800249e:	4b13      	ldr	r3, [pc, #76]	; (80024ec <HAL_UART_MspInit+0xe0>)
 80024a0:	2101      	movs	r1, #1
 80024a2:	430a      	orrs	r2, r1
 80024a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80024a6:	4b11      	ldr	r3, [pc, #68]	; (80024ec <HAL_UART_MspInit+0xe0>)
 80024a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024aa:	2201      	movs	r2, #1
 80024ac:	4013      	ands	r3, r2
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80024b2:	2114      	movs	r1, #20
 80024b4:	187b      	adds	r3, r7, r1
 80024b6:	220c      	movs	r2, #12
 80024b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ba:	187b      	adds	r3, r7, r1
 80024bc:	2202      	movs	r2, #2
 80024be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	187b      	adds	r3, r7, r1
 80024c2:	2200      	movs	r2, #0
 80024c4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c6:	187b      	adds	r3, r7, r1
 80024c8:	2203      	movs	r2, #3
 80024ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80024cc:	187b      	adds	r3, r7, r1
 80024ce:	2204      	movs	r2, #4
 80024d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024d2:	187a      	adds	r2, r7, r1
 80024d4:	23a0      	movs	r3, #160	; 0xa0
 80024d6:	05db      	lsls	r3, r3, #23
 80024d8:	0011      	movs	r1, r2
 80024da:	0018      	movs	r0, r3
 80024dc:	f000 f9de 	bl	800289c <HAL_GPIO_Init>
}
 80024e0:	46c0      	nop			; (mov r8, r8)
 80024e2:	46bd      	mov	sp, r7
 80024e4:	b00b      	add	sp, #44	; 0x2c
 80024e6:	bd90      	pop	{r4, r7, pc}
 80024e8:	40004800 	.word	0x40004800
 80024ec:	40021000 	.word	0x40021000
 80024f0:	50000800 	.word	0x50000800
 80024f4:	40004400 	.word	0x40004400

080024f8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a06      	ldr	r2, [pc, #24]	; (8002520 <HAL_RTC_MspInit+0x28>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d106      	bne.n	8002518 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800250a:	4b06      	ldr	r3, [pc, #24]	; (8002524 <HAL_RTC_MspInit+0x2c>)
 800250c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800250e:	4b05      	ldr	r3, [pc, #20]	; (8002524 <HAL_RTC_MspInit+0x2c>)
 8002510:	2180      	movs	r1, #128	; 0x80
 8002512:	02c9      	lsls	r1, r1, #11
 8002514:	430a      	orrs	r2, r1
 8002516:	651a      	str	r2, [r3, #80]	; 0x50
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002518:	46c0      	nop			; (mov r8, r8)
 800251a:	46bd      	mov	sp, r7
 800251c:	b002      	add	sp, #8
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40002800 	.word	0x40002800
 8002524:	40021000 	.word	0x40021000

08002528 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a06      	ldr	r2, [pc, #24]	; (8002550 <HAL_TIM_Base_MspInit+0x28>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d105      	bne.n	8002546 <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800253a:	4b06      	ldr	r3, [pc, #24]	; (8002554 <HAL_TIM_Base_MspInit+0x2c>)
 800253c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800253e:	4b05      	ldr	r3, [pc, #20]	; (8002554 <HAL_TIM_Base_MspInit+0x2c>)
 8002540:	2102      	movs	r1, #2
 8002542:	430a      	orrs	r2, r1
 8002544:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002546:	46c0      	nop			; (mov r8, r8)
 8002548:	46bd      	mov	sp, r7
 800254a:	b002      	add	sp, #8
 800254c:	bd80      	pop	{r7, pc}
 800254e:	46c0      	nop			; (mov r8, r8)
 8002550:	40000400 	.word	0x40000400
 8002554:	40021000 	.word	0x40021000

08002558 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800255c:	e7fe      	b.n	800255c <NMI_Handler+0x4>

0800255e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002562:	e7fe      	b.n	8002562 <HardFault_Handler+0x4>

08002564 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002568:	46c0      	nop			; (mov r8, r8)
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002572:	46c0      	nop			; (mov r8, r8)
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}

08002578 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800257c:	f000 f870 	bl	8002660 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002580:	46c0      	nop			; (mov r8, r8)
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}

08002586 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PRZYCISK_4_Pin);
 800258a:	2380      	movs	r3, #128	; 0x80
 800258c:	019b      	lsls	r3, r3, #6
 800258e:	0018      	movs	r0, r3
 8002590:	f000 fb20 	bl	8002bd4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PRZYCISK_3_Pin);
 8002594:	2380      	movs	r3, #128	; 0x80
 8002596:	01db      	lsls	r3, r3, #7
 8002598:	0018      	movs	r0, r3
 800259a:	f000 fb1b 	bl	8002bd4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PRZYCISK_2_Pin);
 800259e:	2380      	movs	r3, #128	; 0x80
 80025a0:	021b      	lsls	r3, r3, #8
 80025a2:	0018      	movs	r0, r3
 80025a4:	f000 fb16 	bl	8002bd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80025a8:	46c0      	nop			; (mov r8, r8)
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025b2:	46c0      	nop			; (mov r8, r8)
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80025be:	1dfb      	adds	r3, r7, #7
 80025c0:	2200      	movs	r2, #0
 80025c2:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80025c4:	4b0b      	ldr	r3, [pc, #44]	; (80025f4 <HAL_Init+0x3c>)
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	4b0a      	ldr	r3, [pc, #40]	; (80025f4 <HAL_Init+0x3c>)
 80025ca:	2140      	movs	r1, #64	; 0x40
 80025cc:	430a      	orrs	r2, r1
 80025ce:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025d0:	2000      	movs	r0, #0
 80025d2:	f000 f811 	bl	80025f8 <HAL_InitTick>
 80025d6:	1e03      	subs	r3, r0, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80025da:	1dfb      	adds	r3, r7, #7
 80025dc:	2201      	movs	r2, #1
 80025de:	701a      	strb	r2, [r3, #0]
 80025e0:	e001      	b.n	80025e6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80025e2:	f7ff feb9 	bl	8002358 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80025e6:	1dfb      	adds	r3, r7, #7
 80025e8:	781b      	ldrb	r3, [r3, #0]
}
 80025ea:	0018      	movs	r0, r3
 80025ec:	46bd      	mov	sp, r7
 80025ee:	b002      	add	sp, #8
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	46c0      	nop			; (mov r8, r8)
 80025f4:	40022000 	.word	0x40022000

080025f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025f8:	b590      	push	{r4, r7, lr}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002600:	4b14      	ldr	r3, [pc, #80]	; (8002654 <HAL_InitTick+0x5c>)
 8002602:	681c      	ldr	r4, [r3, #0]
 8002604:	4b14      	ldr	r3, [pc, #80]	; (8002658 <HAL_InitTick+0x60>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	0019      	movs	r1, r3
 800260a:	23fa      	movs	r3, #250	; 0xfa
 800260c:	0098      	lsls	r0, r3, #2
 800260e:	f7fd fd7b 	bl	8000108 <__udivsi3>
 8002612:	0003      	movs	r3, r0
 8002614:	0019      	movs	r1, r3
 8002616:	0020      	movs	r0, r4
 8002618:	f7fd fd76 	bl	8000108 <__udivsi3>
 800261c:	0003      	movs	r3, r0
 800261e:	0018      	movs	r0, r3
 8002620:	f000 f92f 	bl	8002882 <HAL_SYSTICK_Config>
 8002624:	1e03      	subs	r3, r0, #0
 8002626:	d001      	beq.n	800262c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e00f      	b.n	800264c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2b03      	cmp	r3, #3
 8002630:	d80b      	bhi.n	800264a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	2301      	movs	r3, #1
 8002636:	425b      	negs	r3, r3
 8002638:	2200      	movs	r2, #0
 800263a:	0018      	movs	r0, r3
 800263c:	f000 f8fc 	bl	8002838 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002640:	4b06      	ldr	r3, [pc, #24]	; (800265c <HAL_InitTick+0x64>)
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002646:	2300      	movs	r3, #0
 8002648:	e000      	b.n	800264c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
}
 800264c:	0018      	movs	r0, r3
 800264e:	46bd      	mov	sp, r7
 8002650:	b003      	add	sp, #12
 8002652:	bd90      	pop	{r4, r7, pc}
 8002654:	20000264 	.word	0x20000264
 8002658:	2000026c 	.word	0x2000026c
 800265c:	20000268 	.word	0x20000268

08002660 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002664:	4b05      	ldr	r3, [pc, #20]	; (800267c <HAL_IncTick+0x1c>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	001a      	movs	r2, r3
 800266a:	4b05      	ldr	r3, [pc, #20]	; (8002680 <HAL_IncTick+0x20>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	18d2      	adds	r2, r2, r3
 8002670:	4b03      	ldr	r3, [pc, #12]	; (8002680 <HAL_IncTick+0x20>)
 8002672:	601a      	str	r2, [r3, #0]
}
 8002674:	46c0      	nop			; (mov r8, r8)
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	46c0      	nop			; (mov r8, r8)
 800267c:	2000026c 	.word	0x2000026c
 8002680:	20000480 	.word	0x20000480

08002684 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  return uwTick;
 8002688:	4b02      	ldr	r3, [pc, #8]	; (8002694 <HAL_GetTick+0x10>)
 800268a:	681b      	ldr	r3, [r3, #0]
}
 800268c:	0018      	movs	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	46c0      	nop			; (mov r8, r8)
 8002694:	20000480 	.word	0x20000480

08002698 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026a0:	f7ff fff0 	bl	8002684 <HAL_GetTick>
 80026a4:	0003      	movs	r3, r0
 80026a6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	3301      	adds	r3, #1
 80026b0:	d005      	beq.n	80026be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026b2:	4b0a      	ldr	r3, [pc, #40]	; (80026dc <HAL_Delay+0x44>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	001a      	movs	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	189b      	adds	r3, r3, r2
 80026bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026be:	46c0      	nop			; (mov r8, r8)
 80026c0:	f7ff ffe0 	bl	8002684 <HAL_GetTick>
 80026c4:	0002      	movs	r2, r0
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	68fa      	ldr	r2, [r7, #12]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d8f7      	bhi.n	80026c0 <HAL_Delay+0x28>
  {
  }
}
 80026d0:	46c0      	nop			; (mov r8, r8)
 80026d2:	46c0      	nop			; (mov r8, r8)
 80026d4:	46bd      	mov	sp, r7
 80026d6:	b004      	add	sp, #16
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	46c0      	nop			; (mov r8, r8)
 80026dc:	2000026c 	.word	0x2000026c

080026e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	0002      	movs	r2, r0
 80026e8:	1dfb      	adds	r3, r7, #7
 80026ea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80026ec:	1dfb      	adds	r3, r7, #7
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	2b7f      	cmp	r3, #127	; 0x7f
 80026f2:	d809      	bhi.n	8002708 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026f4:	1dfb      	adds	r3, r7, #7
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	001a      	movs	r2, r3
 80026fa:	231f      	movs	r3, #31
 80026fc:	401a      	ands	r2, r3
 80026fe:	4b04      	ldr	r3, [pc, #16]	; (8002710 <__NVIC_EnableIRQ+0x30>)
 8002700:	2101      	movs	r1, #1
 8002702:	4091      	lsls	r1, r2
 8002704:	000a      	movs	r2, r1
 8002706:	601a      	str	r2, [r3, #0]
  }
}
 8002708:	46c0      	nop			; (mov r8, r8)
 800270a:	46bd      	mov	sp, r7
 800270c:	b002      	add	sp, #8
 800270e:	bd80      	pop	{r7, pc}
 8002710:	e000e100 	.word	0xe000e100

08002714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002714:	b590      	push	{r4, r7, lr}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	0002      	movs	r2, r0
 800271c:	6039      	str	r1, [r7, #0]
 800271e:	1dfb      	adds	r3, r7, #7
 8002720:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002722:	1dfb      	adds	r3, r7, #7
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	2b7f      	cmp	r3, #127	; 0x7f
 8002728:	d828      	bhi.n	800277c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800272a:	4a2f      	ldr	r2, [pc, #188]	; (80027e8 <__NVIC_SetPriority+0xd4>)
 800272c:	1dfb      	adds	r3, r7, #7
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	b25b      	sxtb	r3, r3
 8002732:	089b      	lsrs	r3, r3, #2
 8002734:	33c0      	adds	r3, #192	; 0xc0
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	589b      	ldr	r3, [r3, r2]
 800273a:	1dfa      	adds	r2, r7, #7
 800273c:	7812      	ldrb	r2, [r2, #0]
 800273e:	0011      	movs	r1, r2
 8002740:	2203      	movs	r2, #3
 8002742:	400a      	ands	r2, r1
 8002744:	00d2      	lsls	r2, r2, #3
 8002746:	21ff      	movs	r1, #255	; 0xff
 8002748:	4091      	lsls	r1, r2
 800274a:	000a      	movs	r2, r1
 800274c:	43d2      	mvns	r2, r2
 800274e:	401a      	ands	r2, r3
 8002750:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	019b      	lsls	r3, r3, #6
 8002756:	22ff      	movs	r2, #255	; 0xff
 8002758:	401a      	ands	r2, r3
 800275a:	1dfb      	adds	r3, r7, #7
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	0018      	movs	r0, r3
 8002760:	2303      	movs	r3, #3
 8002762:	4003      	ands	r3, r0
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002768:	481f      	ldr	r0, [pc, #124]	; (80027e8 <__NVIC_SetPriority+0xd4>)
 800276a:	1dfb      	adds	r3, r7, #7
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	b25b      	sxtb	r3, r3
 8002770:	089b      	lsrs	r3, r3, #2
 8002772:	430a      	orrs	r2, r1
 8002774:	33c0      	adds	r3, #192	; 0xc0
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800277a:	e031      	b.n	80027e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800277c:	4a1b      	ldr	r2, [pc, #108]	; (80027ec <__NVIC_SetPriority+0xd8>)
 800277e:	1dfb      	adds	r3, r7, #7
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	0019      	movs	r1, r3
 8002784:	230f      	movs	r3, #15
 8002786:	400b      	ands	r3, r1
 8002788:	3b08      	subs	r3, #8
 800278a:	089b      	lsrs	r3, r3, #2
 800278c:	3306      	adds	r3, #6
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	18d3      	adds	r3, r2, r3
 8002792:	3304      	adds	r3, #4
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	1dfa      	adds	r2, r7, #7
 8002798:	7812      	ldrb	r2, [r2, #0]
 800279a:	0011      	movs	r1, r2
 800279c:	2203      	movs	r2, #3
 800279e:	400a      	ands	r2, r1
 80027a0:	00d2      	lsls	r2, r2, #3
 80027a2:	21ff      	movs	r1, #255	; 0xff
 80027a4:	4091      	lsls	r1, r2
 80027a6:	000a      	movs	r2, r1
 80027a8:	43d2      	mvns	r2, r2
 80027aa:	401a      	ands	r2, r3
 80027ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	019b      	lsls	r3, r3, #6
 80027b2:	22ff      	movs	r2, #255	; 0xff
 80027b4:	401a      	ands	r2, r3
 80027b6:	1dfb      	adds	r3, r7, #7
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	0018      	movs	r0, r3
 80027bc:	2303      	movs	r3, #3
 80027be:	4003      	ands	r3, r0
 80027c0:	00db      	lsls	r3, r3, #3
 80027c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80027c4:	4809      	ldr	r0, [pc, #36]	; (80027ec <__NVIC_SetPriority+0xd8>)
 80027c6:	1dfb      	adds	r3, r7, #7
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	001c      	movs	r4, r3
 80027cc:	230f      	movs	r3, #15
 80027ce:	4023      	ands	r3, r4
 80027d0:	3b08      	subs	r3, #8
 80027d2:	089b      	lsrs	r3, r3, #2
 80027d4:	430a      	orrs	r2, r1
 80027d6:	3306      	adds	r3, #6
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	18c3      	adds	r3, r0, r3
 80027dc:	3304      	adds	r3, #4
 80027de:	601a      	str	r2, [r3, #0]
}
 80027e0:	46c0      	nop			; (mov r8, r8)
 80027e2:	46bd      	mov	sp, r7
 80027e4:	b003      	add	sp, #12
 80027e6:	bd90      	pop	{r4, r7, pc}
 80027e8:	e000e100 	.word	0xe000e100
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	1e5a      	subs	r2, r3, #1
 80027fc:	2380      	movs	r3, #128	; 0x80
 80027fe:	045b      	lsls	r3, r3, #17
 8002800:	429a      	cmp	r2, r3
 8002802:	d301      	bcc.n	8002808 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002804:	2301      	movs	r3, #1
 8002806:	e010      	b.n	800282a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002808:	4b0a      	ldr	r3, [pc, #40]	; (8002834 <SysTick_Config+0x44>)
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	3a01      	subs	r2, #1
 800280e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002810:	2301      	movs	r3, #1
 8002812:	425b      	negs	r3, r3
 8002814:	2103      	movs	r1, #3
 8002816:	0018      	movs	r0, r3
 8002818:	f7ff ff7c 	bl	8002714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800281c:	4b05      	ldr	r3, [pc, #20]	; (8002834 <SysTick_Config+0x44>)
 800281e:	2200      	movs	r2, #0
 8002820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002822:	4b04      	ldr	r3, [pc, #16]	; (8002834 <SysTick_Config+0x44>)
 8002824:	2207      	movs	r2, #7
 8002826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002828:	2300      	movs	r3, #0
}
 800282a:	0018      	movs	r0, r3
 800282c:	46bd      	mov	sp, r7
 800282e:	b002      	add	sp, #8
 8002830:	bd80      	pop	{r7, pc}
 8002832:	46c0      	nop			; (mov r8, r8)
 8002834:	e000e010 	.word	0xe000e010

08002838 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
 8002842:	210f      	movs	r1, #15
 8002844:	187b      	adds	r3, r7, r1
 8002846:	1c02      	adds	r2, r0, #0
 8002848:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	187b      	adds	r3, r7, r1
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	b25b      	sxtb	r3, r3
 8002852:	0011      	movs	r1, r2
 8002854:	0018      	movs	r0, r3
 8002856:	f7ff ff5d 	bl	8002714 <__NVIC_SetPriority>
}
 800285a:	46c0      	nop			; (mov r8, r8)
 800285c:	46bd      	mov	sp, r7
 800285e:	b004      	add	sp, #16
 8002860:	bd80      	pop	{r7, pc}

08002862 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b082      	sub	sp, #8
 8002866:	af00      	add	r7, sp, #0
 8002868:	0002      	movs	r2, r0
 800286a:	1dfb      	adds	r3, r7, #7
 800286c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800286e:	1dfb      	adds	r3, r7, #7
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	b25b      	sxtb	r3, r3
 8002874:	0018      	movs	r0, r3
 8002876:	f7ff ff33 	bl	80026e0 <__NVIC_EnableIRQ>
}
 800287a:	46c0      	nop			; (mov r8, r8)
 800287c:	46bd      	mov	sp, r7
 800287e:	b002      	add	sp, #8
 8002880:	bd80      	pop	{r7, pc}

08002882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b082      	sub	sp, #8
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	0018      	movs	r0, r3
 800288e:	f7ff ffaf 	bl	80027f0 <SysTick_Config>
 8002892:	0003      	movs	r3, r0
}
 8002894:	0018      	movs	r0, r3
 8002896:	46bd      	mov	sp, r7
 8002898:	b002      	add	sp, #8
 800289a:	bd80      	pop	{r7, pc}

0800289c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028aa:	2300      	movs	r3, #0
 80028ac:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80028ae:	2300      	movs	r3, #0
 80028b0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80028b2:	e155      	b.n	8002b60 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2101      	movs	r1, #1
 80028ba:	697a      	ldr	r2, [r7, #20]
 80028bc:	4091      	lsls	r1, r2
 80028be:	000a      	movs	r2, r1
 80028c0:	4013      	ands	r3, r2
 80028c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d100      	bne.n	80028cc <HAL_GPIO_Init+0x30>
 80028ca:	e146      	b.n	8002b5a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	2203      	movs	r2, #3
 80028d2:	4013      	ands	r3, r2
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d005      	beq.n	80028e4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	2203      	movs	r2, #3
 80028de:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d130      	bne.n	8002946 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	2203      	movs	r2, #3
 80028f0:	409a      	lsls	r2, r3
 80028f2:	0013      	movs	r3, r2
 80028f4:	43da      	mvns	r2, r3
 80028f6:	693b      	ldr	r3, [r7, #16]
 80028f8:	4013      	ands	r3, r2
 80028fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	68da      	ldr	r2, [r3, #12]
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	409a      	lsls	r2, r3
 8002906:	0013      	movs	r3, r2
 8002908:	693a      	ldr	r2, [r7, #16]
 800290a:	4313      	orrs	r3, r2
 800290c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800291a:	2201      	movs	r2, #1
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	409a      	lsls	r2, r3
 8002920:	0013      	movs	r3, r2
 8002922:	43da      	mvns	r2, r3
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	4013      	ands	r3, r2
 8002928:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	091b      	lsrs	r3, r3, #4
 8002930:	2201      	movs	r2, #1
 8002932:	401a      	ands	r2, r3
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	409a      	lsls	r2, r3
 8002938:	0013      	movs	r3, r2
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	4313      	orrs	r3, r2
 800293e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2203      	movs	r2, #3
 800294c:	4013      	ands	r3, r2
 800294e:	2b03      	cmp	r3, #3
 8002950:	d017      	beq.n	8002982 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	2203      	movs	r2, #3
 800295e:	409a      	lsls	r2, r3
 8002960:	0013      	movs	r3, r2
 8002962:	43da      	mvns	r2, r3
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	4013      	ands	r3, r2
 8002968:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	689a      	ldr	r2, [r3, #8]
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	409a      	lsls	r2, r3
 8002974:	0013      	movs	r3, r2
 8002976:	693a      	ldr	r2, [r7, #16]
 8002978:	4313      	orrs	r3, r2
 800297a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2203      	movs	r2, #3
 8002988:	4013      	ands	r3, r2
 800298a:	2b02      	cmp	r3, #2
 800298c:	d123      	bne.n	80029d6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	08da      	lsrs	r2, r3, #3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	3208      	adds	r2, #8
 8002996:	0092      	lsls	r2, r2, #2
 8002998:	58d3      	ldr	r3, [r2, r3]
 800299a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	2207      	movs	r2, #7
 80029a0:	4013      	ands	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	220f      	movs	r2, #15
 80029a6:	409a      	lsls	r2, r3
 80029a8:	0013      	movs	r3, r2
 80029aa:	43da      	mvns	r2, r3
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	4013      	ands	r3, r2
 80029b0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	691a      	ldr	r2, [r3, #16]
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	2107      	movs	r1, #7
 80029ba:	400b      	ands	r3, r1
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	409a      	lsls	r2, r3
 80029c0:	0013      	movs	r3, r2
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	08da      	lsrs	r2, r3, #3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3208      	adds	r2, #8
 80029d0:	0092      	lsls	r2, r2, #2
 80029d2:	6939      	ldr	r1, [r7, #16]
 80029d4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	005b      	lsls	r3, r3, #1
 80029e0:	2203      	movs	r2, #3
 80029e2:	409a      	lsls	r2, r3
 80029e4:	0013      	movs	r3, r2
 80029e6:	43da      	mvns	r2, r3
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	4013      	ands	r3, r2
 80029ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2203      	movs	r2, #3
 80029f4:	401a      	ands	r2, r3
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	409a      	lsls	r2, r3
 80029fc:	0013      	movs	r3, r2
 80029fe:	693a      	ldr	r2, [r7, #16]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	693a      	ldr	r2, [r7, #16]
 8002a08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	685a      	ldr	r2, [r3, #4]
 8002a0e:	23c0      	movs	r3, #192	; 0xc0
 8002a10:	029b      	lsls	r3, r3, #10
 8002a12:	4013      	ands	r3, r2
 8002a14:	d100      	bne.n	8002a18 <HAL_GPIO_Init+0x17c>
 8002a16:	e0a0      	b.n	8002b5a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a18:	4b57      	ldr	r3, [pc, #348]	; (8002b78 <HAL_GPIO_Init+0x2dc>)
 8002a1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a1c:	4b56      	ldr	r3, [pc, #344]	; (8002b78 <HAL_GPIO_Init+0x2dc>)
 8002a1e:	2101      	movs	r1, #1
 8002a20:	430a      	orrs	r2, r1
 8002a22:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a24:	4a55      	ldr	r2, [pc, #340]	; (8002b7c <HAL_GPIO_Init+0x2e0>)
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	089b      	lsrs	r3, r3, #2
 8002a2a:	3302      	adds	r3, #2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	589b      	ldr	r3, [r3, r2]
 8002a30:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	2203      	movs	r2, #3
 8002a36:	4013      	ands	r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	220f      	movs	r2, #15
 8002a3c:	409a      	lsls	r2, r3
 8002a3e:	0013      	movs	r3, r2
 8002a40:	43da      	mvns	r2, r3
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	4013      	ands	r3, r2
 8002a46:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	23a0      	movs	r3, #160	; 0xa0
 8002a4c:	05db      	lsls	r3, r3, #23
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d01f      	beq.n	8002a92 <HAL_GPIO_Init+0x1f6>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a4a      	ldr	r2, [pc, #296]	; (8002b80 <HAL_GPIO_Init+0x2e4>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d019      	beq.n	8002a8e <HAL_GPIO_Init+0x1f2>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a49      	ldr	r2, [pc, #292]	; (8002b84 <HAL_GPIO_Init+0x2e8>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d013      	beq.n	8002a8a <HAL_GPIO_Init+0x1ee>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a48      	ldr	r2, [pc, #288]	; (8002b88 <HAL_GPIO_Init+0x2ec>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d00d      	beq.n	8002a86 <HAL_GPIO_Init+0x1ea>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a47      	ldr	r2, [pc, #284]	; (8002b8c <HAL_GPIO_Init+0x2f0>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d007      	beq.n	8002a82 <HAL_GPIO_Init+0x1e6>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a46      	ldr	r2, [pc, #280]	; (8002b90 <HAL_GPIO_Init+0x2f4>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d101      	bne.n	8002a7e <HAL_GPIO_Init+0x1e2>
 8002a7a:	2305      	movs	r3, #5
 8002a7c:	e00a      	b.n	8002a94 <HAL_GPIO_Init+0x1f8>
 8002a7e:	2306      	movs	r3, #6
 8002a80:	e008      	b.n	8002a94 <HAL_GPIO_Init+0x1f8>
 8002a82:	2304      	movs	r3, #4
 8002a84:	e006      	b.n	8002a94 <HAL_GPIO_Init+0x1f8>
 8002a86:	2303      	movs	r3, #3
 8002a88:	e004      	b.n	8002a94 <HAL_GPIO_Init+0x1f8>
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	e002      	b.n	8002a94 <HAL_GPIO_Init+0x1f8>
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e000      	b.n	8002a94 <HAL_GPIO_Init+0x1f8>
 8002a92:	2300      	movs	r3, #0
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	2103      	movs	r1, #3
 8002a98:	400a      	ands	r2, r1
 8002a9a:	0092      	lsls	r2, r2, #2
 8002a9c:	4093      	lsls	r3, r2
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002aa4:	4935      	ldr	r1, [pc, #212]	; (8002b7c <HAL_GPIO_Init+0x2e0>)
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	089b      	lsrs	r3, r3, #2
 8002aaa:	3302      	adds	r3, #2
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	693a      	ldr	r2, [r7, #16]
 8002ab0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ab2:	4b38      	ldr	r3, [pc, #224]	; (8002b94 <HAL_GPIO_Init+0x2f8>)
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	43da      	mvns	r2, r3
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	2380      	movs	r3, #128	; 0x80
 8002ac8:	035b      	lsls	r3, r3, #13
 8002aca:	4013      	ands	r3, r2
 8002acc:	d003      	beq.n	8002ad6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002ad6:	4b2f      	ldr	r3, [pc, #188]	; (8002b94 <HAL_GPIO_Init+0x2f8>)
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002adc:	4b2d      	ldr	r3, [pc, #180]	; (8002b94 <HAL_GPIO_Init+0x2f8>)
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	43da      	mvns	r2, r3
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	4013      	ands	r3, r2
 8002aea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685a      	ldr	r2, [r3, #4]
 8002af0:	2380      	movs	r3, #128	; 0x80
 8002af2:	039b      	lsls	r3, r3, #14
 8002af4:	4013      	ands	r3, r2
 8002af6:	d003      	beq.n	8002b00 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002af8:	693a      	ldr	r2, [r7, #16]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	4313      	orrs	r3, r2
 8002afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002b00:	4b24      	ldr	r3, [pc, #144]	; (8002b94 <HAL_GPIO_Init+0x2f8>)
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002b06:	4b23      	ldr	r3, [pc, #140]	; (8002b94 <HAL_GPIO_Init+0x2f8>)
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	43da      	mvns	r2, r3
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	4013      	ands	r3, r2
 8002b14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
 8002b1a:	2380      	movs	r3, #128	; 0x80
 8002b1c:	029b      	lsls	r3, r3, #10
 8002b1e:	4013      	ands	r3, r2
 8002b20:	d003      	beq.n	8002b2a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002b2a:	4b1a      	ldr	r3, [pc, #104]	; (8002b94 <HAL_GPIO_Init+0x2f8>)
 8002b2c:	693a      	ldr	r2, [r7, #16]
 8002b2e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b30:	4b18      	ldr	r3, [pc, #96]	; (8002b94 <HAL_GPIO_Init+0x2f8>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	43da      	mvns	r2, r3
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685a      	ldr	r2, [r3, #4]
 8002b44:	2380      	movs	r3, #128	; 0x80
 8002b46:	025b      	lsls	r3, r3, #9
 8002b48:	4013      	ands	r3, r2
 8002b4a:	d003      	beq.n	8002b54 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002b54:	4b0f      	ldr	r3, [pc, #60]	; (8002b94 <HAL_GPIO_Init+0x2f8>)
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	40da      	lsrs	r2, r3
 8002b68:	1e13      	subs	r3, r2, #0
 8002b6a:	d000      	beq.n	8002b6e <HAL_GPIO_Init+0x2d2>
 8002b6c:	e6a2      	b.n	80028b4 <HAL_GPIO_Init+0x18>
  }
}
 8002b6e:	46c0      	nop			; (mov r8, r8)
 8002b70:	46c0      	nop			; (mov r8, r8)
 8002b72:	46bd      	mov	sp, r7
 8002b74:	b006      	add	sp, #24
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40021000 	.word	0x40021000
 8002b7c:	40010000 	.word	0x40010000
 8002b80:	50000400 	.word	0x50000400
 8002b84:	50000800 	.word	0x50000800
 8002b88:	50000c00 	.word	0x50000c00
 8002b8c:	50001000 	.word	0x50001000
 8002b90:	50001c00 	.word	0x50001c00
 8002b94:	40010400 	.word	0x40010400

08002b98 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	0008      	movs	r0, r1
 8002ba2:	0011      	movs	r1, r2
 8002ba4:	1cbb      	adds	r3, r7, #2
 8002ba6:	1c02      	adds	r2, r0, #0
 8002ba8:	801a      	strh	r2, [r3, #0]
 8002baa:	1c7b      	adds	r3, r7, #1
 8002bac:	1c0a      	adds	r2, r1, #0
 8002bae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bb0:	1c7b      	adds	r3, r7, #1
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d004      	beq.n	8002bc2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bb8:	1cbb      	adds	r3, r7, #2
 8002bba:	881a      	ldrh	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002bc0:	e003      	b.n	8002bca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002bc2:	1cbb      	adds	r3, r7, #2
 8002bc4:	881a      	ldrh	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002bca:	46c0      	nop			; (mov r8, r8)
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	b002      	add	sp, #8
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	0002      	movs	r2, r0
 8002bdc:	1dbb      	adds	r3, r7, #6
 8002bde:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002be0:	4b09      	ldr	r3, [pc, #36]	; (8002c08 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002be2:	695b      	ldr	r3, [r3, #20]
 8002be4:	1dba      	adds	r2, r7, #6
 8002be6:	8812      	ldrh	r2, [r2, #0]
 8002be8:	4013      	ands	r3, r2
 8002bea:	d008      	beq.n	8002bfe <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002bec:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002bee:	1dba      	adds	r2, r7, #6
 8002bf0:	8812      	ldrh	r2, [r2, #0]
 8002bf2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002bf4:	1dbb      	adds	r3, r7, #6
 8002bf6:	881b      	ldrh	r3, [r3, #0]
 8002bf8:	0018      	movs	r0, r3
 8002bfa:	f7ff f9bd 	bl	8001f78 <HAL_GPIO_EXTI_Callback>
  }
}
 8002bfe:	46c0      	nop			; (mov r8, r8)
 8002c00:	46bd      	mov	sp, r7
 8002c02:	b002      	add	sp, #8
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	46c0      	nop			; (mov r8, r8)
 8002c08:	40010400 	.word	0x40010400

08002c0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e082      	b.n	8002d24 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2241      	movs	r2, #65	; 0x41
 8002c22:	5c9b      	ldrb	r3, [r3, r2]
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d107      	bne.n	8002c3a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2240      	movs	r2, #64	; 0x40
 8002c2e:	2100      	movs	r1, #0
 8002c30:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	0018      	movs	r0, r3
 8002c36:	f7ff fba3 	bl	8002380 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2241      	movs	r2, #65	; 0x41
 8002c3e:	2124      	movs	r1, #36	; 0x24
 8002c40:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	438a      	bics	r2, r1
 8002c50:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685a      	ldr	r2, [r3, #4]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4934      	ldr	r1, [pc, #208]	; (8002d2c <HAL_I2C_Init+0x120>)
 8002c5c:	400a      	ands	r2, r1
 8002c5e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689a      	ldr	r2, [r3, #8]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4931      	ldr	r1, [pc, #196]	; (8002d30 <HAL_I2C_Init+0x124>)
 8002c6c:	400a      	ands	r2, r1
 8002c6e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d108      	bne.n	8002c8a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2180      	movs	r1, #128	; 0x80
 8002c82:	0209      	lsls	r1, r1, #8
 8002c84:	430a      	orrs	r2, r1
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	e007      	b.n	8002c9a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	689a      	ldr	r2, [r3, #8]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2184      	movs	r1, #132	; 0x84
 8002c94:	0209      	lsls	r1, r1, #8
 8002c96:	430a      	orrs	r2, r1
 8002c98:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d104      	bne.n	8002cac <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2280      	movs	r2, #128	; 0x80
 8002ca8:	0112      	lsls	r2, r2, #4
 8002caa:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	685a      	ldr	r2, [r3, #4]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	491f      	ldr	r1, [pc, #124]	; (8002d34 <HAL_I2C_Init+0x128>)
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	68da      	ldr	r2, [r3, #12]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	491a      	ldr	r1, [pc, #104]	; (8002d30 <HAL_I2C_Init+0x124>)
 8002cc8:	400a      	ands	r2, r1
 8002cca:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	691a      	ldr	r2, [r3, #16]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	695b      	ldr	r3, [r3, #20]
 8002cd4:	431a      	orrs	r2, r3
 8002cd6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69d9      	ldr	r1, [r3, #28]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a1a      	ldr	r2, [r3, #32]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	2101      	movs	r1, #1
 8002d02:	430a      	orrs	r2, r1
 8002d04:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2241      	movs	r2, #65	; 0x41
 8002d10:	2120      	movs	r1, #32
 8002d12:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2242      	movs	r2, #66	; 0x42
 8002d1e:	2100      	movs	r1, #0
 8002d20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	0018      	movs	r0, r3
 8002d26:	46bd      	mov	sp, r7
 8002d28:	b002      	add	sp, #8
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	f0ffffff 	.word	0xf0ffffff
 8002d30:	ffff7fff 	.word	0xffff7fff
 8002d34:	02008000 	.word	0x02008000

08002d38 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002d38:	b590      	push	{r4, r7, lr}
 8002d3a:	b089      	sub	sp, #36	; 0x24
 8002d3c:	af02      	add	r7, sp, #8
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	0008      	movs	r0, r1
 8002d42:	607a      	str	r2, [r7, #4]
 8002d44:	0019      	movs	r1, r3
 8002d46:	230a      	movs	r3, #10
 8002d48:	18fb      	adds	r3, r7, r3
 8002d4a:	1c02      	adds	r2, r0, #0
 8002d4c:	801a      	strh	r2, [r3, #0]
 8002d4e:	2308      	movs	r3, #8
 8002d50:	18fb      	adds	r3, r7, r3
 8002d52:	1c0a      	adds	r2, r1, #0
 8002d54:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2241      	movs	r2, #65	; 0x41
 8002d5a:	5c9b      	ldrb	r3, [r3, r2]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b20      	cmp	r3, #32
 8002d60:	d000      	beq.n	8002d64 <HAL_I2C_Master_Transmit+0x2c>
 8002d62:	e0e7      	b.n	8002f34 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2240      	movs	r2, #64	; 0x40
 8002d68:	5c9b      	ldrb	r3, [r3, r2]
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d101      	bne.n	8002d72 <HAL_I2C_Master_Transmit+0x3a>
 8002d6e:	2302      	movs	r3, #2
 8002d70:	e0e1      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1fe>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2240      	movs	r2, #64	; 0x40
 8002d76:	2101      	movs	r1, #1
 8002d78:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d7a:	f7ff fc83 	bl	8002684 <HAL_GetTick>
 8002d7e:	0003      	movs	r3, r0
 8002d80:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d82:	2380      	movs	r3, #128	; 0x80
 8002d84:	0219      	lsls	r1, r3, #8
 8002d86:	68f8      	ldr	r0, [r7, #12]
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	9300      	str	r3, [sp, #0]
 8002d8c:	2319      	movs	r3, #25
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f000 f8fc 	bl	8002f8c <I2C_WaitOnFlagUntilTimeout>
 8002d94:	1e03      	subs	r3, r0, #0
 8002d96:	d001      	beq.n	8002d9c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e0cc      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2241      	movs	r2, #65	; 0x41
 8002da0:	2121      	movs	r1, #33	; 0x21
 8002da2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2242      	movs	r2, #66	; 0x42
 8002da8:	2110      	movs	r1, #16
 8002daa:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2208      	movs	r2, #8
 8002dbc:	18ba      	adds	r2, r7, r2
 8002dbe:	8812      	ldrh	r2, [r2, #0]
 8002dc0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	2bff      	cmp	r3, #255	; 0xff
 8002dd0:	d911      	bls.n	8002df6 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	22ff      	movs	r2, #255	; 0xff
 8002dd6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ddc:	b2da      	uxtb	r2, r3
 8002dde:	2380      	movs	r3, #128	; 0x80
 8002de0:	045c      	lsls	r4, r3, #17
 8002de2:	230a      	movs	r3, #10
 8002de4:	18fb      	adds	r3, r7, r3
 8002de6:	8819      	ldrh	r1, [r3, #0]
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	4b55      	ldr	r3, [pc, #340]	; (8002f40 <HAL_I2C_Master_Transmit+0x208>)
 8002dec:	9300      	str	r3, [sp, #0]
 8002dee:	0023      	movs	r3, r4
 8002df0:	f000 faa4 	bl	800333c <I2C_TransferConfig>
 8002df4:	e075      	b.n	8002ee2 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	2380      	movs	r3, #128	; 0x80
 8002e08:	049c      	lsls	r4, r3, #18
 8002e0a:	230a      	movs	r3, #10
 8002e0c:	18fb      	adds	r3, r7, r3
 8002e0e:	8819      	ldrh	r1, [r3, #0]
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	4b4b      	ldr	r3, [pc, #300]	; (8002f40 <HAL_I2C_Master_Transmit+0x208>)
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	0023      	movs	r3, r4
 8002e18:	f000 fa90 	bl	800333c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002e1c:	e061      	b.n	8002ee2 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	0018      	movs	r0, r3
 8002e26:	f000 f8ff 	bl	8003028 <I2C_WaitOnTXISFlagUntilTimeout>
 8002e2a:	1e03      	subs	r3, r0, #0
 8002e2c:	d001      	beq.n	8002e32 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e081      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e36:	781a      	ldrb	r2, [r3, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e42:	1c5a      	adds	r2, r3, #1
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	b29a      	uxth	r2, r3
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d03a      	beq.n	8002ee2 <HAL_I2C_Master_Transmit+0x1aa>
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d136      	bne.n	8002ee2 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	9300      	str	r3, [sp, #0]
 8002e7c:	0013      	movs	r3, r2
 8002e7e:	2200      	movs	r2, #0
 8002e80:	2180      	movs	r1, #128	; 0x80
 8002e82:	f000 f883 	bl	8002f8c <I2C_WaitOnFlagUntilTimeout>
 8002e86:	1e03      	subs	r3, r0, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e053      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	2bff      	cmp	r3, #255	; 0xff
 8002e96:	d911      	bls.n	8002ebc <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	22ff      	movs	r2, #255	; 0xff
 8002e9c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea2:	b2da      	uxtb	r2, r3
 8002ea4:	2380      	movs	r3, #128	; 0x80
 8002ea6:	045c      	lsls	r4, r3, #17
 8002ea8:	230a      	movs	r3, #10
 8002eaa:	18fb      	adds	r3, r7, r3
 8002eac:	8819      	ldrh	r1, [r3, #0]
 8002eae:	68f8      	ldr	r0, [r7, #12]
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	0023      	movs	r3, r4
 8002eb6:	f000 fa41 	bl	800333c <I2C_TransferConfig>
 8002eba:	e012      	b.n	8002ee2 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ec0:	b29a      	uxth	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	2380      	movs	r3, #128	; 0x80
 8002ece:	049c      	lsls	r4, r3, #18
 8002ed0:	230a      	movs	r3, #10
 8002ed2:	18fb      	adds	r3, r7, r3
 8002ed4:	8819      	ldrh	r1, [r3, #0]
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	2300      	movs	r3, #0
 8002eda:	9300      	str	r3, [sp, #0]
 8002edc:	0023      	movs	r3, r4
 8002ede:	f000 fa2d 	bl	800333c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d198      	bne.n	8002e1e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eec:	697a      	ldr	r2, [r7, #20]
 8002eee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	f000 f8de 	bl	80030b4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ef8:	1e03      	subs	r3, r0, #0
 8002efa:	d001      	beq.n	8002f00 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e01a      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2220      	movs	r2, #32
 8002f06:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	685a      	ldr	r2, [r3, #4]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	490c      	ldr	r1, [pc, #48]	; (8002f44 <HAL_I2C_Master_Transmit+0x20c>)
 8002f14:	400a      	ands	r2, r1
 8002f16:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2241      	movs	r2, #65	; 0x41
 8002f1c:	2120      	movs	r1, #32
 8002f1e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2242      	movs	r2, #66	; 0x42
 8002f24:	2100      	movs	r1, #0
 8002f26:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2240      	movs	r2, #64	; 0x40
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002f30:	2300      	movs	r3, #0
 8002f32:	e000      	b.n	8002f36 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8002f34:	2302      	movs	r3, #2
  }
}
 8002f36:	0018      	movs	r0, r3
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	b007      	add	sp, #28
 8002f3c:	bd90      	pop	{r4, r7, pc}
 8002f3e:	46c0      	nop			; (mov r8, r8)
 8002f40:	80002000 	.word	0x80002000
 8002f44:	fe00e800 	.word	0xfe00e800

08002f48 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	2202      	movs	r2, #2
 8002f58:	4013      	ands	r3, r2
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d103      	bne.n	8002f66 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2200      	movs	r2, #0
 8002f64:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	4013      	ands	r3, r2
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d007      	beq.n	8002f84 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	699a      	ldr	r2, [r3, #24]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2101      	movs	r1, #1
 8002f80:	430a      	orrs	r2, r1
 8002f82:	619a      	str	r2, [r3, #24]
  }
}
 8002f84:	46c0      	nop			; (mov r8, r8)
 8002f86:	46bd      	mov	sp, r7
 8002f88:	b002      	add	sp, #8
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	603b      	str	r3, [r7, #0]
 8002f98:	1dfb      	adds	r3, r7, #7
 8002f9a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f9c:	e030      	b.n	8003000 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	d02d      	beq.n	8003000 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fa4:	f7ff fb6e 	bl	8002684 <HAL_GetTick>
 8002fa8:	0002      	movs	r2, r0
 8002faa:	69bb      	ldr	r3, [r7, #24]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d302      	bcc.n	8002fba <I2C_WaitOnFlagUntilTimeout+0x2e>
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d122      	bne.n	8003000 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	68ba      	ldr	r2, [r7, #8]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	68ba      	ldr	r2, [r7, #8]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	425a      	negs	r2, r3
 8002fca:	4153      	adcs	r3, r2
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	001a      	movs	r2, r3
 8002fd0:	1dfb      	adds	r3, r7, #7
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	d113      	bne.n	8003000 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fdc:	2220      	movs	r2, #32
 8002fde:	431a      	orrs	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2241      	movs	r2, #65	; 0x41
 8002fe8:	2120      	movs	r1, #32
 8002fea:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2242      	movs	r2, #66	; 0x42
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2240      	movs	r2, #64	; 0x40
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e00f      	b.n	8003020 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	68ba      	ldr	r2, [r7, #8]
 8003008:	4013      	ands	r3, r2
 800300a:	68ba      	ldr	r2, [r7, #8]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	425a      	negs	r2, r3
 8003010:	4153      	adcs	r3, r2
 8003012:	b2db      	uxtb	r3, r3
 8003014:	001a      	movs	r2, r3
 8003016:	1dfb      	adds	r3, r7, #7
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	429a      	cmp	r2, r3
 800301c:	d0bf      	beq.n	8002f9e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800301e:	2300      	movs	r3, #0
}
 8003020:	0018      	movs	r0, r3
 8003022:	46bd      	mov	sp, r7
 8003024:	b004      	add	sp, #16
 8003026:	bd80      	pop	{r7, pc}

08003028 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003034:	e032      	b.n	800309c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	68b9      	ldr	r1, [r7, #8]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	0018      	movs	r0, r3
 800303e:	f000 f87d 	bl	800313c <I2C_IsErrorOccurred>
 8003042:	1e03      	subs	r3, r0, #0
 8003044:	d001      	beq.n	800304a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e030      	b.n	80030ac <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	3301      	adds	r3, #1
 800304e:	d025      	beq.n	800309c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003050:	f7ff fb18 	bl	8002684 <HAL_GetTick>
 8003054:	0002      	movs	r2, r0
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	429a      	cmp	r2, r3
 800305e:	d302      	bcc.n	8003066 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d11a      	bne.n	800309c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	2202      	movs	r2, #2
 800306e:	4013      	ands	r3, r2
 8003070:	2b02      	cmp	r3, #2
 8003072:	d013      	beq.n	800309c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003078:	2220      	movs	r2, #32
 800307a:	431a      	orrs	r2, r3
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2241      	movs	r2, #65	; 0x41
 8003084:	2120      	movs	r1, #32
 8003086:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2242      	movs	r2, #66	; 0x42
 800308c:	2100      	movs	r1, #0
 800308e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2240      	movs	r2, #64	; 0x40
 8003094:	2100      	movs	r1, #0
 8003096:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e007      	b.n	80030ac <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	699b      	ldr	r3, [r3, #24]
 80030a2:	2202      	movs	r2, #2
 80030a4:	4013      	ands	r3, r2
 80030a6:	2b02      	cmp	r3, #2
 80030a8:	d1c5      	bne.n	8003036 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	0018      	movs	r0, r3
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b004      	add	sp, #16
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030c0:	e02f      	b.n	8003122 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	68b9      	ldr	r1, [r7, #8]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	0018      	movs	r0, r3
 80030ca:	f000 f837 	bl	800313c <I2C_IsErrorOccurred>
 80030ce:	1e03      	subs	r3, r0, #0
 80030d0:	d001      	beq.n	80030d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e02d      	b.n	8003132 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030d6:	f7ff fad5 	bl	8002684 <HAL_GetTick>
 80030da:	0002      	movs	r2, r0
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	68ba      	ldr	r2, [r7, #8]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d302      	bcc.n	80030ec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d11a      	bne.n	8003122 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	2220      	movs	r2, #32
 80030f4:	4013      	ands	r3, r2
 80030f6:	2b20      	cmp	r3, #32
 80030f8:	d013      	beq.n	8003122 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fe:	2220      	movs	r2, #32
 8003100:	431a      	orrs	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2241      	movs	r2, #65	; 0x41
 800310a:	2120      	movs	r1, #32
 800310c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2242      	movs	r2, #66	; 0x42
 8003112:	2100      	movs	r1, #0
 8003114:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2240      	movs	r2, #64	; 0x40
 800311a:	2100      	movs	r1, #0
 800311c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e007      	b.n	8003132 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	2220      	movs	r2, #32
 800312a:	4013      	ands	r3, r2
 800312c:	2b20      	cmp	r3, #32
 800312e:	d1c8      	bne.n	80030c2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003130:	2300      	movs	r3, #0
}
 8003132:	0018      	movs	r0, r3
 8003134:	46bd      	mov	sp, r7
 8003136:	b004      	add	sp, #16
 8003138:	bd80      	pop	{r7, pc}
	...

0800313c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800313c:	b590      	push	{r4, r7, lr}
 800313e:	b08b      	sub	sp, #44	; 0x2c
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003148:	2327      	movs	r3, #39	; 0x27
 800314a:	18fb      	adds	r3, r7, r3
 800314c:	2200      	movs	r2, #0
 800314e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003158:	2300      	movs	r3, #0
 800315a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	2210      	movs	r2, #16
 8003164:	4013      	ands	r3, r2
 8003166:	d100      	bne.n	800316a <I2C_IsErrorOccurred+0x2e>
 8003168:	e082      	b.n	8003270 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	2210      	movs	r2, #16
 8003170:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003172:	e060      	b.n	8003236 <I2C_IsErrorOccurred+0xfa>
 8003174:	2427      	movs	r4, #39	; 0x27
 8003176:	193b      	adds	r3, r7, r4
 8003178:	193a      	adds	r2, r7, r4
 800317a:	7812      	ldrb	r2, [r2, #0]
 800317c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	3301      	adds	r3, #1
 8003182:	d058      	beq.n	8003236 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003184:	f7ff fa7e 	bl	8002684 <HAL_GetTick>
 8003188:	0002      	movs	r2, r0
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	429a      	cmp	r2, r3
 8003192:	d306      	bcc.n	80031a2 <I2C_IsErrorOccurred+0x66>
 8003194:	193b      	adds	r3, r7, r4
 8003196:	193a      	adds	r2, r7, r4
 8003198:	7812      	ldrb	r2, [r2, #0]
 800319a:	701a      	strb	r2, [r3, #0]
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d149      	bne.n	8003236 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	2380      	movs	r3, #128	; 0x80
 80031aa:	01db      	lsls	r3, r3, #7
 80031ac:	4013      	ands	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80031b0:	2013      	movs	r0, #19
 80031b2:	183b      	adds	r3, r7, r0
 80031b4:	68fa      	ldr	r2, [r7, #12]
 80031b6:	2142      	movs	r1, #66	; 0x42
 80031b8:	5c52      	ldrb	r2, [r2, r1]
 80031ba:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	699a      	ldr	r2, [r3, #24]
 80031c2:	2380      	movs	r3, #128	; 0x80
 80031c4:	021b      	lsls	r3, r3, #8
 80031c6:	401a      	ands	r2, r3
 80031c8:	2380      	movs	r3, #128	; 0x80
 80031ca:	021b      	lsls	r3, r3, #8
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d126      	bne.n	800321e <I2C_IsErrorOccurred+0xe2>
 80031d0:	697a      	ldr	r2, [r7, #20]
 80031d2:	2380      	movs	r3, #128	; 0x80
 80031d4:	01db      	lsls	r3, r3, #7
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d021      	beq.n	800321e <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 80031da:	183b      	adds	r3, r7, r0
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	2b20      	cmp	r3, #32
 80031e0:	d01d      	beq.n	800321e <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2180      	movs	r1, #128	; 0x80
 80031ee:	01c9      	lsls	r1, r1, #7
 80031f0:	430a      	orrs	r2, r1
 80031f2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80031f4:	f7ff fa46 	bl	8002684 <HAL_GetTick>
 80031f8:	0003      	movs	r3, r0
 80031fa:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031fc:	e00f      	b.n	800321e <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80031fe:	f7ff fa41 	bl	8002684 <HAL_GetTick>
 8003202:	0002      	movs	r2, r0
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	2b19      	cmp	r3, #25
 800320a:	d908      	bls.n	800321e <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800320c:	6a3b      	ldr	r3, [r7, #32]
 800320e:	2220      	movs	r2, #32
 8003210:	4313      	orrs	r3, r2
 8003212:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003214:	2327      	movs	r3, #39	; 0x27
 8003216:	18fb      	adds	r3, r7, r3
 8003218:	2201      	movs	r2, #1
 800321a:	701a      	strb	r2, [r3, #0]

              break;
 800321c:	e00b      	b.n	8003236 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	2220      	movs	r2, #32
 8003226:	4013      	ands	r3, r2
 8003228:	2127      	movs	r1, #39	; 0x27
 800322a:	187a      	adds	r2, r7, r1
 800322c:	1879      	adds	r1, r7, r1
 800322e:	7809      	ldrb	r1, [r1, #0]
 8003230:	7011      	strb	r1, [r2, #0]
 8003232:	2b20      	cmp	r3, #32
 8003234:	d1e3      	bne.n	80031fe <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	2220      	movs	r2, #32
 800323e:	4013      	ands	r3, r2
 8003240:	2b20      	cmp	r3, #32
 8003242:	d004      	beq.n	800324e <I2C_IsErrorOccurred+0x112>
 8003244:	2327      	movs	r3, #39	; 0x27
 8003246:	18fb      	adds	r3, r7, r3
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d092      	beq.n	8003174 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800324e:	2327      	movs	r3, #39	; 0x27
 8003250:	18fb      	adds	r3, r7, r3
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d103      	bne.n	8003260 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2220      	movs	r2, #32
 800325e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003260:	6a3b      	ldr	r3, [r7, #32]
 8003262:	2204      	movs	r2, #4
 8003264:	4313      	orrs	r3, r2
 8003266:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003268:	2327      	movs	r3, #39	; 0x27
 800326a:	18fb      	adds	r3, r7, r3
 800326c:	2201      	movs	r2, #1
 800326e:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	2380      	movs	r3, #128	; 0x80
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	4013      	ands	r3, r2
 8003280:	d00c      	beq.n	800329c <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	2201      	movs	r2, #1
 8003286:	4313      	orrs	r3, r2
 8003288:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2280      	movs	r2, #128	; 0x80
 8003290:	0052      	lsls	r2, r2, #1
 8003292:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003294:	2327      	movs	r3, #39	; 0x27
 8003296:	18fb      	adds	r3, r7, r3
 8003298:	2201      	movs	r2, #1
 800329a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	2380      	movs	r3, #128	; 0x80
 80032a0:	00db      	lsls	r3, r3, #3
 80032a2:	4013      	ands	r3, r2
 80032a4:	d00c      	beq.n	80032c0 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80032a6:	6a3b      	ldr	r3, [r7, #32]
 80032a8:	2208      	movs	r2, #8
 80032aa:	4313      	orrs	r3, r2
 80032ac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2280      	movs	r2, #128	; 0x80
 80032b4:	00d2      	lsls	r2, r2, #3
 80032b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032b8:	2327      	movs	r3, #39	; 0x27
 80032ba:	18fb      	adds	r3, r7, r3
 80032bc:	2201      	movs	r2, #1
 80032be:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	2380      	movs	r3, #128	; 0x80
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	4013      	ands	r3, r2
 80032c8:	d00c      	beq.n	80032e4 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80032ca:	6a3b      	ldr	r3, [r7, #32]
 80032cc:	2202      	movs	r2, #2
 80032ce:	4313      	orrs	r3, r2
 80032d0:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2280      	movs	r2, #128	; 0x80
 80032d8:	0092      	lsls	r2, r2, #2
 80032da:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032dc:	2327      	movs	r3, #39	; 0x27
 80032de:	18fb      	adds	r3, r7, r3
 80032e0:	2201      	movs	r2, #1
 80032e2:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80032e4:	2327      	movs	r3, #39	; 0x27
 80032e6:	18fb      	adds	r3, r7, r3
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d01d      	beq.n	800332a <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	0018      	movs	r0, r3
 80032f2:	f7ff fe29 	bl	8002f48 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685a      	ldr	r2, [r3, #4]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	490d      	ldr	r1, [pc, #52]	; (8003338 <I2C_IsErrorOccurred+0x1fc>)
 8003302:	400a      	ands	r2, r1
 8003304:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	431a      	orrs	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2241      	movs	r2, #65	; 0x41
 8003316:	2120      	movs	r1, #32
 8003318:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2242      	movs	r2, #66	; 0x42
 800331e:	2100      	movs	r1, #0
 8003320:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2240      	movs	r2, #64	; 0x40
 8003326:	2100      	movs	r1, #0
 8003328:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800332a:	2327      	movs	r3, #39	; 0x27
 800332c:	18fb      	adds	r3, r7, r3
 800332e:	781b      	ldrb	r3, [r3, #0]
}
 8003330:	0018      	movs	r0, r3
 8003332:	46bd      	mov	sp, r7
 8003334:	b00b      	add	sp, #44	; 0x2c
 8003336:	bd90      	pop	{r4, r7, pc}
 8003338:	fe00e800 	.word	0xfe00e800

0800333c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800333c:	b590      	push	{r4, r7, lr}
 800333e:	b087      	sub	sp, #28
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	0008      	movs	r0, r1
 8003346:	0011      	movs	r1, r2
 8003348:	607b      	str	r3, [r7, #4]
 800334a:	240a      	movs	r4, #10
 800334c:	193b      	adds	r3, r7, r4
 800334e:	1c02      	adds	r2, r0, #0
 8003350:	801a      	strh	r2, [r3, #0]
 8003352:	2009      	movs	r0, #9
 8003354:	183b      	adds	r3, r7, r0
 8003356:	1c0a      	adds	r2, r1, #0
 8003358:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800335a:	193b      	adds	r3, r7, r4
 800335c:	881b      	ldrh	r3, [r3, #0]
 800335e:	059b      	lsls	r3, r3, #22
 8003360:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003362:	183b      	adds	r3, r7, r0
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	0419      	lsls	r1, r3, #16
 8003368:	23ff      	movs	r3, #255	; 0xff
 800336a:	041b      	lsls	r3, r3, #16
 800336c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800336e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003376:	4313      	orrs	r3, r2
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	085b      	lsrs	r3, r3, #1
 800337c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003386:	0d51      	lsrs	r1, r2, #21
 8003388:	2280      	movs	r2, #128	; 0x80
 800338a:	00d2      	lsls	r2, r2, #3
 800338c:	400a      	ands	r2, r1
 800338e:	4907      	ldr	r1, [pc, #28]	; (80033ac <I2C_TransferConfig+0x70>)
 8003390:	430a      	orrs	r2, r1
 8003392:	43d2      	mvns	r2, r2
 8003394:	401a      	ands	r2, r3
 8003396:	0011      	movs	r1, r2
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	430a      	orrs	r2, r1
 80033a0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80033a2:	46c0      	nop			; (mov r8, r8)
 80033a4:	46bd      	mov	sp, r7
 80033a6:	b007      	add	sp, #28
 80033a8:	bd90      	pop	{r4, r7, pc}
 80033aa:	46c0      	nop			; (mov r8, r8)
 80033ac:	03ff63ff 	.word	0x03ff63ff

080033b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2241      	movs	r2, #65	; 0x41
 80033be:	5c9b      	ldrb	r3, [r3, r2]
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b20      	cmp	r3, #32
 80033c4:	d138      	bne.n	8003438 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2240      	movs	r2, #64	; 0x40
 80033ca:	5c9b      	ldrb	r3, [r3, r2]
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d101      	bne.n	80033d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80033d0:	2302      	movs	r3, #2
 80033d2:	e032      	b.n	800343a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2240      	movs	r2, #64	; 0x40
 80033d8:	2101      	movs	r1, #1
 80033da:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2241      	movs	r2, #65	; 0x41
 80033e0:	2124      	movs	r1, #36	; 0x24
 80033e2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2101      	movs	r1, #1
 80033f0:	438a      	bics	r2, r1
 80033f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4911      	ldr	r1, [pc, #68]	; (8003444 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003400:	400a      	ands	r2, r1
 8003402:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	6819      	ldr	r1, [r3, #0]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	430a      	orrs	r2, r1
 8003412:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2101      	movs	r1, #1
 8003420:	430a      	orrs	r2, r1
 8003422:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2241      	movs	r2, #65	; 0x41
 8003428:	2120      	movs	r1, #32
 800342a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2240      	movs	r2, #64	; 0x40
 8003430:	2100      	movs	r1, #0
 8003432:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003434:	2300      	movs	r3, #0
 8003436:	e000      	b.n	800343a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003438:	2302      	movs	r3, #2
  }
}
 800343a:	0018      	movs	r0, r3
 800343c:	46bd      	mov	sp, r7
 800343e:	b002      	add	sp, #8
 8003440:	bd80      	pop	{r7, pc}
 8003442:	46c0      	nop			; (mov r8, r8)
 8003444:	ffffefff 	.word	0xffffefff

08003448 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b084      	sub	sp, #16
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2241      	movs	r2, #65	; 0x41
 8003456:	5c9b      	ldrb	r3, [r3, r2]
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b20      	cmp	r3, #32
 800345c:	d139      	bne.n	80034d2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2240      	movs	r2, #64	; 0x40
 8003462:	5c9b      	ldrb	r3, [r3, r2]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d101      	bne.n	800346c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003468:	2302      	movs	r3, #2
 800346a:	e033      	b.n	80034d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2240      	movs	r2, #64	; 0x40
 8003470:	2101      	movs	r1, #1
 8003472:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2241      	movs	r2, #65	; 0x41
 8003478:	2124      	movs	r1, #36	; 0x24
 800347a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2101      	movs	r1, #1
 8003488:	438a      	bics	r2, r1
 800348a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4a11      	ldr	r2, [pc, #68]	; (80034dc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003498:	4013      	ands	r3, r2
 800349a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	021b      	lsls	r3, r3, #8
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2101      	movs	r1, #1
 80034ba:	430a      	orrs	r2, r1
 80034bc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2241      	movs	r2, #65	; 0x41
 80034c2:	2120      	movs	r1, #32
 80034c4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2240      	movs	r2, #64	; 0x40
 80034ca:	2100      	movs	r1, #0
 80034cc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80034ce:	2300      	movs	r3, #0
 80034d0:	e000      	b.n	80034d4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80034d2:	2302      	movs	r3, #2
  }
}
 80034d4:	0018      	movs	r0, r3
 80034d6:	46bd      	mov	sp, r7
 80034d8:	b004      	add	sp, #16
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	fffff0ff 	.word	0xfffff0ff

080034e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034e0:	b5b0      	push	{r4, r5, r7, lr}
 80034e2:	b08a      	sub	sp, #40	; 0x28
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d102      	bne.n	80034f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	f000 fbbf 	bl	8003c72 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034f4:	4bc9      	ldr	r3, [pc, #804]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	220c      	movs	r2, #12
 80034fa:	4013      	ands	r3, r2
 80034fc:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034fe:	4bc7      	ldr	r3, [pc, #796]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003500:	68da      	ldr	r2, [r3, #12]
 8003502:	2380      	movs	r3, #128	; 0x80
 8003504:	025b      	lsls	r3, r3, #9
 8003506:	4013      	ands	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2201      	movs	r2, #1
 8003510:	4013      	ands	r3, r2
 8003512:	d100      	bne.n	8003516 <HAL_RCC_OscConfig+0x36>
 8003514:	e07e      	b.n	8003614 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	2b08      	cmp	r3, #8
 800351a:	d007      	beq.n	800352c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	2b0c      	cmp	r3, #12
 8003520:	d112      	bne.n	8003548 <HAL_RCC_OscConfig+0x68>
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	2380      	movs	r3, #128	; 0x80
 8003526:	025b      	lsls	r3, r3, #9
 8003528:	429a      	cmp	r2, r3
 800352a:	d10d      	bne.n	8003548 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800352c:	4bbb      	ldr	r3, [pc, #748]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	2380      	movs	r3, #128	; 0x80
 8003532:	029b      	lsls	r3, r3, #10
 8003534:	4013      	ands	r3, r2
 8003536:	d100      	bne.n	800353a <HAL_RCC_OscConfig+0x5a>
 8003538:	e06b      	b.n	8003612 <HAL_RCC_OscConfig+0x132>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d167      	bne.n	8003612 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	f000 fb95 	bl	8003c72 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	2380      	movs	r3, #128	; 0x80
 800354e:	025b      	lsls	r3, r3, #9
 8003550:	429a      	cmp	r2, r3
 8003552:	d107      	bne.n	8003564 <HAL_RCC_OscConfig+0x84>
 8003554:	4bb1      	ldr	r3, [pc, #708]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	4bb0      	ldr	r3, [pc, #704]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 800355a:	2180      	movs	r1, #128	; 0x80
 800355c:	0249      	lsls	r1, r1, #9
 800355e:	430a      	orrs	r2, r1
 8003560:	601a      	str	r2, [r3, #0]
 8003562:	e027      	b.n	80035b4 <HAL_RCC_OscConfig+0xd4>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685a      	ldr	r2, [r3, #4]
 8003568:	23a0      	movs	r3, #160	; 0xa0
 800356a:	02db      	lsls	r3, r3, #11
 800356c:	429a      	cmp	r2, r3
 800356e:	d10e      	bne.n	800358e <HAL_RCC_OscConfig+0xae>
 8003570:	4baa      	ldr	r3, [pc, #680]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	4ba9      	ldr	r3, [pc, #676]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003576:	2180      	movs	r1, #128	; 0x80
 8003578:	02c9      	lsls	r1, r1, #11
 800357a:	430a      	orrs	r2, r1
 800357c:	601a      	str	r2, [r3, #0]
 800357e:	4ba7      	ldr	r3, [pc, #668]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	4ba6      	ldr	r3, [pc, #664]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003584:	2180      	movs	r1, #128	; 0x80
 8003586:	0249      	lsls	r1, r1, #9
 8003588:	430a      	orrs	r2, r1
 800358a:	601a      	str	r2, [r3, #0]
 800358c:	e012      	b.n	80035b4 <HAL_RCC_OscConfig+0xd4>
 800358e:	4ba3      	ldr	r3, [pc, #652]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	4ba2      	ldr	r3, [pc, #648]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003594:	49a2      	ldr	r1, [pc, #648]	; (8003820 <HAL_RCC_OscConfig+0x340>)
 8003596:	400a      	ands	r2, r1
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	4ba0      	ldr	r3, [pc, #640]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	2380      	movs	r3, #128	; 0x80
 80035a0:	025b      	lsls	r3, r3, #9
 80035a2:	4013      	ands	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	4b9c      	ldr	r3, [pc, #624]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	4b9b      	ldr	r3, [pc, #620]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 80035ae:	499d      	ldr	r1, [pc, #628]	; (8003824 <HAL_RCC_OscConfig+0x344>)
 80035b0:	400a      	ands	r2, r1
 80035b2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d015      	beq.n	80035e8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035bc:	f7ff f862 	bl	8002684 <HAL_GetTick>
 80035c0:	0003      	movs	r3, r0
 80035c2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035c4:	e009      	b.n	80035da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035c6:	f7ff f85d 	bl	8002684 <HAL_GetTick>
 80035ca:	0002      	movs	r2, r0
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b64      	cmp	r3, #100	; 0x64
 80035d2:	d902      	bls.n	80035da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	f000 fb4c 	bl	8003c72 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035da:	4b90      	ldr	r3, [pc, #576]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	2380      	movs	r3, #128	; 0x80
 80035e0:	029b      	lsls	r3, r3, #10
 80035e2:	4013      	ands	r3, r2
 80035e4:	d0ef      	beq.n	80035c6 <HAL_RCC_OscConfig+0xe6>
 80035e6:	e015      	b.n	8003614 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e8:	f7ff f84c 	bl	8002684 <HAL_GetTick>
 80035ec:	0003      	movs	r3, r0
 80035ee:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80035f0:	e008      	b.n	8003604 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035f2:	f7ff f847 	bl	8002684 <HAL_GetTick>
 80035f6:	0002      	movs	r2, r0
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	2b64      	cmp	r3, #100	; 0x64
 80035fe:	d901      	bls.n	8003604 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e336      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003604:	4b85      	ldr	r3, [pc, #532]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	2380      	movs	r3, #128	; 0x80
 800360a:	029b      	lsls	r3, r3, #10
 800360c:	4013      	ands	r3, r2
 800360e:	d1f0      	bne.n	80035f2 <HAL_RCC_OscConfig+0x112>
 8003610:	e000      	b.n	8003614 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003612:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2202      	movs	r2, #2
 800361a:	4013      	ands	r3, r2
 800361c:	d100      	bne.n	8003620 <HAL_RCC_OscConfig+0x140>
 800361e:	e099      	b.n	8003754 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003628:	2220      	movs	r2, #32
 800362a:	4013      	ands	r3, r2
 800362c:	d009      	beq.n	8003642 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800362e:	4b7b      	ldr	r3, [pc, #492]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	4b7a      	ldr	r3, [pc, #488]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003634:	2120      	movs	r1, #32
 8003636:	430a      	orrs	r2, r1
 8003638:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363c:	2220      	movs	r2, #32
 800363e:	4393      	bics	r3, r2
 8003640:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	2b04      	cmp	r3, #4
 8003646:	d005      	beq.n	8003654 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	2b0c      	cmp	r3, #12
 800364c:	d13e      	bne.n	80036cc <HAL_RCC_OscConfig+0x1ec>
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d13b      	bne.n	80036cc <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003654:	4b71      	ldr	r3, [pc, #452]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2204      	movs	r2, #4
 800365a:	4013      	ands	r3, r2
 800365c:	d004      	beq.n	8003668 <HAL_RCC_OscConfig+0x188>
 800365e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e304      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003668:	4b6c      	ldr	r3, [pc, #432]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	4a6e      	ldr	r2, [pc, #440]	; (8003828 <HAL_RCC_OscConfig+0x348>)
 800366e:	4013      	ands	r3, r2
 8003670:	0019      	movs	r1, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	021a      	lsls	r2, r3, #8
 8003678:	4b68      	ldr	r3, [pc, #416]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 800367a:	430a      	orrs	r2, r1
 800367c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800367e:	4b67      	ldr	r3, [pc, #412]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2209      	movs	r2, #9
 8003684:	4393      	bics	r3, r2
 8003686:	0019      	movs	r1, r3
 8003688:	4b64      	ldr	r3, [pc, #400]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 800368a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800368c:	430a      	orrs	r2, r1
 800368e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003690:	f000 fc42 	bl	8003f18 <HAL_RCC_GetSysClockFreq>
 8003694:	0001      	movs	r1, r0
 8003696:	4b61      	ldr	r3, [pc, #388]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	091b      	lsrs	r3, r3, #4
 800369c:	220f      	movs	r2, #15
 800369e:	4013      	ands	r3, r2
 80036a0:	4a62      	ldr	r2, [pc, #392]	; (800382c <HAL_RCC_OscConfig+0x34c>)
 80036a2:	5cd3      	ldrb	r3, [r2, r3]
 80036a4:	000a      	movs	r2, r1
 80036a6:	40da      	lsrs	r2, r3
 80036a8:	4b61      	ldr	r3, [pc, #388]	; (8003830 <HAL_RCC_OscConfig+0x350>)
 80036aa:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80036ac:	4b61      	ldr	r3, [pc, #388]	; (8003834 <HAL_RCC_OscConfig+0x354>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2513      	movs	r5, #19
 80036b2:	197c      	adds	r4, r7, r5
 80036b4:	0018      	movs	r0, r3
 80036b6:	f7fe ff9f 	bl	80025f8 <HAL_InitTick>
 80036ba:	0003      	movs	r3, r0
 80036bc:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80036be:	197b      	adds	r3, r7, r5
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d046      	beq.n	8003754 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80036c6:	197b      	adds	r3, r7, r5
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	e2d2      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80036cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d027      	beq.n	8003722 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80036d2:	4b52      	ldr	r3, [pc, #328]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2209      	movs	r2, #9
 80036d8:	4393      	bics	r3, r2
 80036da:	0019      	movs	r1, r3
 80036dc:	4b4f      	ldr	r3, [pc, #316]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 80036de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036e0:	430a      	orrs	r2, r1
 80036e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e4:	f7fe ffce 	bl	8002684 <HAL_GetTick>
 80036e8:	0003      	movs	r3, r0
 80036ea:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036ec:	e008      	b.n	8003700 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036ee:	f7fe ffc9 	bl	8002684 <HAL_GetTick>
 80036f2:	0002      	movs	r2, r0
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d901      	bls.n	8003700 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80036fc:	2303      	movs	r3, #3
 80036fe:	e2b8      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003700:	4b46      	ldr	r3, [pc, #280]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2204      	movs	r2, #4
 8003706:	4013      	ands	r3, r2
 8003708:	d0f1      	beq.n	80036ee <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800370a:	4b44      	ldr	r3, [pc, #272]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	4a46      	ldr	r2, [pc, #280]	; (8003828 <HAL_RCC_OscConfig+0x348>)
 8003710:	4013      	ands	r3, r2
 8003712:	0019      	movs	r1, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	691b      	ldr	r3, [r3, #16]
 8003718:	021a      	lsls	r2, r3, #8
 800371a:	4b40      	ldr	r3, [pc, #256]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 800371c:	430a      	orrs	r2, r1
 800371e:	605a      	str	r2, [r3, #4]
 8003720:	e018      	b.n	8003754 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003722:	4b3e      	ldr	r3, [pc, #248]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	4b3d      	ldr	r3, [pc, #244]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003728:	2101      	movs	r1, #1
 800372a:	438a      	bics	r2, r1
 800372c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800372e:	f7fe ffa9 	bl	8002684 <HAL_GetTick>
 8003732:	0003      	movs	r3, r0
 8003734:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003736:	e008      	b.n	800374a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003738:	f7fe ffa4 	bl	8002684 <HAL_GetTick>
 800373c:	0002      	movs	r2, r0
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e293      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800374a:	4b34      	ldr	r3, [pc, #208]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2204      	movs	r2, #4
 8003750:	4013      	ands	r3, r2
 8003752:	d1f1      	bne.n	8003738 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2210      	movs	r2, #16
 800375a:	4013      	ands	r3, r2
 800375c:	d100      	bne.n	8003760 <HAL_RCC_OscConfig+0x280>
 800375e:	e0a2      	b.n	80038a6 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d140      	bne.n	80037e8 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003766:	4b2d      	ldr	r3, [pc, #180]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	2380      	movs	r3, #128	; 0x80
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	4013      	ands	r3, r2
 8003770:	d005      	beq.n	800377e <HAL_RCC_OscConfig+0x29e>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69db      	ldr	r3, [r3, #28]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d101      	bne.n	800377e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e279      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800377e:	4b27      	ldr	r3, [pc, #156]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	4a2d      	ldr	r2, [pc, #180]	; (8003838 <HAL_RCC_OscConfig+0x358>)
 8003784:	4013      	ands	r3, r2
 8003786:	0019      	movs	r1, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800378c:	4b23      	ldr	r3, [pc, #140]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 800378e:	430a      	orrs	r2, r1
 8003790:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003792:	4b22      	ldr	r3, [pc, #136]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	021b      	lsls	r3, r3, #8
 8003798:	0a19      	lsrs	r1, r3, #8
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a1b      	ldr	r3, [r3, #32]
 800379e:	061a      	lsls	r2, r3, #24
 80037a0:	4b1e      	ldr	r3, [pc, #120]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 80037a2:	430a      	orrs	r2, r1
 80037a4:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037aa:	0b5b      	lsrs	r3, r3, #13
 80037ac:	3301      	adds	r3, #1
 80037ae:	2280      	movs	r2, #128	; 0x80
 80037b0:	0212      	lsls	r2, r2, #8
 80037b2:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80037b4:	4b19      	ldr	r3, [pc, #100]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	091b      	lsrs	r3, r3, #4
 80037ba:	210f      	movs	r1, #15
 80037bc:	400b      	ands	r3, r1
 80037be:	491b      	ldr	r1, [pc, #108]	; (800382c <HAL_RCC_OscConfig+0x34c>)
 80037c0:	5ccb      	ldrb	r3, [r1, r3]
 80037c2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80037c4:	4b1a      	ldr	r3, [pc, #104]	; (8003830 <HAL_RCC_OscConfig+0x350>)
 80037c6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80037c8:	4b1a      	ldr	r3, [pc, #104]	; (8003834 <HAL_RCC_OscConfig+0x354>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2513      	movs	r5, #19
 80037ce:	197c      	adds	r4, r7, r5
 80037d0:	0018      	movs	r0, r3
 80037d2:	f7fe ff11 	bl	80025f8 <HAL_InitTick>
 80037d6:	0003      	movs	r3, r0
 80037d8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80037da:	197b      	adds	r3, r7, r5
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d061      	beq.n	80038a6 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80037e2:	197b      	adds	r3, r7, r5
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	e244      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	69db      	ldr	r3, [r3, #28]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d040      	beq.n	8003872 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80037f0:	4b0a      	ldr	r3, [pc, #40]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	4b09      	ldr	r3, [pc, #36]	; (800381c <HAL_RCC_OscConfig+0x33c>)
 80037f6:	2180      	movs	r1, #128	; 0x80
 80037f8:	0049      	lsls	r1, r1, #1
 80037fa:	430a      	orrs	r2, r1
 80037fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037fe:	f7fe ff41 	bl	8002684 <HAL_GetTick>
 8003802:	0003      	movs	r3, r0
 8003804:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003806:	e019      	b.n	800383c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003808:	f7fe ff3c 	bl	8002684 <HAL_GetTick>
 800380c:	0002      	movs	r2, r0
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d912      	bls.n	800383c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e22b      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
 800381a:	46c0      	nop			; (mov r8, r8)
 800381c:	40021000 	.word	0x40021000
 8003820:	fffeffff 	.word	0xfffeffff
 8003824:	fffbffff 	.word	0xfffbffff
 8003828:	ffffe0ff 	.word	0xffffe0ff
 800382c:	08005b18 	.word	0x08005b18
 8003830:	20000264 	.word	0x20000264
 8003834:	20000268 	.word	0x20000268
 8003838:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800383c:	4bca      	ldr	r3, [pc, #808]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	2380      	movs	r3, #128	; 0x80
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4013      	ands	r3, r2
 8003846:	d0df      	beq.n	8003808 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003848:	4bc7      	ldr	r3, [pc, #796]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	4ac7      	ldr	r2, [pc, #796]	; (8003b6c <HAL_RCC_OscConfig+0x68c>)
 800384e:	4013      	ands	r3, r2
 8003850:	0019      	movs	r1, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003856:	4bc4      	ldr	r3, [pc, #784]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003858:	430a      	orrs	r2, r1
 800385a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800385c:	4bc2      	ldr	r3, [pc, #776]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	021b      	lsls	r3, r3, #8
 8003862:	0a19      	lsrs	r1, r3, #8
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a1b      	ldr	r3, [r3, #32]
 8003868:	061a      	lsls	r2, r3, #24
 800386a:	4bbf      	ldr	r3, [pc, #764]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 800386c:	430a      	orrs	r2, r1
 800386e:	605a      	str	r2, [r3, #4]
 8003870:	e019      	b.n	80038a6 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003872:	4bbd      	ldr	r3, [pc, #756]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	4bbc      	ldr	r3, [pc, #752]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003878:	49bd      	ldr	r1, [pc, #756]	; (8003b70 <HAL_RCC_OscConfig+0x690>)
 800387a:	400a      	ands	r2, r1
 800387c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800387e:	f7fe ff01 	bl	8002684 <HAL_GetTick>
 8003882:	0003      	movs	r3, r0
 8003884:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003888:	f7fe fefc 	bl	8002684 <HAL_GetTick>
 800388c:	0002      	movs	r2, r0
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e1eb      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800389a:	4bb3      	ldr	r3, [pc, #716]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	2380      	movs	r3, #128	; 0x80
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	4013      	ands	r3, r2
 80038a4:	d1f0      	bne.n	8003888 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	2208      	movs	r2, #8
 80038ac:	4013      	ands	r3, r2
 80038ae:	d036      	beq.n	800391e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	695b      	ldr	r3, [r3, #20]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d019      	beq.n	80038ec <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038b8:	4bab      	ldr	r3, [pc, #684]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80038ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80038bc:	4baa      	ldr	r3, [pc, #680]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80038be:	2101      	movs	r1, #1
 80038c0:	430a      	orrs	r2, r1
 80038c2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038c4:	f7fe fede 	bl	8002684 <HAL_GetTick>
 80038c8:	0003      	movs	r3, r0
 80038ca:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038cc:	e008      	b.n	80038e0 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038ce:	f7fe fed9 	bl	8002684 <HAL_GetTick>
 80038d2:	0002      	movs	r2, r0
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e1c8      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038e0:	4ba1      	ldr	r3, [pc, #644]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80038e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038e4:	2202      	movs	r2, #2
 80038e6:	4013      	ands	r3, r2
 80038e8:	d0f1      	beq.n	80038ce <HAL_RCC_OscConfig+0x3ee>
 80038ea:	e018      	b.n	800391e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038ec:	4b9e      	ldr	r3, [pc, #632]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80038ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80038f0:	4b9d      	ldr	r3, [pc, #628]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80038f2:	2101      	movs	r1, #1
 80038f4:	438a      	bics	r2, r1
 80038f6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f8:	f7fe fec4 	bl	8002684 <HAL_GetTick>
 80038fc:	0003      	movs	r3, r0
 80038fe:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003900:	e008      	b.n	8003914 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003902:	f7fe febf 	bl	8002684 <HAL_GetTick>
 8003906:	0002      	movs	r2, r0
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e1ae      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003914:	4b94      	ldr	r3, [pc, #592]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003918:	2202      	movs	r2, #2
 800391a:	4013      	ands	r3, r2
 800391c:	d1f1      	bne.n	8003902 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2204      	movs	r2, #4
 8003924:	4013      	ands	r3, r2
 8003926:	d100      	bne.n	800392a <HAL_RCC_OscConfig+0x44a>
 8003928:	e0ae      	b.n	8003a88 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800392a:	2023      	movs	r0, #35	; 0x23
 800392c:	183b      	adds	r3, r7, r0
 800392e:	2200      	movs	r2, #0
 8003930:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003932:	4b8d      	ldr	r3, [pc, #564]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003934:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003936:	2380      	movs	r3, #128	; 0x80
 8003938:	055b      	lsls	r3, r3, #21
 800393a:	4013      	ands	r3, r2
 800393c:	d109      	bne.n	8003952 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800393e:	4b8a      	ldr	r3, [pc, #552]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003940:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003942:	4b89      	ldr	r3, [pc, #548]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003944:	2180      	movs	r1, #128	; 0x80
 8003946:	0549      	lsls	r1, r1, #21
 8003948:	430a      	orrs	r2, r1
 800394a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800394c:	183b      	adds	r3, r7, r0
 800394e:	2201      	movs	r2, #1
 8003950:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003952:	4b88      	ldr	r3, [pc, #544]	; (8003b74 <HAL_RCC_OscConfig+0x694>)
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	2380      	movs	r3, #128	; 0x80
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	4013      	ands	r3, r2
 800395c:	d11a      	bne.n	8003994 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800395e:	4b85      	ldr	r3, [pc, #532]	; (8003b74 <HAL_RCC_OscConfig+0x694>)
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	4b84      	ldr	r3, [pc, #528]	; (8003b74 <HAL_RCC_OscConfig+0x694>)
 8003964:	2180      	movs	r1, #128	; 0x80
 8003966:	0049      	lsls	r1, r1, #1
 8003968:	430a      	orrs	r2, r1
 800396a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800396c:	f7fe fe8a 	bl	8002684 <HAL_GetTick>
 8003970:	0003      	movs	r3, r0
 8003972:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003974:	e008      	b.n	8003988 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003976:	f7fe fe85 	bl	8002684 <HAL_GetTick>
 800397a:	0002      	movs	r2, r0
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	2b64      	cmp	r3, #100	; 0x64
 8003982:	d901      	bls.n	8003988 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8003984:	2303      	movs	r3, #3
 8003986:	e174      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003988:	4b7a      	ldr	r3, [pc, #488]	; (8003b74 <HAL_RCC_OscConfig+0x694>)
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	2380      	movs	r3, #128	; 0x80
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	4013      	ands	r3, r2
 8003992:	d0f0      	beq.n	8003976 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689a      	ldr	r2, [r3, #8]
 8003998:	2380      	movs	r3, #128	; 0x80
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	429a      	cmp	r2, r3
 800399e:	d107      	bne.n	80039b0 <HAL_RCC_OscConfig+0x4d0>
 80039a0:	4b71      	ldr	r3, [pc, #452]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80039a2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039a4:	4b70      	ldr	r3, [pc, #448]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80039a6:	2180      	movs	r1, #128	; 0x80
 80039a8:	0049      	lsls	r1, r1, #1
 80039aa:	430a      	orrs	r2, r1
 80039ac:	651a      	str	r2, [r3, #80]	; 0x50
 80039ae:	e031      	b.n	8003a14 <HAL_RCC_OscConfig+0x534>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d10c      	bne.n	80039d2 <HAL_RCC_OscConfig+0x4f2>
 80039b8:	4b6b      	ldr	r3, [pc, #428]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80039ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039bc:	4b6a      	ldr	r3, [pc, #424]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80039be:	496c      	ldr	r1, [pc, #432]	; (8003b70 <HAL_RCC_OscConfig+0x690>)
 80039c0:	400a      	ands	r2, r1
 80039c2:	651a      	str	r2, [r3, #80]	; 0x50
 80039c4:	4b68      	ldr	r3, [pc, #416]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80039c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039c8:	4b67      	ldr	r3, [pc, #412]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80039ca:	496b      	ldr	r1, [pc, #428]	; (8003b78 <HAL_RCC_OscConfig+0x698>)
 80039cc:	400a      	ands	r2, r1
 80039ce:	651a      	str	r2, [r3, #80]	; 0x50
 80039d0:	e020      	b.n	8003a14 <HAL_RCC_OscConfig+0x534>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	689a      	ldr	r2, [r3, #8]
 80039d6:	23a0      	movs	r3, #160	; 0xa0
 80039d8:	00db      	lsls	r3, r3, #3
 80039da:	429a      	cmp	r2, r3
 80039dc:	d10e      	bne.n	80039fc <HAL_RCC_OscConfig+0x51c>
 80039de:	4b62      	ldr	r3, [pc, #392]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80039e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039e2:	4b61      	ldr	r3, [pc, #388]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80039e4:	2180      	movs	r1, #128	; 0x80
 80039e6:	00c9      	lsls	r1, r1, #3
 80039e8:	430a      	orrs	r2, r1
 80039ea:	651a      	str	r2, [r3, #80]	; 0x50
 80039ec:	4b5e      	ldr	r3, [pc, #376]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80039ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80039f0:	4b5d      	ldr	r3, [pc, #372]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80039f2:	2180      	movs	r1, #128	; 0x80
 80039f4:	0049      	lsls	r1, r1, #1
 80039f6:	430a      	orrs	r2, r1
 80039f8:	651a      	str	r2, [r3, #80]	; 0x50
 80039fa:	e00b      	b.n	8003a14 <HAL_RCC_OscConfig+0x534>
 80039fc:	4b5a      	ldr	r3, [pc, #360]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 80039fe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a00:	4b59      	ldr	r3, [pc, #356]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003a02:	495b      	ldr	r1, [pc, #364]	; (8003b70 <HAL_RCC_OscConfig+0x690>)
 8003a04:	400a      	ands	r2, r1
 8003a06:	651a      	str	r2, [r3, #80]	; 0x50
 8003a08:	4b57      	ldr	r3, [pc, #348]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003a0a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a0c:	4b56      	ldr	r3, [pc, #344]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003a0e:	495a      	ldr	r1, [pc, #360]	; (8003b78 <HAL_RCC_OscConfig+0x698>)
 8003a10:	400a      	ands	r2, r1
 8003a12:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d015      	beq.n	8003a48 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a1c:	f7fe fe32 	bl	8002684 <HAL_GetTick>
 8003a20:	0003      	movs	r3, r0
 8003a22:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a24:	e009      	b.n	8003a3a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a26:	f7fe fe2d 	bl	8002684 <HAL_GetTick>
 8003a2a:	0002      	movs	r2, r0
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	4a52      	ldr	r2, [pc, #328]	; (8003b7c <HAL_RCC_OscConfig+0x69c>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e11b      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a3a:	4b4b      	ldr	r3, [pc, #300]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003a3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a3e:	2380      	movs	r3, #128	; 0x80
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	4013      	ands	r3, r2
 8003a44:	d0ef      	beq.n	8003a26 <HAL_RCC_OscConfig+0x546>
 8003a46:	e014      	b.n	8003a72 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a48:	f7fe fe1c 	bl	8002684 <HAL_GetTick>
 8003a4c:	0003      	movs	r3, r0
 8003a4e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a50:	e009      	b.n	8003a66 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a52:	f7fe fe17 	bl	8002684 <HAL_GetTick>
 8003a56:	0002      	movs	r2, r0
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	4a47      	ldr	r2, [pc, #284]	; (8003b7c <HAL_RCC_OscConfig+0x69c>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e105      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a66:	4b40      	ldr	r3, [pc, #256]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003a68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003a6a:	2380      	movs	r3, #128	; 0x80
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	4013      	ands	r3, r2
 8003a70:	d1ef      	bne.n	8003a52 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a72:	2323      	movs	r3, #35	; 0x23
 8003a74:	18fb      	adds	r3, r7, r3
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d105      	bne.n	8003a88 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a7c:	4b3a      	ldr	r3, [pc, #232]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003a7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a80:	4b39      	ldr	r3, [pc, #228]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003a82:	493f      	ldr	r1, [pc, #252]	; (8003b80 <HAL_RCC_OscConfig+0x6a0>)
 8003a84:	400a      	ands	r2, r1
 8003a86:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	2220      	movs	r2, #32
 8003a8e:	4013      	ands	r3, r2
 8003a90:	d049      	beq.n	8003b26 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d026      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003a9a:	4b33      	ldr	r3, [pc, #204]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003a9c:	689a      	ldr	r2, [r3, #8]
 8003a9e:	4b32      	ldr	r3, [pc, #200]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003aa0:	2101      	movs	r1, #1
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	609a      	str	r2, [r3, #8]
 8003aa6:	4b30      	ldr	r3, [pc, #192]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003aa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003aaa:	4b2f      	ldr	r3, [pc, #188]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003aac:	2101      	movs	r1, #1
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	635a      	str	r2, [r3, #52]	; 0x34
 8003ab2:	4b34      	ldr	r3, [pc, #208]	; (8003b84 <HAL_RCC_OscConfig+0x6a4>)
 8003ab4:	6a1a      	ldr	r2, [r3, #32]
 8003ab6:	4b33      	ldr	r3, [pc, #204]	; (8003b84 <HAL_RCC_OscConfig+0x6a4>)
 8003ab8:	2180      	movs	r1, #128	; 0x80
 8003aba:	0189      	lsls	r1, r1, #6
 8003abc:	430a      	orrs	r2, r1
 8003abe:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac0:	f7fe fde0 	bl	8002684 <HAL_GetTick>
 8003ac4:	0003      	movs	r3, r0
 8003ac6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003aca:	f7fe fddb 	bl	8002684 <HAL_GetTick>
 8003ace:	0002      	movs	r2, r0
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e0ca      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003adc:	4b22      	ldr	r3, [pc, #136]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	2202      	movs	r2, #2
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	d0f1      	beq.n	8003aca <HAL_RCC_OscConfig+0x5ea>
 8003ae6:	e01e      	b.n	8003b26 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003ae8:	4b1f      	ldr	r3, [pc, #124]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003aea:	689a      	ldr	r2, [r3, #8]
 8003aec:	4b1e      	ldr	r3, [pc, #120]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003aee:	2101      	movs	r1, #1
 8003af0:	438a      	bics	r2, r1
 8003af2:	609a      	str	r2, [r3, #8]
 8003af4:	4b23      	ldr	r3, [pc, #140]	; (8003b84 <HAL_RCC_OscConfig+0x6a4>)
 8003af6:	6a1a      	ldr	r2, [r3, #32]
 8003af8:	4b22      	ldr	r3, [pc, #136]	; (8003b84 <HAL_RCC_OscConfig+0x6a4>)
 8003afa:	4923      	ldr	r1, [pc, #140]	; (8003b88 <HAL_RCC_OscConfig+0x6a8>)
 8003afc:	400a      	ands	r2, r1
 8003afe:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b00:	f7fe fdc0 	bl	8002684 <HAL_GetTick>
 8003b04:	0003      	movs	r3, r0
 8003b06:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003b08:	e008      	b.n	8003b1c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b0a:	f7fe fdbb 	bl	8002684 <HAL_GetTick>
 8003b0e:	0002      	movs	r2, r0
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e0aa      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003b1c:	4b12      	ldr	r3, [pc, #72]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2202      	movs	r2, #2
 8003b22:	4013      	ands	r3, r2
 8003b24:	d1f1      	bne.n	8003b0a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d100      	bne.n	8003b30 <HAL_RCC_OscConfig+0x650>
 8003b2e:	e09f      	b.n	8003c70 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	2b0c      	cmp	r3, #12
 8003b34:	d100      	bne.n	8003b38 <HAL_RCC_OscConfig+0x658>
 8003b36:	e078      	b.n	8003c2a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d159      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b40:	4b09      	ldr	r3, [pc, #36]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	4b08      	ldr	r3, [pc, #32]	; (8003b68 <HAL_RCC_OscConfig+0x688>)
 8003b46:	4911      	ldr	r1, [pc, #68]	; (8003b8c <HAL_RCC_OscConfig+0x6ac>)
 8003b48:	400a      	ands	r2, r1
 8003b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b4c:	f7fe fd9a 	bl	8002684 <HAL_GetTick>
 8003b50:	0003      	movs	r3, r0
 8003b52:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003b54:	e01c      	b.n	8003b90 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b56:	f7fe fd95 	bl	8002684 <HAL_GetTick>
 8003b5a:	0002      	movs	r2, r0
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d915      	bls.n	8003b90 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e084      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	ffff1fff 	.word	0xffff1fff
 8003b70:	fffffeff 	.word	0xfffffeff
 8003b74:	40007000 	.word	0x40007000
 8003b78:	fffffbff 	.word	0xfffffbff
 8003b7c:	00001388 	.word	0x00001388
 8003b80:	efffffff 	.word	0xefffffff
 8003b84:	40010000 	.word	0x40010000
 8003b88:	ffffdfff 	.word	0xffffdfff
 8003b8c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003b90:	4b3a      	ldr	r3, [pc, #232]	; (8003c7c <HAL_RCC_OscConfig+0x79c>)
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	2380      	movs	r3, #128	; 0x80
 8003b96:	049b      	lsls	r3, r3, #18
 8003b98:	4013      	ands	r3, r2
 8003b9a:	d1dc      	bne.n	8003b56 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b9c:	4b37      	ldr	r3, [pc, #220]	; (8003c7c <HAL_RCC_OscConfig+0x79c>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	4a37      	ldr	r2, [pc, #220]	; (8003c80 <HAL_RCC_OscConfig+0x7a0>)
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	0019      	movs	r1, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bb4:	431a      	orrs	r2, r3
 8003bb6:	4b31      	ldr	r3, [pc, #196]	; (8003c7c <HAL_RCC_OscConfig+0x79c>)
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bbc:	4b2f      	ldr	r3, [pc, #188]	; (8003c7c <HAL_RCC_OscConfig+0x79c>)
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	4b2e      	ldr	r3, [pc, #184]	; (8003c7c <HAL_RCC_OscConfig+0x79c>)
 8003bc2:	2180      	movs	r1, #128	; 0x80
 8003bc4:	0449      	lsls	r1, r1, #17
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bca:	f7fe fd5b 	bl	8002684 <HAL_GetTick>
 8003bce:	0003      	movs	r3, r0
 8003bd0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bd4:	f7fe fd56 	bl	8002684 <HAL_GetTick>
 8003bd8:	0002      	movs	r2, r0
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e045      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003be6:	4b25      	ldr	r3, [pc, #148]	; (8003c7c <HAL_RCC_OscConfig+0x79c>)
 8003be8:	681a      	ldr	r2, [r3, #0]
 8003bea:	2380      	movs	r3, #128	; 0x80
 8003bec:	049b      	lsls	r3, r3, #18
 8003bee:	4013      	ands	r3, r2
 8003bf0:	d0f0      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x6f4>
 8003bf2:	e03d      	b.n	8003c70 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf4:	4b21      	ldr	r3, [pc, #132]	; (8003c7c <HAL_RCC_OscConfig+0x79c>)
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	4b20      	ldr	r3, [pc, #128]	; (8003c7c <HAL_RCC_OscConfig+0x79c>)
 8003bfa:	4922      	ldr	r1, [pc, #136]	; (8003c84 <HAL_RCC_OscConfig+0x7a4>)
 8003bfc:	400a      	ands	r2, r1
 8003bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c00:	f7fe fd40 	bl	8002684 <HAL_GetTick>
 8003c04:	0003      	movs	r3, r0
 8003c06:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003c08:	e008      	b.n	8003c1c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c0a:	f7fe fd3b 	bl	8002684 <HAL_GetTick>
 8003c0e:	0002      	movs	r2, r0
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	1ad3      	subs	r3, r2, r3
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d901      	bls.n	8003c1c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e02a      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003c1c:	4b17      	ldr	r3, [pc, #92]	; (8003c7c <HAL_RCC_OscConfig+0x79c>)
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	2380      	movs	r3, #128	; 0x80
 8003c22:	049b      	lsls	r3, r3, #18
 8003c24:	4013      	ands	r3, r2
 8003c26:	d1f0      	bne.n	8003c0a <HAL_RCC_OscConfig+0x72a>
 8003c28:	e022      	b.n	8003c70 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d101      	bne.n	8003c36 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e01d      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c36:	4b11      	ldr	r3, [pc, #68]	; (8003c7c <HAL_RCC_OscConfig+0x79c>)
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	2380      	movs	r3, #128	; 0x80
 8003c40:	025b      	lsls	r3, r3, #9
 8003c42:	401a      	ands	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d10f      	bne.n	8003c6c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	23f0      	movs	r3, #240	; 0xf0
 8003c50:	039b      	lsls	r3, r3, #14
 8003c52:	401a      	ands	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d107      	bne.n	8003c6c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003c5c:	69ba      	ldr	r2, [r7, #24]
 8003c5e:	23c0      	movs	r3, #192	; 0xc0
 8003c60:	041b      	lsls	r3, r3, #16
 8003c62:	401a      	ands	r2, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d001      	beq.n	8003c70 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e000      	b.n	8003c72 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	0018      	movs	r0, r3
 8003c74:	46bd      	mov	sp, r7
 8003c76:	b00a      	add	sp, #40	; 0x28
 8003c78:	bdb0      	pop	{r4, r5, r7, pc}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	40021000 	.word	0x40021000
 8003c80:	ff02ffff 	.word	0xff02ffff
 8003c84:	feffffff 	.word	0xfeffffff

08003c88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c88:	b5b0      	push	{r4, r5, r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d101      	bne.n	8003c9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e128      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c9c:	4b96      	ldr	r3, [pc, #600]	; (8003ef8 <HAL_RCC_ClockConfig+0x270>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	683a      	ldr	r2, [r7, #0]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d91e      	bls.n	8003ce8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003caa:	4b93      	ldr	r3, [pc, #588]	; (8003ef8 <HAL_RCC_ClockConfig+0x270>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	4393      	bics	r3, r2
 8003cb2:	0019      	movs	r1, r3
 8003cb4:	4b90      	ldr	r3, [pc, #576]	; (8003ef8 <HAL_RCC_ClockConfig+0x270>)
 8003cb6:	683a      	ldr	r2, [r7, #0]
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003cbc:	f7fe fce2 	bl	8002684 <HAL_GetTick>
 8003cc0:	0003      	movs	r3, r0
 8003cc2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cc4:	e009      	b.n	8003cda <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cc6:	f7fe fcdd 	bl	8002684 <HAL_GetTick>
 8003cca:	0002      	movs	r2, r0
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	4a8a      	ldr	r2, [pc, #552]	; (8003efc <HAL_RCC_ClockConfig+0x274>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e109      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cda:	4b87      	ldr	r3, [pc, #540]	; (8003ef8 <HAL_RCC_ClockConfig+0x270>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d1ee      	bne.n	8003cc6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2202      	movs	r2, #2
 8003cee:	4013      	ands	r3, r2
 8003cf0:	d009      	beq.n	8003d06 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cf2:	4b83      	ldr	r3, [pc, #524]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	22f0      	movs	r2, #240	; 0xf0
 8003cf8:	4393      	bics	r3, r2
 8003cfa:	0019      	movs	r1, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	4b7f      	ldr	r3, [pc, #508]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003d02:	430a      	orrs	r2, r1
 8003d04:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	d100      	bne.n	8003d12 <HAL_RCC_ClockConfig+0x8a>
 8003d10:	e089      	b.n	8003e26 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	2b02      	cmp	r3, #2
 8003d18:	d107      	bne.n	8003d2a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d1a:	4b79      	ldr	r3, [pc, #484]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	2380      	movs	r3, #128	; 0x80
 8003d20:	029b      	lsls	r3, r3, #10
 8003d22:	4013      	ands	r3, r2
 8003d24:	d120      	bne.n	8003d68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e0e1      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	2b03      	cmp	r3, #3
 8003d30:	d107      	bne.n	8003d42 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003d32:	4b73      	ldr	r3, [pc, #460]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	2380      	movs	r3, #128	; 0x80
 8003d38:	049b      	lsls	r3, r3, #18
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	d114      	bne.n	8003d68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e0d5      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d106      	bne.n	8003d58 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d4a:	4b6d      	ldr	r3, [pc, #436]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2204      	movs	r2, #4
 8003d50:	4013      	ands	r3, r2
 8003d52:	d109      	bne.n	8003d68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e0ca      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003d58:	4b69      	ldr	r3, [pc, #420]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	2380      	movs	r3, #128	; 0x80
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	4013      	ands	r3, r2
 8003d62:	d101      	bne.n	8003d68 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e0c2      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d68:	4b65      	ldr	r3, [pc, #404]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	2203      	movs	r2, #3
 8003d6e:	4393      	bics	r3, r2
 8003d70:	0019      	movs	r1, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685a      	ldr	r2, [r3, #4]
 8003d76:	4b62      	ldr	r3, [pc, #392]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d7c:	f7fe fc82 	bl	8002684 <HAL_GetTick>
 8003d80:	0003      	movs	r3, r0
 8003d82:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d111      	bne.n	8003db0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d8c:	e009      	b.n	8003da2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d8e:	f7fe fc79 	bl	8002684 <HAL_GetTick>
 8003d92:	0002      	movs	r2, r0
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	4a58      	ldr	r2, [pc, #352]	; (8003efc <HAL_RCC_ClockConfig+0x274>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e0a5      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003da2:	4b57      	ldr	r3, [pc, #348]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	220c      	movs	r2, #12
 8003da8:	4013      	ands	r3, r2
 8003daa:	2b08      	cmp	r3, #8
 8003dac:	d1ef      	bne.n	8003d8e <HAL_RCC_ClockConfig+0x106>
 8003dae:	e03a      	b.n	8003e26 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	2b03      	cmp	r3, #3
 8003db6:	d111      	bne.n	8003ddc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003db8:	e009      	b.n	8003dce <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dba:	f7fe fc63 	bl	8002684 <HAL_GetTick>
 8003dbe:	0002      	movs	r2, r0
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	4a4d      	ldr	r2, [pc, #308]	; (8003efc <HAL_RCC_ClockConfig+0x274>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d901      	bls.n	8003dce <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e08f      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003dce:	4b4c      	ldr	r3, [pc, #304]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	220c      	movs	r2, #12
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	2b0c      	cmp	r3, #12
 8003dd8:	d1ef      	bne.n	8003dba <HAL_RCC_ClockConfig+0x132>
 8003dda:	e024      	b.n	8003e26 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d11b      	bne.n	8003e1c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003de4:	e009      	b.n	8003dfa <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003de6:	f7fe fc4d 	bl	8002684 <HAL_GetTick>
 8003dea:	0002      	movs	r2, r0
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	4a42      	ldr	r2, [pc, #264]	; (8003efc <HAL_RCC_ClockConfig+0x274>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d901      	bls.n	8003dfa <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e079      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003dfa:	4b41      	ldr	r3, [pc, #260]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	220c      	movs	r2, #12
 8003e00:	4013      	ands	r3, r2
 8003e02:	2b04      	cmp	r3, #4
 8003e04:	d1ef      	bne.n	8003de6 <HAL_RCC_ClockConfig+0x15e>
 8003e06:	e00e      	b.n	8003e26 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e08:	f7fe fc3c 	bl	8002684 <HAL_GetTick>
 8003e0c:	0002      	movs	r2, r0
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	4a3a      	ldr	r2, [pc, #232]	; (8003efc <HAL_RCC_ClockConfig+0x274>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d901      	bls.n	8003e1c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e068      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003e1c:	4b38      	ldr	r3, [pc, #224]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	220c      	movs	r2, #12
 8003e22:	4013      	ands	r3, r2
 8003e24:	d1f0      	bne.n	8003e08 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e26:	4b34      	ldr	r3, [pc, #208]	; (8003ef8 <HAL_RCC_ClockConfig+0x270>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d21e      	bcs.n	8003e72 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e34:	4b30      	ldr	r3, [pc, #192]	; (8003ef8 <HAL_RCC_ClockConfig+0x270>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	4393      	bics	r3, r2
 8003e3c:	0019      	movs	r1, r3
 8003e3e:	4b2e      	ldr	r3, [pc, #184]	; (8003ef8 <HAL_RCC_ClockConfig+0x270>)
 8003e40:	683a      	ldr	r2, [r7, #0]
 8003e42:	430a      	orrs	r2, r1
 8003e44:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e46:	f7fe fc1d 	bl	8002684 <HAL_GetTick>
 8003e4a:	0003      	movs	r3, r0
 8003e4c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e4e:	e009      	b.n	8003e64 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e50:	f7fe fc18 	bl	8002684 <HAL_GetTick>
 8003e54:	0002      	movs	r2, r0
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	4a28      	ldr	r2, [pc, #160]	; (8003efc <HAL_RCC_ClockConfig+0x274>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e044      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e64:	4b24      	ldr	r3, [pc, #144]	; (8003ef8 <HAL_RCC_ClockConfig+0x270>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	683a      	ldr	r2, [r7, #0]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d1ee      	bne.n	8003e50 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2204      	movs	r2, #4
 8003e78:	4013      	ands	r3, r2
 8003e7a:	d009      	beq.n	8003e90 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e7c:	4b20      	ldr	r3, [pc, #128]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	4a20      	ldr	r2, [pc, #128]	; (8003f04 <HAL_RCC_ClockConfig+0x27c>)
 8003e82:	4013      	ands	r3, r2
 8003e84:	0019      	movs	r1, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68da      	ldr	r2, [r3, #12]
 8003e8a:	4b1d      	ldr	r3, [pc, #116]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003e8c:	430a      	orrs	r2, r1
 8003e8e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2208      	movs	r2, #8
 8003e96:	4013      	ands	r3, r2
 8003e98:	d00a      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e9a:	4b19      	ldr	r3, [pc, #100]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003e9c:	68db      	ldr	r3, [r3, #12]
 8003e9e:	4a1a      	ldr	r2, [pc, #104]	; (8003f08 <HAL_RCC_ClockConfig+0x280>)
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	0019      	movs	r1, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	00da      	lsls	r2, r3, #3
 8003eaa:	4b15      	ldr	r3, [pc, #84]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003eac:	430a      	orrs	r2, r1
 8003eae:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003eb0:	f000 f832 	bl	8003f18 <HAL_RCC_GetSysClockFreq>
 8003eb4:	0001      	movs	r1, r0
 8003eb6:	4b12      	ldr	r3, [pc, #72]	; (8003f00 <HAL_RCC_ClockConfig+0x278>)
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	091b      	lsrs	r3, r3, #4
 8003ebc:	220f      	movs	r2, #15
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	4a12      	ldr	r2, [pc, #72]	; (8003f0c <HAL_RCC_ClockConfig+0x284>)
 8003ec2:	5cd3      	ldrb	r3, [r2, r3]
 8003ec4:	000a      	movs	r2, r1
 8003ec6:	40da      	lsrs	r2, r3
 8003ec8:	4b11      	ldr	r3, [pc, #68]	; (8003f10 <HAL_RCC_ClockConfig+0x288>)
 8003eca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003ecc:	4b11      	ldr	r3, [pc, #68]	; (8003f14 <HAL_RCC_ClockConfig+0x28c>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	250b      	movs	r5, #11
 8003ed2:	197c      	adds	r4, r7, r5
 8003ed4:	0018      	movs	r0, r3
 8003ed6:	f7fe fb8f 	bl	80025f8 <HAL_InitTick>
 8003eda:	0003      	movs	r3, r0
 8003edc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003ede:	197b      	adds	r3, r7, r5
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d002      	beq.n	8003eec <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003ee6:	197b      	adds	r3, r7, r5
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	e000      	b.n	8003eee <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	0018      	movs	r0, r3
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	b004      	add	sp, #16
 8003ef4:	bdb0      	pop	{r4, r5, r7, pc}
 8003ef6:	46c0      	nop			; (mov r8, r8)
 8003ef8:	40022000 	.word	0x40022000
 8003efc:	00001388 	.word	0x00001388
 8003f00:	40021000 	.word	0x40021000
 8003f04:	fffff8ff 	.word	0xfffff8ff
 8003f08:	ffffc7ff 	.word	0xffffc7ff
 8003f0c:	08005b18 	.word	0x08005b18
 8003f10:	20000264 	.word	0x20000264
 8003f14:	20000268 	.word	0x20000268

08003f18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f18:	b5b0      	push	{r4, r5, r7, lr}
 8003f1a:	b08e      	sub	sp, #56	; 0x38
 8003f1c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003f1e:	4b4c      	ldr	r3, [pc, #304]	; (8004050 <HAL_RCC_GetSysClockFreq+0x138>)
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f26:	230c      	movs	r3, #12
 8003f28:	4013      	ands	r3, r2
 8003f2a:	2b0c      	cmp	r3, #12
 8003f2c:	d014      	beq.n	8003f58 <HAL_RCC_GetSysClockFreq+0x40>
 8003f2e:	d900      	bls.n	8003f32 <HAL_RCC_GetSysClockFreq+0x1a>
 8003f30:	e07b      	b.n	800402a <HAL_RCC_GetSysClockFreq+0x112>
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	d002      	beq.n	8003f3c <HAL_RCC_GetSysClockFreq+0x24>
 8003f36:	2b08      	cmp	r3, #8
 8003f38:	d00b      	beq.n	8003f52 <HAL_RCC_GetSysClockFreq+0x3a>
 8003f3a:	e076      	b.n	800402a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003f3c:	4b44      	ldr	r3, [pc, #272]	; (8004050 <HAL_RCC_GetSysClockFreq+0x138>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2210      	movs	r2, #16
 8003f42:	4013      	ands	r3, r2
 8003f44:	d002      	beq.n	8003f4c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003f46:	4b43      	ldr	r3, [pc, #268]	; (8004054 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003f48:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003f4a:	e07c      	b.n	8004046 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8003f4c:	4b42      	ldr	r3, [pc, #264]	; (8004058 <HAL_RCC_GetSysClockFreq+0x140>)
 8003f4e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003f50:	e079      	b.n	8004046 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f52:	4b42      	ldr	r3, [pc, #264]	; (800405c <HAL_RCC_GetSysClockFreq+0x144>)
 8003f54:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003f56:	e076      	b.n	8004046 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f5a:	0c9a      	lsrs	r2, r3, #18
 8003f5c:	230f      	movs	r3, #15
 8003f5e:	401a      	ands	r2, r3
 8003f60:	4b3f      	ldr	r3, [pc, #252]	; (8004060 <HAL_RCC_GetSysClockFreq+0x148>)
 8003f62:	5c9b      	ldrb	r3, [r3, r2]
 8003f64:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f68:	0d9a      	lsrs	r2, r3, #22
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	3301      	adds	r3, #1
 8003f70:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f72:	4b37      	ldr	r3, [pc, #220]	; (8004050 <HAL_RCC_GetSysClockFreq+0x138>)
 8003f74:	68da      	ldr	r2, [r3, #12]
 8003f76:	2380      	movs	r3, #128	; 0x80
 8003f78:	025b      	lsls	r3, r3, #9
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	d01a      	beq.n	8003fb4 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f80:	61bb      	str	r3, [r7, #24]
 8003f82:	2300      	movs	r3, #0
 8003f84:	61fb      	str	r3, [r7, #28]
 8003f86:	4a35      	ldr	r2, [pc, #212]	; (800405c <HAL_RCC_GetSysClockFreq+0x144>)
 8003f88:	2300      	movs	r3, #0
 8003f8a:	69b8      	ldr	r0, [r7, #24]
 8003f8c:	69f9      	ldr	r1, [r7, #28]
 8003f8e:	f7fc fa8b 	bl	80004a8 <__aeabi_lmul>
 8003f92:	0002      	movs	r2, r0
 8003f94:	000b      	movs	r3, r1
 8003f96:	0010      	movs	r0, r2
 8003f98:	0019      	movs	r1, r3
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f9c:	613b      	str	r3, [r7, #16]
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	617b      	str	r3, [r7, #20]
 8003fa2:	693a      	ldr	r2, [r7, #16]
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f7fc fa5f 	bl	8000468 <__aeabi_uldivmod>
 8003faa:	0002      	movs	r2, r0
 8003fac:	000b      	movs	r3, r1
 8003fae:	0013      	movs	r3, r2
 8003fb0:	637b      	str	r3, [r7, #52]	; 0x34
 8003fb2:	e037      	b.n	8004024 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003fb4:	4b26      	ldr	r3, [pc, #152]	; (8004050 <HAL_RCC_GetSysClockFreq+0x138>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2210      	movs	r2, #16
 8003fba:	4013      	ands	r3, r2
 8003fbc:	d01a      	beq.n	8003ff4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8003fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc0:	60bb      	str	r3, [r7, #8]
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60fb      	str	r3, [r7, #12]
 8003fc6:	4a23      	ldr	r2, [pc, #140]	; (8004054 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003fc8:	2300      	movs	r3, #0
 8003fca:	68b8      	ldr	r0, [r7, #8]
 8003fcc:	68f9      	ldr	r1, [r7, #12]
 8003fce:	f7fc fa6b 	bl	80004a8 <__aeabi_lmul>
 8003fd2:	0002      	movs	r2, r0
 8003fd4:	000b      	movs	r3, r1
 8003fd6:	0010      	movs	r0, r2
 8003fd8:	0019      	movs	r1, r3
 8003fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fdc:	603b      	str	r3, [r7, #0]
 8003fde:	2300      	movs	r3, #0
 8003fe0:	607b      	str	r3, [r7, #4]
 8003fe2:	683a      	ldr	r2, [r7, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f7fc fa3f 	bl	8000468 <__aeabi_uldivmod>
 8003fea:	0002      	movs	r2, r0
 8003fec:	000b      	movs	r3, r1
 8003fee:	0013      	movs	r3, r2
 8003ff0:	637b      	str	r3, [r7, #52]	; 0x34
 8003ff2:	e017      	b.n	8004024 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ff6:	0018      	movs	r0, r3
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	0019      	movs	r1, r3
 8003ffc:	4a16      	ldr	r2, [pc, #88]	; (8004058 <HAL_RCC_GetSysClockFreq+0x140>)
 8003ffe:	2300      	movs	r3, #0
 8004000:	f7fc fa52 	bl	80004a8 <__aeabi_lmul>
 8004004:	0002      	movs	r2, r0
 8004006:	000b      	movs	r3, r1
 8004008:	0010      	movs	r0, r2
 800400a:	0019      	movs	r1, r3
 800400c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400e:	001c      	movs	r4, r3
 8004010:	2300      	movs	r3, #0
 8004012:	001d      	movs	r5, r3
 8004014:	0022      	movs	r2, r4
 8004016:	002b      	movs	r3, r5
 8004018:	f7fc fa26 	bl	8000468 <__aeabi_uldivmod>
 800401c:	0002      	movs	r2, r0
 800401e:	000b      	movs	r3, r1
 8004020:	0013      	movs	r3, r2
 8004022:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8004024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004026:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004028:	e00d      	b.n	8004046 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800402a:	4b09      	ldr	r3, [pc, #36]	; (8004050 <HAL_RCC_GetSysClockFreq+0x138>)
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	0b5b      	lsrs	r3, r3, #13
 8004030:	2207      	movs	r2, #7
 8004032:	4013      	ands	r3, r2
 8004034:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004036:	6a3b      	ldr	r3, [r7, #32]
 8004038:	3301      	adds	r3, #1
 800403a:	2280      	movs	r2, #128	; 0x80
 800403c:	0212      	lsls	r2, r2, #8
 800403e:	409a      	lsls	r2, r3
 8004040:	0013      	movs	r3, r2
 8004042:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004044:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004048:	0018      	movs	r0, r3
 800404a:	46bd      	mov	sp, r7
 800404c:	b00e      	add	sp, #56	; 0x38
 800404e:	bdb0      	pop	{r4, r5, r7, pc}
 8004050:	40021000 	.word	0x40021000
 8004054:	003d0900 	.word	0x003d0900
 8004058:	00f42400 	.word	0x00f42400
 800405c:	007a1200 	.word	0x007a1200
 8004060:	08005b30 	.word	0x08005b30

08004064 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004068:	4b02      	ldr	r3, [pc, #8]	; (8004074 <HAL_RCC_GetHCLKFreq+0x10>)
 800406a:	681b      	ldr	r3, [r3, #0]
}
 800406c:	0018      	movs	r0, r3
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	46c0      	nop			; (mov r8, r8)
 8004074:	20000264 	.word	0x20000264

08004078 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800407c:	f7ff fff2 	bl	8004064 <HAL_RCC_GetHCLKFreq>
 8004080:	0001      	movs	r1, r0
 8004082:	4b06      	ldr	r3, [pc, #24]	; (800409c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	0a1b      	lsrs	r3, r3, #8
 8004088:	2207      	movs	r2, #7
 800408a:	4013      	ands	r3, r2
 800408c:	4a04      	ldr	r2, [pc, #16]	; (80040a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800408e:	5cd3      	ldrb	r3, [r2, r3]
 8004090:	40d9      	lsrs	r1, r3
 8004092:	000b      	movs	r3, r1
}
 8004094:	0018      	movs	r0, r3
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	46c0      	nop			; (mov r8, r8)
 800409c:	40021000 	.word	0x40021000
 80040a0:	08005b28 	.word	0x08005b28

080040a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80040a8:	f7ff ffdc 	bl	8004064 <HAL_RCC_GetHCLKFreq>
 80040ac:	0001      	movs	r1, r0
 80040ae:	4b06      	ldr	r3, [pc, #24]	; (80040c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	0adb      	lsrs	r3, r3, #11
 80040b4:	2207      	movs	r2, #7
 80040b6:	4013      	ands	r3, r2
 80040b8:	4a04      	ldr	r2, [pc, #16]	; (80040cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80040ba:	5cd3      	ldrb	r3, [r2, r3]
 80040bc:	40d9      	lsrs	r1, r3
 80040be:	000b      	movs	r3, r1
}
 80040c0:	0018      	movs	r0, r3
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	46c0      	nop			; (mov r8, r8)
 80040c8:	40021000 	.word	0x40021000
 80040cc:	08005b28 	.word	0x08005b28

080040d0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80040d8:	2317      	movs	r3, #23
 80040da:	18fb      	adds	r3, r7, r3
 80040dc:	2200      	movs	r2, #0
 80040de:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2220      	movs	r2, #32
 80040e6:	4013      	ands	r3, r2
 80040e8:	d106      	bne.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	2380      	movs	r3, #128	; 0x80
 80040f0:	011b      	lsls	r3, r3, #4
 80040f2:	4013      	ands	r3, r2
 80040f4:	d100      	bne.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80040f6:	e104      	b.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040f8:	4bb9      	ldr	r3, [pc, #740]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80040fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040fc:	2380      	movs	r3, #128	; 0x80
 80040fe:	055b      	lsls	r3, r3, #21
 8004100:	4013      	ands	r3, r2
 8004102:	d10a      	bne.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004104:	4bb6      	ldr	r3, [pc, #728]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004106:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004108:	4bb5      	ldr	r3, [pc, #724]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800410a:	2180      	movs	r1, #128	; 0x80
 800410c:	0549      	lsls	r1, r1, #21
 800410e:	430a      	orrs	r2, r1
 8004110:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004112:	2317      	movs	r3, #23
 8004114:	18fb      	adds	r3, r7, r3
 8004116:	2201      	movs	r2, #1
 8004118:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800411a:	4bb2      	ldr	r3, [pc, #712]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	2380      	movs	r3, #128	; 0x80
 8004120:	005b      	lsls	r3, r3, #1
 8004122:	4013      	ands	r3, r2
 8004124:	d11a      	bne.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004126:	4baf      	ldr	r3, [pc, #700]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	4bae      	ldr	r3, [pc, #696]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800412c:	2180      	movs	r1, #128	; 0x80
 800412e:	0049      	lsls	r1, r1, #1
 8004130:	430a      	orrs	r2, r1
 8004132:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004134:	f7fe faa6 	bl	8002684 <HAL_GetTick>
 8004138:	0003      	movs	r3, r0
 800413a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800413c:	e008      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800413e:	f7fe faa1 	bl	8002684 <HAL_GetTick>
 8004142:	0002      	movs	r2, r0
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	2b64      	cmp	r3, #100	; 0x64
 800414a:	d901      	bls.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e143      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004150:	4ba4      	ldr	r3, [pc, #656]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	2380      	movs	r3, #128	; 0x80
 8004156:	005b      	lsls	r3, r3, #1
 8004158:	4013      	ands	r3, r2
 800415a:	d0f0      	beq.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800415c:	4ba0      	ldr	r3, [pc, #640]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	23c0      	movs	r3, #192	; 0xc0
 8004162:	039b      	lsls	r3, r3, #14
 8004164:	4013      	ands	r3, r2
 8004166:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685a      	ldr	r2, [r3, #4]
 800416c:	23c0      	movs	r3, #192	; 0xc0
 800416e:	039b      	lsls	r3, r3, #14
 8004170:	4013      	ands	r3, r2
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	429a      	cmp	r2, r3
 8004176:	d107      	bne.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689a      	ldr	r2, [r3, #8]
 800417c:	23c0      	movs	r3, #192	; 0xc0
 800417e:	039b      	lsls	r3, r3, #14
 8004180:	4013      	ands	r3, r2
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	429a      	cmp	r2, r3
 8004186:	d013      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685a      	ldr	r2, [r3, #4]
 800418c:	23c0      	movs	r3, #192	; 0xc0
 800418e:	029b      	lsls	r3, r3, #10
 8004190:	401a      	ands	r2, r3
 8004192:	23c0      	movs	r3, #192	; 0xc0
 8004194:	029b      	lsls	r3, r3, #10
 8004196:	429a      	cmp	r2, r3
 8004198:	d10a      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800419a:	4b91      	ldr	r3, [pc, #580]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	2380      	movs	r3, #128	; 0x80
 80041a0:	029b      	lsls	r3, r3, #10
 80041a2:	401a      	ands	r2, r3
 80041a4:	2380      	movs	r3, #128	; 0x80
 80041a6:	029b      	lsls	r3, r3, #10
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d101      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e113      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80041b0:	4b8b      	ldr	r3, [pc, #556]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80041b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041b4:	23c0      	movs	r3, #192	; 0xc0
 80041b6:	029b      	lsls	r3, r3, #10
 80041b8:	4013      	ands	r3, r2
 80041ba:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d049      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	23c0      	movs	r3, #192	; 0xc0
 80041c8:	029b      	lsls	r3, r3, #10
 80041ca:	4013      	ands	r3, r2
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d004      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2220      	movs	r2, #32
 80041d8:	4013      	ands	r3, r2
 80041da:	d10d      	bne.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689a      	ldr	r2, [r3, #8]
 80041e0:	23c0      	movs	r3, #192	; 0xc0
 80041e2:	029b      	lsls	r3, r3, #10
 80041e4:	4013      	ands	r3, r2
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d034      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	2380      	movs	r3, #128	; 0x80
 80041f2:	011b      	lsls	r3, r3, #4
 80041f4:	4013      	ands	r3, r2
 80041f6:	d02e      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80041f8:	4b79      	ldr	r3, [pc, #484]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80041fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041fc:	4a7a      	ldr	r2, [pc, #488]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80041fe:	4013      	ands	r3, r2
 8004200:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004202:	4b77      	ldr	r3, [pc, #476]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004204:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004206:	4b76      	ldr	r3, [pc, #472]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004208:	2180      	movs	r1, #128	; 0x80
 800420a:	0309      	lsls	r1, r1, #12
 800420c:	430a      	orrs	r2, r1
 800420e:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004210:	4b73      	ldr	r3, [pc, #460]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004212:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004214:	4b72      	ldr	r3, [pc, #456]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004216:	4975      	ldr	r1, [pc, #468]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8004218:	400a      	ands	r2, r1
 800421a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800421c:	4b70      	ldr	r3, [pc, #448]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800421e:	68fa      	ldr	r2, [r7, #12]
 8004220:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	2380      	movs	r3, #128	; 0x80
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	4013      	ands	r3, r2
 800422a:	d014      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800422c:	f7fe fa2a 	bl	8002684 <HAL_GetTick>
 8004230:	0003      	movs	r3, r0
 8004232:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004234:	e009      	b.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004236:	f7fe fa25 	bl	8002684 <HAL_GetTick>
 800423a:	0002      	movs	r2, r0
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	4a6b      	ldr	r2, [pc, #428]	; (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d901      	bls.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e0c6      	b.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800424a:	4b65      	ldr	r3, [pc, #404]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800424c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800424e:	2380      	movs	r3, #128	; 0x80
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	4013      	ands	r3, r2
 8004254:	d0ef      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	2380      	movs	r3, #128	; 0x80
 800425c:	011b      	lsls	r3, r3, #4
 800425e:	4013      	ands	r3, r2
 8004260:	d01f      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	689a      	ldr	r2, [r3, #8]
 8004266:	23c0      	movs	r3, #192	; 0xc0
 8004268:	029b      	lsls	r3, r3, #10
 800426a:	401a      	ands	r2, r3
 800426c:	23c0      	movs	r3, #192	; 0xc0
 800426e:	029b      	lsls	r3, r3, #10
 8004270:	429a      	cmp	r2, r3
 8004272:	d10c      	bne.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8004274:	4b5a      	ldr	r3, [pc, #360]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a5e      	ldr	r2, [pc, #376]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800427a:	4013      	ands	r3, r2
 800427c:	0019      	movs	r1, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	689a      	ldr	r2, [r3, #8]
 8004282:	23c0      	movs	r3, #192	; 0xc0
 8004284:	039b      	lsls	r3, r3, #14
 8004286:	401a      	ands	r2, r3
 8004288:	4b55      	ldr	r3, [pc, #340]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800428a:	430a      	orrs	r2, r1
 800428c:	601a      	str	r2, [r3, #0]
 800428e:	4b54      	ldr	r3, [pc, #336]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004290:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689a      	ldr	r2, [r3, #8]
 8004296:	23c0      	movs	r3, #192	; 0xc0
 8004298:	029b      	lsls	r3, r3, #10
 800429a:	401a      	ands	r2, r3
 800429c:	4b50      	ldr	r3, [pc, #320]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800429e:	430a      	orrs	r2, r1
 80042a0:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2220      	movs	r2, #32
 80042a8:	4013      	ands	r3, r2
 80042aa:	d01f      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	23c0      	movs	r3, #192	; 0xc0
 80042b2:	029b      	lsls	r3, r3, #10
 80042b4:	401a      	ands	r2, r3
 80042b6:	23c0      	movs	r3, #192	; 0xc0
 80042b8:	029b      	lsls	r3, r3, #10
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d10c      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x208>
 80042be:	4b48      	ldr	r3, [pc, #288]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a4c      	ldr	r2, [pc, #304]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80042c4:	4013      	ands	r3, r2
 80042c6:	0019      	movs	r1, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685a      	ldr	r2, [r3, #4]
 80042cc:	23c0      	movs	r3, #192	; 0xc0
 80042ce:	039b      	lsls	r3, r3, #14
 80042d0:	401a      	ands	r2, r3
 80042d2:	4b43      	ldr	r3, [pc, #268]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80042d4:	430a      	orrs	r2, r1
 80042d6:	601a      	str	r2, [r3, #0]
 80042d8:	4b41      	ldr	r3, [pc, #260]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80042da:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	23c0      	movs	r3, #192	; 0xc0
 80042e2:	029b      	lsls	r3, r3, #10
 80042e4:	401a      	ands	r2, r3
 80042e6:	4b3e      	ldr	r3, [pc, #248]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80042e8:	430a      	orrs	r2, r1
 80042ea:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80042ec:	2317      	movs	r3, #23
 80042ee:	18fb      	adds	r3, r7, r3
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d105      	bne.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042f6:	4b3a      	ldr	r3, [pc, #232]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80042f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042fa:	4b39      	ldr	r3, [pc, #228]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80042fc:	493e      	ldr	r1, [pc, #248]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80042fe:	400a      	ands	r2, r1
 8004300:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2201      	movs	r2, #1
 8004308:	4013      	ands	r3, r2
 800430a:	d009      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800430c:	4b34      	ldr	r3, [pc, #208]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800430e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004310:	2203      	movs	r2, #3
 8004312:	4393      	bics	r3, r2
 8004314:	0019      	movs	r1, r3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	68da      	ldr	r2, [r3, #12]
 800431a:	4b31      	ldr	r3, [pc, #196]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800431c:	430a      	orrs	r2, r1
 800431e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2202      	movs	r2, #2
 8004326:	4013      	ands	r3, r2
 8004328:	d009      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800432a:	4b2d      	ldr	r3, [pc, #180]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800432c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800432e:	220c      	movs	r2, #12
 8004330:	4393      	bics	r3, r2
 8004332:	0019      	movs	r1, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	691a      	ldr	r2, [r3, #16]
 8004338:	4b29      	ldr	r3, [pc, #164]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800433a:	430a      	orrs	r2, r1
 800433c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2204      	movs	r2, #4
 8004344:	4013      	ands	r3, r2
 8004346:	d009      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004348:	4b25      	ldr	r3, [pc, #148]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800434a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800434c:	4a2b      	ldr	r2, [pc, #172]	; (80043fc <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 800434e:	4013      	ands	r3, r2
 8004350:	0019      	movs	r1, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695a      	ldr	r2, [r3, #20]
 8004356:	4b22      	ldr	r3, [pc, #136]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004358:	430a      	orrs	r2, r1
 800435a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2208      	movs	r2, #8
 8004362:	4013      	ands	r3, r2
 8004364:	d009      	beq.n	800437a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004366:	4b1e      	ldr	r3, [pc, #120]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800436a:	4a25      	ldr	r2, [pc, #148]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800436c:	4013      	ands	r3, r2
 800436e:	0019      	movs	r1, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	699a      	ldr	r2, [r3, #24]
 8004374:	4b1a      	ldr	r3, [pc, #104]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004376:	430a      	orrs	r2, r1
 8004378:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	2380      	movs	r3, #128	; 0x80
 8004380:	005b      	lsls	r3, r3, #1
 8004382:	4013      	ands	r3, r2
 8004384:	d009      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004386:	4b16      	ldr	r3, [pc, #88]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800438a:	4a17      	ldr	r2, [pc, #92]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800438c:	4013      	ands	r3, r2
 800438e:	0019      	movs	r1, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	69da      	ldr	r2, [r3, #28]
 8004394:	4b12      	ldr	r3, [pc, #72]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8004396:	430a      	orrs	r2, r1
 8004398:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2240      	movs	r2, #64	; 0x40
 80043a0:	4013      	ands	r3, r2
 80043a2:	d009      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043a4:	4b0e      	ldr	r3, [pc, #56]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80043a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043a8:	4a16      	ldr	r2, [pc, #88]	; (8004404 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80043aa:	4013      	ands	r3, r2
 80043ac:	0019      	movs	r1, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043b2:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80043b4:	430a      	orrs	r2, r1
 80043b6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2280      	movs	r2, #128	; 0x80
 80043be:	4013      	ands	r3, r2
 80043c0:	d009      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80043c2:	4b07      	ldr	r3, [pc, #28]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80043c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043c6:	4a10      	ldr	r2, [pc, #64]	; (8004408 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043c8:	4013      	ands	r3, r2
 80043ca:	0019      	movs	r1, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a1a      	ldr	r2, [r3, #32]
 80043d0:	4b03      	ldr	r3, [pc, #12]	; (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80043d2:	430a      	orrs	r2, r1
 80043d4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80043d6:	2300      	movs	r3, #0
}
 80043d8:	0018      	movs	r0, r3
 80043da:	46bd      	mov	sp, r7
 80043dc:	b006      	add	sp, #24
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	40021000 	.word	0x40021000
 80043e4:	40007000 	.word	0x40007000
 80043e8:	fffcffff 	.word	0xfffcffff
 80043ec:	fff7ffff 	.word	0xfff7ffff
 80043f0:	00001388 	.word	0x00001388
 80043f4:	ffcfffff 	.word	0xffcfffff
 80043f8:	efffffff 	.word	0xefffffff
 80043fc:	fffff3ff 	.word	0xfffff3ff
 8004400:	ffffcfff 	.word	0xffffcfff
 8004404:	fbffffff 	.word	0xfbffffff
 8004408:	fff3ffff 	.word	0xfff3ffff

0800440c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800440c:	b5b0      	push	{r4, r5, r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004414:	230f      	movs	r3, #15
 8004416:	18fb      	adds	r3, r7, r3
 8004418:	2201      	movs	r2, #1
 800441a:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e088      	b.n	8004538 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2221      	movs	r2, #33	; 0x21
 800442a:	5c9b      	ldrb	r3, [r3, r2]
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d107      	bne.n	8004442 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2220      	movs	r2, #32
 8004436:	2100      	movs	r1, #0
 8004438:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	0018      	movs	r0, r3
 800443e:	f7fe f85b 	bl	80024f8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2221      	movs	r2, #33	; 0x21
 8004446:	2102      	movs	r1, #2
 8004448:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	2210      	movs	r2, #16
 8004452:	4013      	ands	r3, r2
 8004454:	2b10      	cmp	r3, #16
 8004456:	d05f      	beq.n	8004518 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	22ca      	movs	r2, #202	; 0xca
 800445e:	625a      	str	r2, [r3, #36]	; 0x24
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	2253      	movs	r2, #83	; 0x53
 8004466:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004468:	250f      	movs	r5, #15
 800446a:	197c      	adds	r4, r7, r5
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	0018      	movs	r0, r3
 8004470:	f000 f9ce 	bl	8004810 <RTC_EnterInitMode>
 8004474:	0003      	movs	r3, r0
 8004476:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8004478:	0028      	movs	r0, r5
 800447a:	183b      	adds	r3, r7, r0
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d12c      	bne.n	80044dc <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689a      	ldr	r2, [r3, #8]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	492c      	ldr	r1, [pc, #176]	; (8004540 <HAL_RTC_Init+0x134>)
 800448e:	400a      	ands	r2, r1
 8004490:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6899      	ldr	r1, [r3, #8]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	431a      	orrs	r2, r3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	431a      	orrs	r2, r3
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	430a      	orrs	r2, r1
 80044ae:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	68d2      	ldr	r2, [r2, #12]
 80044b8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6919      	ldr	r1, [r3, #16]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	041a      	lsls	r2, r3, #16
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	430a      	orrs	r2, r1
 80044cc:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80044ce:	183c      	adds	r4, r7, r0
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	0018      	movs	r0, r3
 80044d4:	f000 f9e0 	bl	8004898 <RTC_ExitInitMode>
 80044d8:	0003      	movs	r3, r0
 80044da:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80044dc:	230f      	movs	r3, #15
 80044de:	18fb      	adds	r3, r7, r3
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d113      	bne.n	800450e <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	2103      	movs	r1, #3
 80044f2:	438a      	bics	r2, r1
 80044f4:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	69da      	ldr	r2, [r3, #28]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	695b      	ldr	r3, [r3, #20]
 8004504:	431a      	orrs	r2, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	430a      	orrs	r2, r1
 800450c:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	22ff      	movs	r2, #255	; 0xff
 8004514:	625a      	str	r2, [r3, #36]	; 0x24
 8004516:	e003      	b.n	8004520 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004518:	230f      	movs	r3, #15
 800451a:	18fb      	adds	r3, r7, r3
 800451c:	2200      	movs	r2, #0
 800451e:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8004520:	230f      	movs	r3, #15
 8004522:	18fb      	adds	r3, r7, r3
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d103      	bne.n	8004532 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2221      	movs	r2, #33	; 0x21
 800452e:	2101      	movs	r1, #1
 8004530:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004532:	230f      	movs	r3, #15
 8004534:	18fb      	adds	r3, r7, r3
 8004536:	781b      	ldrb	r3, [r3, #0]
}
 8004538:	0018      	movs	r0, r3
 800453a:	46bd      	mov	sp, r7
 800453c:	b004      	add	sp, #16
 800453e:	bdb0      	pop	{r4, r5, r7, pc}
 8004540:	ff8fffbf 	.word	0xff8fffbf

08004544 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004544:	b5b0      	push	{r4, r5, r7, lr}
 8004546:	b086      	sub	sp, #24
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004550:	2300      	movs	r3, #0
 8004552:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2220      	movs	r2, #32
 8004558:	5c9b      	ldrb	r3, [r3, r2]
 800455a:	2b01      	cmp	r3, #1
 800455c:	d101      	bne.n	8004562 <HAL_RTC_SetTime+0x1e>
 800455e:	2302      	movs	r3, #2
 8004560:	e092      	b.n	8004688 <HAL_RTC_SetTime+0x144>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2220      	movs	r2, #32
 8004566:	2101      	movs	r1, #1
 8004568:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2221      	movs	r2, #33	; 0x21
 800456e:	2102      	movs	r1, #2
 8004570:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d125      	bne.n	80045c4 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	2240      	movs	r2, #64	; 0x40
 8004580:	4013      	ands	r3, r2
 8004582:	d102      	bne.n	800458a <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2200      	movs	r2, #0
 8004588:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	0018      	movs	r0, r3
 8004590:	f000 f9ac 	bl	80048ec <RTC_ByteToBcd2>
 8004594:	0003      	movs	r3, r0
 8004596:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	785b      	ldrb	r3, [r3, #1]
 800459c:	0018      	movs	r0, r3
 800459e:	f000 f9a5 	bl	80048ec <RTC_ByteToBcd2>
 80045a2:	0003      	movs	r3, r0
 80045a4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80045a6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	789b      	ldrb	r3, [r3, #2]
 80045ac:	0018      	movs	r0, r3
 80045ae:	f000 f99d 	bl	80048ec <RTC_ByteToBcd2>
 80045b2:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80045b4:	0022      	movs	r2, r4
 80045b6:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	78db      	ldrb	r3, [r3, #3]
 80045bc:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80045be:	4313      	orrs	r3, r2
 80045c0:	617b      	str	r3, [r7, #20]
 80045c2:	e017      	b.n	80045f4 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	2240      	movs	r2, #64	; 0x40
 80045cc:	4013      	ands	r3, r2
 80045ce:	d102      	bne.n	80045d6 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	2200      	movs	r2, #0
 80045d4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	785b      	ldrb	r3, [r3, #1]
 80045e0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80045e2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80045e4:	68ba      	ldr	r2, [r7, #8]
 80045e6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80045e8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	78db      	ldrb	r3, [r3, #3]
 80045ee:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80045f0:	4313      	orrs	r3, r2
 80045f2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	22ca      	movs	r2, #202	; 0xca
 80045fa:	625a      	str	r2, [r3, #36]	; 0x24
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2253      	movs	r2, #83	; 0x53
 8004602:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004604:	2513      	movs	r5, #19
 8004606:	197c      	adds	r4, r7, r5
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	0018      	movs	r0, r3
 800460c:	f000 f900 	bl	8004810 <RTC_EnterInitMode>
 8004610:	0003      	movs	r3, r0
 8004612:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004614:	0028      	movs	r0, r5
 8004616:	183b      	adds	r3, r7, r0
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d120      	bne.n	8004660 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	491a      	ldr	r1, [pc, #104]	; (8004690 <HAL_RTC_SetTime+0x14c>)
 8004626:	400a      	ands	r2, r1
 8004628:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	689a      	ldr	r2, [r3, #8]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4917      	ldr	r1, [pc, #92]	; (8004694 <HAL_RTC_SetTime+0x150>)
 8004636:	400a      	ands	r2, r1
 8004638:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	6899      	ldr	r1, [r3, #8]
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	431a      	orrs	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004652:	183c      	adds	r4, r7, r0
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	0018      	movs	r0, r3
 8004658:	f000 f91e 	bl	8004898 <RTC_ExitInitMode>
 800465c:	0003      	movs	r3, r0
 800465e:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8004660:	2313      	movs	r3, #19
 8004662:	18fb      	adds	r3, r7, r3
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d103      	bne.n	8004672 <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2221      	movs	r2, #33	; 0x21
 800466e:	2101      	movs	r1, #1
 8004670:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	22ff      	movs	r2, #255	; 0xff
 8004678:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2220      	movs	r2, #32
 800467e:	2100      	movs	r1, #0
 8004680:	5499      	strb	r1, [r3, r2]

  return status;
 8004682:	2313      	movs	r3, #19
 8004684:	18fb      	adds	r3, r7, r3
 8004686:	781b      	ldrb	r3, [r3, #0]
}
 8004688:	0018      	movs	r0, r3
 800468a:	46bd      	mov	sp, r7
 800468c:	b006      	add	sp, #24
 800468e:	bdb0      	pop	{r4, r5, r7, pc}
 8004690:	007f7f7f 	.word	0x007f7f7f
 8004694:	fffbffff 	.word	0xfffbffff

08004698 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004698:	b5b0      	push	{r4, r5, r7, lr}
 800469a:	b086      	sub	sp, #24
 800469c:	af00      	add	r7, sp, #0
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80046a4:	2300      	movs	r3, #0
 80046a6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2220      	movs	r2, #32
 80046ac:	5c9b      	ldrb	r3, [r3, r2]
 80046ae:	2b01      	cmp	r3, #1
 80046b0:	d101      	bne.n	80046b6 <HAL_RTC_SetDate+0x1e>
 80046b2:	2302      	movs	r3, #2
 80046b4:	e07e      	b.n	80047b4 <HAL_RTC_SetDate+0x11c>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2220      	movs	r2, #32
 80046ba:	2101      	movs	r1, #1
 80046bc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2221      	movs	r2, #33	; 0x21
 80046c2:	2102      	movs	r1, #2
 80046c4:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d10e      	bne.n	80046ea <HAL_RTC_SetDate+0x52>
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	785b      	ldrb	r3, [r3, #1]
 80046d0:	001a      	movs	r2, r3
 80046d2:	2310      	movs	r3, #16
 80046d4:	4013      	ands	r3, r2
 80046d6:	d008      	beq.n	80046ea <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	785b      	ldrb	r3, [r3, #1]
 80046dc:	2210      	movs	r2, #16
 80046de:	4393      	bics	r3, r2
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	330a      	adds	r3, #10
 80046e4:	b2da      	uxtb	r2, r3
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d11c      	bne.n	800472a <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	78db      	ldrb	r3, [r3, #3]
 80046f4:	0018      	movs	r0, r3
 80046f6:	f000 f8f9 	bl	80048ec <RTC_ByteToBcd2>
 80046fa:	0003      	movs	r3, r0
 80046fc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	785b      	ldrb	r3, [r3, #1]
 8004702:	0018      	movs	r0, r3
 8004704:	f000 f8f2 	bl	80048ec <RTC_ByteToBcd2>
 8004708:	0003      	movs	r3, r0
 800470a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800470c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	789b      	ldrb	r3, [r3, #2]
 8004712:	0018      	movs	r0, r3
 8004714:	f000 f8ea 	bl	80048ec <RTC_ByteToBcd2>
 8004718:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800471a:	0022      	movs	r2, r4
 800471c:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004724:	4313      	orrs	r3, r2
 8004726:	617b      	str	r3, [r7, #20]
 8004728:	e00e      	b.n	8004748 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	78db      	ldrb	r3, [r3, #3]
 800472e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	785b      	ldrb	r3, [r3, #1]
 8004734:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004736:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004738:	68ba      	ldr	r2, [r7, #8]
 800473a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800473c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004744:	4313      	orrs	r3, r2
 8004746:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	22ca      	movs	r2, #202	; 0xca
 800474e:	625a      	str	r2, [r3, #36]	; 0x24
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	2253      	movs	r2, #83	; 0x53
 8004756:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004758:	2513      	movs	r5, #19
 800475a:	197c      	adds	r4, r7, r5
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	0018      	movs	r0, r3
 8004760:	f000 f856 	bl	8004810 <RTC_EnterInitMode>
 8004764:	0003      	movs	r3, r0
 8004766:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8004768:	0028      	movs	r0, r5
 800476a:	183b      	adds	r3, r7, r0
 800476c:	781b      	ldrb	r3, [r3, #0]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10c      	bne.n	800478c <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	4910      	ldr	r1, [pc, #64]	; (80047bc <HAL_RTC_SetDate+0x124>)
 800477a:	400a      	ands	r2, r1
 800477c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800477e:	183c      	adds	r4, r7, r0
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	0018      	movs	r0, r3
 8004784:	f000 f888 	bl	8004898 <RTC_ExitInitMode>
 8004788:	0003      	movs	r3, r0
 800478a:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 800478c:	2313      	movs	r3, #19
 800478e:	18fb      	adds	r3, r7, r3
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d103      	bne.n	800479e <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2221      	movs	r2, #33	; 0x21
 800479a:	2101      	movs	r1, #1
 800479c:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	22ff      	movs	r2, #255	; 0xff
 80047a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2220      	movs	r2, #32
 80047aa:	2100      	movs	r1, #0
 80047ac:	5499      	strb	r1, [r3, r2]

  return status;
 80047ae:	2313      	movs	r3, #19
 80047b0:	18fb      	adds	r3, r7, r3
 80047b2:	781b      	ldrb	r3, [r3, #0]
}
 80047b4:	0018      	movs	r0, r3
 80047b6:	46bd      	mov	sp, r7
 80047b8:	b006      	add	sp, #24
 80047ba:	bdb0      	pop	{r4, r5, r7, pc}
 80047bc:	00ffff3f 	.word	0x00ffff3f

080047c0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047c8:	2300      	movs	r3, #0
 80047ca:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a0e      	ldr	r2, [pc, #56]	; (800480c <HAL_RTC_WaitForSynchro+0x4c>)
 80047d2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047d4:	f7fd ff56 	bl	8002684 <HAL_GetTick>
 80047d8:	0003      	movs	r3, r0
 80047da:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80047dc:	e00a      	b.n	80047f4 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80047de:	f7fd ff51 	bl	8002684 <HAL_GetTick>
 80047e2:	0002      	movs	r2, r0
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	1ad2      	subs	r2, r2, r3
 80047e8:	23fa      	movs	r3, #250	; 0xfa
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d901      	bls.n	80047f4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e006      	b.n	8004802 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	2220      	movs	r2, #32
 80047fc:	4013      	ands	r3, r2
 80047fe:	d0ee      	beq.n	80047de <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	0018      	movs	r0, r3
 8004804:	46bd      	mov	sp, r7
 8004806:	b004      	add	sp, #16
 8004808:	bd80      	pop	{r7, pc}
 800480a:	46c0      	nop			; (mov r8, r8)
 800480c:	0001ff5f 	.word	0x0001ff5f

08004810 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004818:	2300      	movs	r3, #0
 800481a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800481c:	230f      	movs	r3, #15
 800481e:	18fb      	adds	r3, r7, r3
 8004820:	2200      	movs	r2, #0
 8004822:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	2240      	movs	r2, #64	; 0x40
 800482c:	4013      	ands	r3, r2
 800482e:	d12c      	bne.n	800488a <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68da      	ldr	r2, [r3, #12]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2180      	movs	r1, #128	; 0x80
 800483c:	430a      	orrs	r2, r1
 800483e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004840:	f7fd ff20 	bl	8002684 <HAL_GetTick>
 8004844:	0003      	movs	r3, r0
 8004846:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004848:	e014      	b.n	8004874 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800484a:	f7fd ff1b 	bl	8002684 <HAL_GetTick>
 800484e:	0002      	movs	r2, r0
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	1ad2      	subs	r2, r2, r3
 8004854:	200f      	movs	r0, #15
 8004856:	183b      	adds	r3, r7, r0
 8004858:	1839      	adds	r1, r7, r0
 800485a:	7809      	ldrb	r1, [r1, #0]
 800485c:	7019      	strb	r1, [r3, #0]
 800485e:	23fa      	movs	r3, #250	; 0xfa
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	429a      	cmp	r2, r3
 8004864:	d906      	bls.n	8004874 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2221      	movs	r2, #33	; 0x21
 800486a:	2104      	movs	r1, #4
 800486c:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 800486e:	183b      	adds	r3, r7, r0
 8004870:	2201      	movs	r2, #1
 8004872:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	2240      	movs	r2, #64	; 0x40
 800487c:	4013      	ands	r3, r2
 800487e:	d104      	bne.n	800488a <RTC_EnterInitMode+0x7a>
 8004880:	230f      	movs	r3, #15
 8004882:	18fb      	adds	r3, r7, r3
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d1df      	bne.n	800484a <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 800488a:	230f      	movs	r3, #15
 800488c:	18fb      	adds	r3, r7, r3
 800488e:	781b      	ldrb	r3, [r3, #0]
}
 8004890:	0018      	movs	r0, r3
 8004892:	46bd      	mov	sp, r7
 8004894:	b004      	add	sp, #16
 8004896:	bd80      	pop	{r7, pc}

08004898 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004898:	b590      	push	{r4, r7, lr}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048a0:	240f      	movs	r4, #15
 80048a2:	193b      	adds	r3, r7, r4
 80048a4:	2200      	movs	r2, #0
 80048a6:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68da      	ldr	r2, [r3, #12]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2180      	movs	r1, #128	; 0x80
 80048b4:	438a      	bics	r2, r1
 80048b6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	2220      	movs	r2, #32
 80048c0:	4013      	ands	r3, r2
 80048c2:	d10c      	bne.n	80048de <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	0018      	movs	r0, r3
 80048c8:	f7ff ff7a 	bl	80047c0 <HAL_RTC_WaitForSynchro>
 80048cc:	1e03      	subs	r3, r0, #0
 80048ce:	d006      	beq.n	80048de <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2221      	movs	r2, #33	; 0x21
 80048d4:	2104      	movs	r1, #4
 80048d6:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 80048d8:	193b      	adds	r3, r7, r4
 80048da:	2201      	movs	r2, #1
 80048dc:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80048de:	230f      	movs	r3, #15
 80048e0:	18fb      	adds	r3, r7, r3
 80048e2:	781b      	ldrb	r3, [r3, #0]
}
 80048e4:	0018      	movs	r0, r3
 80048e6:	46bd      	mov	sp, r7
 80048e8:	b005      	add	sp, #20
 80048ea:	bd90      	pop	{r4, r7, pc}

080048ec <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	0002      	movs	r2, r0
 80048f4:	1dfb      	adds	r3, r7, #7
 80048f6:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80048fc:	e007      	b.n	800490e <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	3301      	adds	r3, #1
 8004902:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8004904:	1dfb      	adds	r3, r7, #7
 8004906:	1dfa      	adds	r2, r7, #7
 8004908:	7812      	ldrb	r2, [r2, #0]
 800490a:	3a0a      	subs	r2, #10
 800490c:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 800490e:	1dfb      	adds	r3, r7, #7
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	2b09      	cmp	r3, #9
 8004914:	d8f3      	bhi.n	80048fe <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	b2db      	uxtb	r3, r3
 800491a:	011b      	lsls	r3, r3, #4
 800491c:	b2da      	uxtb	r2, r3
 800491e:	1dfb      	adds	r3, r7, #7
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	4313      	orrs	r3, r2
 8004924:	b2db      	uxtb	r3, r3
}
 8004926:	0018      	movs	r0, r3
 8004928:	46bd      	mov	sp, r7
 800492a:	b004      	add	sp, #16
 800492c:	bd80      	pop	{r7, pc}

0800492e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800492e:	b580      	push	{r7, lr}
 8004930:	b082      	sub	sp, #8
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e032      	b.n	80049a6 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2239      	movs	r2, #57	; 0x39
 8004944:	5c9b      	ldrb	r3, [r3, r2]
 8004946:	b2db      	uxtb	r3, r3
 8004948:	2b00      	cmp	r3, #0
 800494a:	d107      	bne.n	800495c <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2238      	movs	r2, #56	; 0x38
 8004950:	2100      	movs	r1, #0
 8004952:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	0018      	movs	r0, r3
 8004958:	f7fd fde6 	bl	8002528 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2239      	movs	r2, #57	; 0x39
 8004960:	2102      	movs	r1, #2
 8004962:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	3304      	adds	r3, #4
 800496c:	0019      	movs	r1, r3
 800496e:	0010      	movs	r0, r2
 8004970:	f000 f8f2 	bl	8004b58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	223e      	movs	r2, #62	; 0x3e
 8004978:	2101      	movs	r1, #1
 800497a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	223a      	movs	r2, #58	; 0x3a
 8004980:	2101      	movs	r1, #1
 8004982:	5499      	strb	r1, [r3, r2]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	223b      	movs	r2, #59	; 0x3b
 8004988:	2101      	movs	r1, #1
 800498a:	5499      	strb	r1, [r3, r2]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	223c      	movs	r2, #60	; 0x3c
 8004990:	2101      	movs	r1, #1
 8004992:	5499      	strb	r1, [r3, r2]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	223d      	movs	r2, #61	; 0x3d
 8004998:	2101      	movs	r1, #1
 800499a:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2239      	movs	r2, #57	; 0x39
 80049a0:	2101      	movs	r1, #1
 80049a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049a4:	2300      	movs	r3, #0
}
 80049a6:	0018      	movs	r0, r3
 80049a8:	46bd      	mov	sp, r7
 80049aa:	b002      	add	sp, #8
 80049ac:	bd80      	pop	{r7, pc}
	...

080049b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049ba:	230f      	movs	r3, #15
 80049bc:	18fb      	adds	r3, r7, r3
 80049be:	2200      	movs	r2, #0
 80049c0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2238      	movs	r2, #56	; 0x38
 80049c6:	5c9b      	ldrb	r3, [r3, r2]
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d101      	bne.n	80049d0 <HAL_TIM_ConfigClockSource+0x20>
 80049cc:	2302      	movs	r3, #2
 80049ce:	e0bc      	b.n	8004b4a <HAL_TIM_ConfigClockSource+0x19a>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2238      	movs	r2, #56	; 0x38
 80049d4:	2101      	movs	r1, #1
 80049d6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2239      	movs	r2, #57	; 0x39
 80049dc:	2102      	movs	r1, #2
 80049de:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	2277      	movs	r2, #119	; 0x77
 80049ec:	4393      	bics	r3, r2
 80049ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	4a58      	ldr	r2, [pc, #352]	; (8004b54 <HAL_TIM_ConfigClockSource+0x1a4>)
 80049f4:	4013      	ands	r3, r2
 80049f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68ba      	ldr	r2, [r7, #8]
 80049fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2280      	movs	r2, #128	; 0x80
 8004a06:	0192      	lsls	r2, r2, #6
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d040      	beq.n	8004a8e <HAL_TIM_ConfigClockSource+0xde>
 8004a0c:	2280      	movs	r2, #128	; 0x80
 8004a0e:	0192      	lsls	r2, r2, #6
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d900      	bls.n	8004a16 <HAL_TIM_ConfigClockSource+0x66>
 8004a14:	e088      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x178>
 8004a16:	2280      	movs	r2, #128	; 0x80
 8004a18:	0152      	lsls	r2, r2, #5
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d100      	bne.n	8004a20 <HAL_TIM_ConfigClockSource+0x70>
 8004a1e:	e088      	b.n	8004b32 <HAL_TIM_ConfigClockSource+0x182>
 8004a20:	2280      	movs	r2, #128	; 0x80
 8004a22:	0152      	lsls	r2, r2, #5
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d900      	bls.n	8004a2a <HAL_TIM_ConfigClockSource+0x7a>
 8004a28:	e07e      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x178>
 8004a2a:	2b70      	cmp	r3, #112	; 0x70
 8004a2c:	d018      	beq.n	8004a60 <HAL_TIM_ConfigClockSource+0xb0>
 8004a2e:	d900      	bls.n	8004a32 <HAL_TIM_ConfigClockSource+0x82>
 8004a30:	e07a      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x178>
 8004a32:	2b60      	cmp	r3, #96	; 0x60
 8004a34:	d04f      	beq.n	8004ad6 <HAL_TIM_ConfigClockSource+0x126>
 8004a36:	d900      	bls.n	8004a3a <HAL_TIM_ConfigClockSource+0x8a>
 8004a38:	e076      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x178>
 8004a3a:	2b50      	cmp	r3, #80	; 0x50
 8004a3c:	d03b      	beq.n	8004ab6 <HAL_TIM_ConfigClockSource+0x106>
 8004a3e:	d900      	bls.n	8004a42 <HAL_TIM_ConfigClockSource+0x92>
 8004a40:	e072      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x178>
 8004a42:	2b40      	cmp	r3, #64	; 0x40
 8004a44:	d057      	beq.n	8004af6 <HAL_TIM_ConfigClockSource+0x146>
 8004a46:	d900      	bls.n	8004a4a <HAL_TIM_ConfigClockSource+0x9a>
 8004a48:	e06e      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x178>
 8004a4a:	2b30      	cmp	r3, #48	; 0x30
 8004a4c:	d063      	beq.n	8004b16 <HAL_TIM_ConfigClockSource+0x166>
 8004a4e:	d86b      	bhi.n	8004b28 <HAL_TIM_ConfigClockSource+0x178>
 8004a50:	2b20      	cmp	r3, #32
 8004a52:	d060      	beq.n	8004b16 <HAL_TIM_ConfigClockSource+0x166>
 8004a54:	d868      	bhi.n	8004b28 <HAL_TIM_ConfigClockSource+0x178>
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d05d      	beq.n	8004b16 <HAL_TIM_ConfigClockSource+0x166>
 8004a5a:	2b10      	cmp	r3, #16
 8004a5c:	d05b      	beq.n	8004b16 <HAL_TIM_ConfigClockSource+0x166>
 8004a5e:	e063      	b.n	8004b28 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a70:	f000 f94a 	bl	8004d08 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	2277      	movs	r2, #119	; 0x77
 8004a80:	4313      	orrs	r3, r2
 8004a82:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	609a      	str	r2, [r3, #8]
      break;
 8004a8c:	e052      	b.n	8004b34 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a9e:	f000 f933 	bl	8004d08 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	689a      	ldr	r2, [r3, #8]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2180      	movs	r1, #128	; 0x80
 8004aae:	01c9      	lsls	r1, r1, #7
 8004ab0:	430a      	orrs	r2, r1
 8004ab2:	609a      	str	r2, [r3, #8]
      break;
 8004ab4:	e03e      	b.n	8004b34 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ac2:	001a      	movs	r2, r3
 8004ac4:	f000 f8a6 	bl	8004c14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2150      	movs	r1, #80	; 0x50
 8004ace:	0018      	movs	r0, r3
 8004ad0:	f000 f900 	bl	8004cd4 <TIM_ITRx_SetConfig>
      break;
 8004ad4:	e02e      	b.n	8004b34 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ae2:	001a      	movs	r2, r3
 8004ae4:	f000 f8c4 	bl	8004c70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2160      	movs	r1, #96	; 0x60
 8004aee:	0018      	movs	r0, r3
 8004af0:	f000 f8f0 	bl	8004cd4 <TIM_ITRx_SetConfig>
      break;
 8004af4:	e01e      	b.n	8004b34 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b02:	001a      	movs	r2, r3
 8004b04:	f000 f886 	bl	8004c14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2140      	movs	r1, #64	; 0x40
 8004b0e:	0018      	movs	r0, r3
 8004b10:	f000 f8e0 	bl	8004cd4 <TIM_ITRx_SetConfig>
      break;
 8004b14:	e00e      	b.n	8004b34 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681a      	ldr	r2, [r3, #0]
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	0019      	movs	r1, r3
 8004b20:	0010      	movs	r0, r2
 8004b22:	f000 f8d7 	bl	8004cd4 <TIM_ITRx_SetConfig>
      break;
 8004b26:	e005      	b.n	8004b34 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004b28:	230f      	movs	r3, #15
 8004b2a:	18fb      	adds	r3, r7, r3
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	701a      	strb	r2, [r3, #0]
      break;
 8004b30:	e000      	b.n	8004b34 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004b32:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2239      	movs	r2, #57	; 0x39
 8004b38:	2101      	movs	r1, #1
 8004b3a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2238      	movs	r2, #56	; 0x38
 8004b40:	2100      	movs	r1, #0
 8004b42:	5499      	strb	r1, [r3, r2]

  return status;
 8004b44:	230f      	movs	r3, #15
 8004b46:	18fb      	adds	r3, r7, r3
 8004b48:	781b      	ldrb	r3, [r3, #0]
}
 8004b4a:	0018      	movs	r0, r3
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	b004      	add	sp, #16
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	ffff00ff 	.word	0xffff00ff

08004b58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	2380      	movs	r3, #128	; 0x80
 8004b6c:	05db      	lsls	r3, r3, #23
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d00b      	beq.n	8004b8a <TIM_Base_SetConfig+0x32>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a23      	ldr	r2, [pc, #140]	; (8004c04 <TIM_Base_SetConfig+0xac>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d007      	beq.n	8004b8a <TIM_Base_SetConfig+0x32>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a22      	ldr	r2, [pc, #136]	; (8004c08 <TIM_Base_SetConfig+0xb0>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d003      	beq.n	8004b8a <TIM_Base_SetConfig+0x32>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a21      	ldr	r2, [pc, #132]	; (8004c0c <TIM_Base_SetConfig+0xb4>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d108      	bne.n	8004b9c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2270      	movs	r2, #112	; 0x70
 8004b8e:	4393      	bics	r3, r2
 8004b90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	2380      	movs	r3, #128	; 0x80
 8004ba0:	05db      	lsls	r3, r3, #23
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d00b      	beq.n	8004bbe <TIM_Base_SetConfig+0x66>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a16      	ldr	r2, [pc, #88]	; (8004c04 <TIM_Base_SetConfig+0xac>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d007      	beq.n	8004bbe <TIM_Base_SetConfig+0x66>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a15      	ldr	r2, [pc, #84]	; (8004c08 <TIM_Base_SetConfig+0xb0>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d003      	beq.n	8004bbe <TIM_Base_SetConfig+0x66>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a14      	ldr	r2, [pc, #80]	; (8004c0c <TIM_Base_SetConfig+0xb4>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d108      	bne.n	8004bd0 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	4a13      	ldr	r2, [pc, #76]	; (8004c10 <TIM_Base_SetConfig+0xb8>)
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2280      	movs	r2, #128	; 0x80
 8004bd4:	4393      	bics	r3, r2
 8004bd6:	001a      	movs	r2, r3
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68fa      	ldr	r2, [r7, #12]
 8004be4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	689a      	ldr	r2, [r3, #8]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	615a      	str	r2, [r3, #20]
}
 8004bfc:	46c0      	nop			; (mov r8, r8)
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	b004      	add	sp, #16
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	40000400 	.word	0x40000400
 8004c08:	40010800 	.word	0x40010800
 8004c0c:	40011400 	.word	0x40011400
 8004c10:	fffffcff 	.word	0xfffffcff

08004c14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6a1b      	ldr	r3, [r3, #32]
 8004c24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	4393      	bics	r3, r2
 8004c2e:	001a      	movs	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	22f0      	movs	r2, #240	; 0xf0
 8004c3e:	4393      	bics	r3, r2
 8004c40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	011b      	lsls	r3, r3, #4
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	220a      	movs	r2, #10
 8004c50:	4393      	bics	r3, r2
 8004c52:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c54:	697a      	ldr	r2, [r7, #20]
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	693a      	ldr	r2, [r7, #16]
 8004c60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	621a      	str	r2, [r3, #32]
}
 8004c68:	46c0      	nop			; (mov r8, r8)
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	b006      	add	sp, #24
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6a1b      	ldr	r3, [r3, #32]
 8004c80:	2210      	movs	r2, #16
 8004c82:	4393      	bics	r3, r2
 8004c84:	001a      	movs	r2, r3
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	4a0d      	ldr	r2, [pc, #52]	; (8004cd0 <TIM_TI2_ConfigInputStage+0x60>)
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	031b      	lsls	r3, r3, #12
 8004ca2:	697a      	ldr	r2, [r7, #20]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	22a0      	movs	r2, #160	; 0xa0
 8004cac:	4393      	bics	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	011b      	lsls	r3, r3, #4
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	697a      	ldr	r2, [r7, #20]
 8004cbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	621a      	str	r2, [r3, #32]
}
 8004cc6:	46c0      	nop			; (mov r8, r8)
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	b006      	add	sp, #24
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	46c0      	nop			; (mov r8, r8)
 8004cd0:	ffff0fff 	.word	0xffff0fff

08004cd4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2270      	movs	r2, #112	; 0x70
 8004ce8:	4393      	bics	r3, r2
 8004cea:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cec:	683a      	ldr	r2, [r7, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	2207      	movs	r2, #7
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	609a      	str	r2, [r3, #8]
}
 8004cfe:	46c0      	nop			; (mov r8, r8)
 8004d00:	46bd      	mov	sp, r7
 8004d02:	b004      	add	sp, #16
 8004d04:	bd80      	pop	{r7, pc}
	...

08004d08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
 8004d14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	4a09      	ldr	r2, [pc, #36]	; (8004d44 <TIM_ETR_SetConfig+0x3c>)
 8004d20:	4013      	ands	r3, r2
 8004d22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	021a      	lsls	r2, r3, #8
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	609a      	str	r2, [r3, #8]
}
 8004d3c:	46c0      	nop			; (mov r8, r8)
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	b006      	add	sp, #24
 8004d42:	bd80      	pop	{r7, pc}
 8004d44:	ffff00ff 	.word	0xffff00ff

08004d48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b084      	sub	sp, #16
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2238      	movs	r2, #56	; 0x38
 8004d56:	5c9b      	ldrb	r3, [r3, r2]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d101      	bne.n	8004d60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d5c:	2302      	movs	r3, #2
 8004d5e:	e047      	b.n	8004df0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2238      	movs	r2, #56	; 0x38
 8004d64:	2101      	movs	r1, #1
 8004d66:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2239      	movs	r2, #57	; 0x39
 8004d6c:	2102      	movs	r1, #2
 8004d6e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2270      	movs	r2, #112	; 0x70
 8004d84:	4393      	bics	r3, r2
 8004d86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	2380      	movs	r3, #128	; 0x80
 8004da0:	05db      	lsls	r3, r3, #23
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d00e      	beq.n	8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a13      	ldr	r2, [pc, #76]	; (8004df8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d009      	beq.n	8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a11      	ldr	r2, [pc, #68]	; (8004dfc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d004      	beq.n	8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a10      	ldr	r2, [pc, #64]	; (8004e00 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d10c      	bne.n	8004dde <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	2280      	movs	r2, #128	; 0x80
 8004dc8:	4393      	bics	r3, r2
 8004dca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	68ba      	ldr	r2, [r7, #8]
 8004ddc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2239      	movs	r2, #57	; 0x39
 8004de2:	2101      	movs	r1, #1
 8004de4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2238      	movs	r2, #56	; 0x38
 8004dea:	2100      	movs	r1, #0
 8004dec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	0018      	movs	r0, r3
 8004df2:	46bd      	mov	sp, r7
 8004df4:	b004      	add	sp, #16
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	40000400 	.word	0x40000400
 8004dfc:	40010800 	.word	0x40010800
 8004e00:	40011400 	.word	0x40011400

08004e04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d101      	bne.n	8004e16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e044      	b.n	8004ea0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d107      	bne.n	8004e2e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2278      	movs	r2, #120	; 0x78
 8004e22:	2100      	movs	r1, #0
 8004e24:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	0018      	movs	r0, r3
 8004e2a:	f7fd faef 	bl	800240c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2224      	movs	r2, #36	; 0x24
 8004e32:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2101      	movs	r1, #1
 8004e40:	438a      	bics	r2, r1
 8004e42:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	0018      	movs	r0, r3
 8004e48:	f000 f830 	bl	8004eac <UART_SetConfig>
 8004e4c:	0003      	movs	r3, r0
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d101      	bne.n	8004e56 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e024      	b.n	8004ea0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d003      	beq.n	8004e66 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	0018      	movs	r0, r3
 8004e62:	f000 fac1 	bl	80053e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	685a      	ldr	r2, [r3, #4]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	490d      	ldr	r1, [pc, #52]	; (8004ea8 <HAL_UART_Init+0xa4>)
 8004e72:	400a      	ands	r2, r1
 8004e74:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689a      	ldr	r2, [r3, #8]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	212a      	movs	r1, #42	; 0x2a
 8004e82:	438a      	bics	r2, r1
 8004e84:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2101      	movs	r1, #1
 8004e92:	430a      	orrs	r2, r1
 8004e94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	0018      	movs	r0, r3
 8004e9a:	f000 fb59 	bl	8005550 <UART_CheckIdleState>
 8004e9e:	0003      	movs	r3, r0
}
 8004ea0:	0018      	movs	r0, r3
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	b002      	add	sp, #8
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	ffffb7ff 	.word	0xffffb7ff

08004eac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004eac:	b5b0      	push	{r4, r5, r7, lr}
 8004eae:	b08e      	sub	sp, #56	; 0x38
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004eb4:	231a      	movs	r3, #26
 8004eb6:	2218      	movs	r2, #24
 8004eb8:	189b      	adds	r3, r3, r2
 8004eba:	19db      	adds	r3, r3, r7
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	689a      	ldr	r2, [r3, #8]
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	431a      	orrs	r2, r3
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	431a      	orrs	r2, r3
 8004ed0:	69fb      	ldr	r3, [r7, #28]
 8004ed2:	69db      	ldr	r3, [r3, #28]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4ac3      	ldr	r2, [pc, #780]	; (80051ec <UART_SetConfig+0x340>)
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	0019      	movs	r1, r3
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004eea:	430a      	orrs	r2, r1
 8004eec:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	4abe      	ldr	r2, [pc, #760]	; (80051f0 <UART_SetConfig+0x344>)
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	0019      	movs	r1, r3
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	68da      	ldr	r2, [r3, #12]
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	430a      	orrs	r2, r1
 8004f04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	699b      	ldr	r3, [r3, #24]
 8004f0a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4ab8      	ldr	r2, [pc, #736]	; (80051f4 <UART_SetConfig+0x348>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d004      	beq.n	8004f20 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	6a1b      	ldr	r3, [r3, #32]
 8004f1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	4ab4      	ldr	r2, [pc, #720]	; (80051f8 <UART_SetConfig+0x34c>)
 8004f28:	4013      	ands	r3, r2
 8004f2a:	0019      	movs	r1, r3
 8004f2c:	69fb      	ldr	r3, [r7, #28]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f32:	430a      	orrs	r2, r1
 8004f34:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4ab0      	ldr	r2, [pc, #704]	; (80051fc <UART_SetConfig+0x350>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d131      	bne.n	8004fa4 <UART_SetConfig+0xf8>
 8004f40:	4baf      	ldr	r3, [pc, #700]	; (8005200 <UART_SetConfig+0x354>)
 8004f42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f44:	2203      	movs	r2, #3
 8004f46:	4013      	ands	r3, r2
 8004f48:	2b03      	cmp	r3, #3
 8004f4a:	d01d      	beq.n	8004f88 <UART_SetConfig+0xdc>
 8004f4c:	d823      	bhi.n	8004f96 <UART_SetConfig+0xea>
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d00c      	beq.n	8004f6c <UART_SetConfig+0xc0>
 8004f52:	d820      	bhi.n	8004f96 <UART_SetConfig+0xea>
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d002      	beq.n	8004f5e <UART_SetConfig+0xb2>
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d00e      	beq.n	8004f7a <UART_SetConfig+0xce>
 8004f5c:	e01b      	b.n	8004f96 <UART_SetConfig+0xea>
 8004f5e:	231b      	movs	r3, #27
 8004f60:	2218      	movs	r2, #24
 8004f62:	189b      	adds	r3, r3, r2
 8004f64:	19db      	adds	r3, r3, r7
 8004f66:	2201      	movs	r2, #1
 8004f68:	701a      	strb	r2, [r3, #0]
 8004f6a:	e0b4      	b.n	80050d6 <UART_SetConfig+0x22a>
 8004f6c:	231b      	movs	r3, #27
 8004f6e:	2218      	movs	r2, #24
 8004f70:	189b      	adds	r3, r3, r2
 8004f72:	19db      	adds	r3, r3, r7
 8004f74:	2202      	movs	r2, #2
 8004f76:	701a      	strb	r2, [r3, #0]
 8004f78:	e0ad      	b.n	80050d6 <UART_SetConfig+0x22a>
 8004f7a:	231b      	movs	r3, #27
 8004f7c:	2218      	movs	r2, #24
 8004f7e:	189b      	adds	r3, r3, r2
 8004f80:	19db      	adds	r3, r3, r7
 8004f82:	2204      	movs	r2, #4
 8004f84:	701a      	strb	r2, [r3, #0]
 8004f86:	e0a6      	b.n	80050d6 <UART_SetConfig+0x22a>
 8004f88:	231b      	movs	r3, #27
 8004f8a:	2218      	movs	r2, #24
 8004f8c:	189b      	adds	r3, r3, r2
 8004f8e:	19db      	adds	r3, r3, r7
 8004f90:	2208      	movs	r2, #8
 8004f92:	701a      	strb	r2, [r3, #0]
 8004f94:	e09f      	b.n	80050d6 <UART_SetConfig+0x22a>
 8004f96:	231b      	movs	r3, #27
 8004f98:	2218      	movs	r2, #24
 8004f9a:	189b      	adds	r3, r3, r2
 8004f9c:	19db      	adds	r3, r3, r7
 8004f9e:	2210      	movs	r2, #16
 8004fa0:	701a      	strb	r2, [r3, #0]
 8004fa2:	e098      	b.n	80050d6 <UART_SetConfig+0x22a>
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a96      	ldr	r2, [pc, #600]	; (8005204 <UART_SetConfig+0x358>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d131      	bne.n	8005012 <UART_SetConfig+0x166>
 8004fae:	4b94      	ldr	r3, [pc, #592]	; (8005200 <UART_SetConfig+0x354>)
 8004fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fb2:	220c      	movs	r2, #12
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	2b0c      	cmp	r3, #12
 8004fb8:	d01d      	beq.n	8004ff6 <UART_SetConfig+0x14a>
 8004fba:	d823      	bhi.n	8005004 <UART_SetConfig+0x158>
 8004fbc:	2b08      	cmp	r3, #8
 8004fbe:	d00c      	beq.n	8004fda <UART_SetConfig+0x12e>
 8004fc0:	d820      	bhi.n	8005004 <UART_SetConfig+0x158>
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d002      	beq.n	8004fcc <UART_SetConfig+0x120>
 8004fc6:	2b04      	cmp	r3, #4
 8004fc8:	d00e      	beq.n	8004fe8 <UART_SetConfig+0x13c>
 8004fca:	e01b      	b.n	8005004 <UART_SetConfig+0x158>
 8004fcc:	231b      	movs	r3, #27
 8004fce:	2218      	movs	r2, #24
 8004fd0:	189b      	adds	r3, r3, r2
 8004fd2:	19db      	adds	r3, r3, r7
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	701a      	strb	r2, [r3, #0]
 8004fd8:	e07d      	b.n	80050d6 <UART_SetConfig+0x22a>
 8004fda:	231b      	movs	r3, #27
 8004fdc:	2218      	movs	r2, #24
 8004fde:	189b      	adds	r3, r3, r2
 8004fe0:	19db      	adds	r3, r3, r7
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	701a      	strb	r2, [r3, #0]
 8004fe6:	e076      	b.n	80050d6 <UART_SetConfig+0x22a>
 8004fe8:	231b      	movs	r3, #27
 8004fea:	2218      	movs	r2, #24
 8004fec:	189b      	adds	r3, r3, r2
 8004fee:	19db      	adds	r3, r3, r7
 8004ff0:	2204      	movs	r2, #4
 8004ff2:	701a      	strb	r2, [r3, #0]
 8004ff4:	e06f      	b.n	80050d6 <UART_SetConfig+0x22a>
 8004ff6:	231b      	movs	r3, #27
 8004ff8:	2218      	movs	r2, #24
 8004ffa:	189b      	adds	r3, r3, r2
 8004ffc:	19db      	adds	r3, r3, r7
 8004ffe:	2208      	movs	r2, #8
 8005000:	701a      	strb	r2, [r3, #0]
 8005002:	e068      	b.n	80050d6 <UART_SetConfig+0x22a>
 8005004:	231b      	movs	r3, #27
 8005006:	2218      	movs	r2, #24
 8005008:	189b      	adds	r3, r3, r2
 800500a:	19db      	adds	r3, r3, r7
 800500c:	2210      	movs	r2, #16
 800500e:	701a      	strb	r2, [r3, #0]
 8005010:	e061      	b.n	80050d6 <UART_SetConfig+0x22a>
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a7c      	ldr	r2, [pc, #496]	; (8005208 <UART_SetConfig+0x35c>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d106      	bne.n	800502a <UART_SetConfig+0x17e>
 800501c:	231b      	movs	r3, #27
 800501e:	2218      	movs	r2, #24
 8005020:	189b      	adds	r3, r3, r2
 8005022:	19db      	adds	r3, r3, r7
 8005024:	2200      	movs	r2, #0
 8005026:	701a      	strb	r2, [r3, #0]
 8005028:	e055      	b.n	80050d6 <UART_SetConfig+0x22a>
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a77      	ldr	r2, [pc, #476]	; (800520c <UART_SetConfig+0x360>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d106      	bne.n	8005042 <UART_SetConfig+0x196>
 8005034:	231b      	movs	r3, #27
 8005036:	2218      	movs	r2, #24
 8005038:	189b      	adds	r3, r3, r2
 800503a:	19db      	adds	r3, r3, r7
 800503c:	2200      	movs	r2, #0
 800503e:	701a      	strb	r2, [r3, #0]
 8005040:	e049      	b.n	80050d6 <UART_SetConfig+0x22a>
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a6b      	ldr	r2, [pc, #428]	; (80051f4 <UART_SetConfig+0x348>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d13e      	bne.n	80050ca <UART_SetConfig+0x21e>
 800504c:	4b6c      	ldr	r3, [pc, #432]	; (8005200 <UART_SetConfig+0x354>)
 800504e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005050:	23c0      	movs	r3, #192	; 0xc0
 8005052:	011b      	lsls	r3, r3, #4
 8005054:	4013      	ands	r3, r2
 8005056:	22c0      	movs	r2, #192	; 0xc0
 8005058:	0112      	lsls	r2, r2, #4
 800505a:	4293      	cmp	r3, r2
 800505c:	d027      	beq.n	80050ae <UART_SetConfig+0x202>
 800505e:	22c0      	movs	r2, #192	; 0xc0
 8005060:	0112      	lsls	r2, r2, #4
 8005062:	4293      	cmp	r3, r2
 8005064:	d82a      	bhi.n	80050bc <UART_SetConfig+0x210>
 8005066:	2280      	movs	r2, #128	; 0x80
 8005068:	0112      	lsls	r2, r2, #4
 800506a:	4293      	cmp	r3, r2
 800506c:	d011      	beq.n	8005092 <UART_SetConfig+0x1e6>
 800506e:	2280      	movs	r2, #128	; 0x80
 8005070:	0112      	lsls	r2, r2, #4
 8005072:	4293      	cmp	r3, r2
 8005074:	d822      	bhi.n	80050bc <UART_SetConfig+0x210>
 8005076:	2b00      	cmp	r3, #0
 8005078:	d004      	beq.n	8005084 <UART_SetConfig+0x1d8>
 800507a:	2280      	movs	r2, #128	; 0x80
 800507c:	00d2      	lsls	r2, r2, #3
 800507e:	4293      	cmp	r3, r2
 8005080:	d00e      	beq.n	80050a0 <UART_SetConfig+0x1f4>
 8005082:	e01b      	b.n	80050bc <UART_SetConfig+0x210>
 8005084:	231b      	movs	r3, #27
 8005086:	2218      	movs	r2, #24
 8005088:	189b      	adds	r3, r3, r2
 800508a:	19db      	adds	r3, r3, r7
 800508c:	2200      	movs	r2, #0
 800508e:	701a      	strb	r2, [r3, #0]
 8005090:	e021      	b.n	80050d6 <UART_SetConfig+0x22a>
 8005092:	231b      	movs	r3, #27
 8005094:	2218      	movs	r2, #24
 8005096:	189b      	adds	r3, r3, r2
 8005098:	19db      	adds	r3, r3, r7
 800509a:	2202      	movs	r2, #2
 800509c:	701a      	strb	r2, [r3, #0]
 800509e:	e01a      	b.n	80050d6 <UART_SetConfig+0x22a>
 80050a0:	231b      	movs	r3, #27
 80050a2:	2218      	movs	r2, #24
 80050a4:	189b      	adds	r3, r3, r2
 80050a6:	19db      	adds	r3, r3, r7
 80050a8:	2204      	movs	r2, #4
 80050aa:	701a      	strb	r2, [r3, #0]
 80050ac:	e013      	b.n	80050d6 <UART_SetConfig+0x22a>
 80050ae:	231b      	movs	r3, #27
 80050b0:	2218      	movs	r2, #24
 80050b2:	189b      	adds	r3, r3, r2
 80050b4:	19db      	adds	r3, r3, r7
 80050b6:	2208      	movs	r2, #8
 80050b8:	701a      	strb	r2, [r3, #0]
 80050ba:	e00c      	b.n	80050d6 <UART_SetConfig+0x22a>
 80050bc:	231b      	movs	r3, #27
 80050be:	2218      	movs	r2, #24
 80050c0:	189b      	adds	r3, r3, r2
 80050c2:	19db      	adds	r3, r3, r7
 80050c4:	2210      	movs	r2, #16
 80050c6:	701a      	strb	r2, [r3, #0]
 80050c8:	e005      	b.n	80050d6 <UART_SetConfig+0x22a>
 80050ca:	231b      	movs	r3, #27
 80050cc:	2218      	movs	r2, #24
 80050ce:	189b      	adds	r3, r3, r2
 80050d0:	19db      	adds	r3, r3, r7
 80050d2:	2210      	movs	r2, #16
 80050d4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a46      	ldr	r2, [pc, #280]	; (80051f4 <UART_SetConfig+0x348>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d000      	beq.n	80050e2 <UART_SetConfig+0x236>
 80050e0:	e09a      	b.n	8005218 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80050e2:	231b      	movs	r3, #27
 80050e4:	2218      	movs	r2, #24
 80050e6:	189b      	adds	r3, r3, r2
 80050e8:	19db      	adds	r3, r3, r7
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	2b08      	cmp	r3, #8
 80050ee:	d01d      	beq.n	800512c <UART_SetConfig+0x280>
 80050f0:	dc20      	bgt.n	8005134 <UART_SetConfig+0x288>
 80050f2:	2b04      	cmp	r3, #4
 80050f4:	d015      	beq.n	8005122 <UART_SetConfig+0x276>
 80050f6:	dc1d      	bgt.n	8005134 <UART_SetConfig+0x288>
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d002      	beq.n	8005102 <UART_SetConfig+0x256>
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d005      	beq.n	800510c <UART_SetConfig+0x260>
 8005100:	e018      	b.n	8005134 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005102:	f7fe ffb9 	bl	8004078 <HAL_RCC_GetPCLK1Freq>
 8005106:	0003      	movs	r3, r0
 8005108:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800510a:	e01c      	b.n	8005146 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800510c:	4b3c      	ldr	r3, [pc, #240]	; (8005200 <UART_SetConfig+0x354>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2210      	movs	r2, #16
 8005112:	4013      	ands	r3, r2
 8005114:	d002      	beq.n	800511c <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005116:	4b3e      	ldr	r3, [pc, #248]	; (8005210 <UART_SetConfig+0x364>)
 8005118:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800511a:	e014      	b.n	8005146 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 800511c:	4b3d      	ldr	r3, [pc, #244]	; (8005214 <UART_SetConfig+0x368>)
 800511e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005120:	e011      	b.n	8005146 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005122:	f7fe fef9 	bl	8003f18 <HAL_RCC_GetSysClockFreq>
 8005126:	0003      	movs	r3, r0
 8005128:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800512a:	e00c      	b.n	8005146 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800512c:	2380      	movs	r3, #128	; 0x80
 800512e:	021b      	lsls	r3, r3, #8
 8005130:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005132:	e008      	b.n	8005146 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005138:	231a      	movs	r3, #26
 800513a:	2218      	movs	r2, #24
 800513c:	189b      	adds	r3, r3, r2
 800513e:	19db      	adds	r3, r3, r7
 8005140:	2201      	movs	r2, #1
 8005142:	701a      	strb	r2, [r3, #0]
        break;
 8005144:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005148:	2b00      	cmp	r3, #0
 800514a:	d100      	bne.n	800514e <UART_SetConfig+0x2a2>
 800514c:	e133      	b.n	80053b6 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	685a      	ldr	r2, [r3, #4]
 8005152:	0013      	movs	r3, r2
 8005154:	005b      	lsls	r3, r3, #1
 8005156:	189b      	adds	r3, r3, r2
 8005158:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800515a:	429a      	cmp	r2, r3
 800515c:	d305      	bcc.n	800516a <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005164:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005166:	429a      	cmp	r2, r3
 8005168:	d906      	bls.n	8005178 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800516a:	231a      	movs	r3, #26
 800516c:	2218      	movs	r2, #24
 800516e:	189b      	adds	r3, r3, r2
 8005170:	19db      	adds	r3, r3, r7
 8005172:	2201      	movs	r2, #1
 8005174:	701a      	strb	r2, [r3, #0]
 8005176:	e11e      	b.n	80053b6 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800517a:	613b      	str	r3, [r7, #16]
 800517c:	2300      	movs	r3, #0
 800517e:	617b      	str	r3, [r7, #20]
 8005180:	6939      	ldr	r1, [r7, #16]
 8005182:	697a      	ldr	r2, [r7, #20]
 8005184:	000b      	movs	r3, r1
 8005186:	0e1b      	lsrs	r3, r3, #24
 8005188:	0010      	movs	r0, r2
 800518a:	0205      	lsls	r5, r0, #8
 800518c:	431d      	orrs	r5, r3
 800518e:	000b      	movs	r3, r1
 8005190:	021c      	lsls	r4, r3, #8
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	085b      	lsrs	r3, r3, #1
 8005198:	60bb      	str	r3, [r7, #8]
 800519a:	2300      	movs	r3, #0
 800519c:	60fb      	str	r3, [r7, #12]
 800519e:	68b8      	ldr	r0, [r7, #8]
 80051a0:	68f9      	ldr	r1, [r7, #12]
 80051a2:	1900      	adds	r0, r0, r4
 80051a4:	4169      	adcs	r1, r5
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	603b      	str	r3, [r7, #0]
 80051ac:	2300      	movs	r3, #0
 80051ae:	607b      	str	r3, [r7, #4]
 80051b0:	683a      	ldr	r2, [r7, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f7fb f958 	bl	8000468 <__aeabi_uldivmod>
 80051b8:	0002      	movs	r2, r0
 80051ba:	000b      	movs	r3, r1
 80051bc:	0013      	movs	r3, r2
 80051be:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051c2:	23c0      	movs	r3, #192	; 0xc0
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d309      	bcc.n	80051de <UART_SetConfig+0x332>
 80051ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051cc:	2380      	movs	r3, #128	; 0x80
 80051ce:	035b      	lsls	r3, r3, #13
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d204      	bcs.n	80051de <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051da:	60da      	str	r2, [r3, #12]
 80051dc:	e0eb      	b.n	80053b6 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80051de:	231a      	movs	r3, #26
 80051e0:	2218      	movs	r2, #24
 80051e2:	189b      	adds	r3, r3, r2
 80051e4:	19db      	adds	r3, r3, r7
 80051e6:	2201      	movs	r2, #1
 80051e8:	701a      	strb	r2, [r3, #0]
 80051ea:	e0e4      	b.n	80053b6 <UART_SetConfig+0x50a>
 80051ec:	efff69f3 	.word	0xefff69f3
 80051f0:	ffffcfff 	.word	0xffffcfff
 80051f4:	40004800 	.word	0x40004800
 80051f8:	fffff4ff 	.word	0xfffff4ff
 80051fc:	40013800 	.word	0x40013800
 8005200:	40021000 	.word	0x40021000
 8005204:	40004400 	.word	0x40004400
 8005208:	40004c00 	.word	0x40004c00
 800520c:	40005000 	.word	0x40005000
 8005210:	003d0900 	.word	0x003d0900
 8005214:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	69da      	ldr	r2, [r3, #28]
 800521c:	2380      	movs	r3, #128	; 0x80
 800521e:	021b      	lsls	r3, r3, #8
 8005220:	429a      	cmp	r2, r3
 8005222:	d000      	beq.n	8005226 <UART_SetConfig+0x37a>
 8005224:	e070      	b.n	8005308 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8005226:	231b      	movs	r3, #27
 8005228:	2218      	movs	r2, #24
 800522a:	189b      	adds	r3, r3, r2
 800522c:	19db      	adds	r3, r3, r7
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	2b08      	cmp	r3, #8
 8005232:	d822      	bhi.n	800527a <UART_SetConfig+0x3ce>
 8005234:	009a      	lsls	r2, r3, #2
 8005236:	4b67      	ldr	r3, [pc, #412]	; (80053d4 <UART_SetConfig+0x528>)
 8005238:	18d3      	adds	r3, r2, r3
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800523e:	f7fe ff1b 	bl	8004078 <HAL_RCC_GetPCLK1Freq>
 8005242:	0003      	movs	r3, r0
 8005244:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005246:	e021      	b.n	800528c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005248:	f7fe ff2c 	bl	80040a4 <HAL_RCC_GetPCLK2Freq>
 800524c:	0003      	movs	r3, r0
 800524e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005250:	e01c      	b.n	800528c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005252:	4b61      	ldr	r3, [pc, #388]	; (80053d8 <UART_SetConfig+0x52c>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2210      	movs	r2, #16
 8005258:	4013      	ands	r3, r2
 800525a:	d002      	beq.n	8005262 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800525c:	4b5f      	ldr	r3, [pc, #380]	; (80053dc <UART_SetConfig+0x530>)
 800525e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005260:	e014      	b.n	800528c <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8005262:	4b5f      	ldr	r3, [pc, #380]	; (80053e0 <UART_SetConfig+0x534>)
 8005264:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005266:	e011      	b.n	800528c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005268:	f7fe fe56 	bl	8003f18 <HAL_RCC_GetSysClockFreq>
 800526c:	0003      	movs	r3, r0
 800526e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005270:	e00c      	b.n	800528c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005272:	2380      	movs	r3, #128	; 0x80
 8005274:	021b      	lsls	r3, r3, #8
 8005276:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005278:	e008      	b.n	800528c <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800527a:	2300      	movs	r3, #0
 800527c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800527e:	231a      	movs	r3, #26
 8005280:	2218      	movs	r2, #24
 8005282:	189b      	adds	r3, r3, r2
 8005284:	19db      	adds	r3, r3, r7
 8005286:	2201      	movs	r2, #1
 8005288:	701a      	strb	r2, [r3, #0]
        break;
 800528a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800528c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800528e:	2b00      	cmp	r3, #0
 8005290:	d100      	bne.n	8005294 <UART_SetConfig+0x3e8>
 8005292:	e090      	b.n	80053b6 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005296:	005a      	lsls	r2, r3, #1
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	085b      	lsrs	r3, r3, #1
 800529e:	18d2      	adds	r2, r2, r3
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	0019      	movs	r1, r3
 80052a6:	0010      	movs	r0, r2
 80052a8:	f7fa ff2e 	bl	8000108 <__udivsi3>
 80052ac:	0003      	movs	r3, r0
 80052ae:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b2:	2b0f      	cmp	r3, #15
 80052b4:	d921      	bls.n	80052fa <UART_SetConfig+0x44e>
 80052b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052b8:	2380      	movs	r3, #128	; 0x80
 80052ba:	025b      	lsls	r3, r3, #9
 80052bc:	429a      	cmp	r2, r3
 80052be:	d21c      	bcs.n	80052fa <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	200e      	movs	r0, #14
 80052c6:	2418      	movs	r4, #24
 80052c8:	1903      	adds	r3, r0, r4
 80052ca:	19db      	adds	r3, r3, r7
 80052cc:	210f      	movs	r1, #15
 80052ce:	438a      	bics	r2, r1
 80052d0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052d4:	085b      	lsrs	r3, r3, #1
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	2207      	movs	r2, #7
 80052da:	4013      	ands	r3, r2
 80052dc:	b299      	uxth	r1, r3
 80052de:	1903      	adds	r3, r0, r4
 80052e0:	19db      	adds	r3, r3, r7
 80052e2:	1902      	adds	r2, r0, r4
 80052e4:	19d2      	adds	r2, r2, r7
 80052e6:	8812      	ldrh	r2, [r2, #0]
 80052e8:	430a      	orrs	r2, r1
 80052ea:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	1902      	adds	r2, r0, r4
 80052f2:	19d2      	adds	r2, r2, r7
 80052f4:	8812      	ldrh	r2, [r2, #0]
 80052f6:	60da      	str	r2, [r3, #12]
 80052f8:	e05d      	b.n	80053b6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80052fa:	231a      	movs	r3, #26
 80052fc:	2218      	movs	r2, #24
 80052fe:	189b      	adds	r3, r3, r2
 8005300:	19db      	adds	r3, r3, r7
 8005302:	2201      	movs	r2, #1
 8005304:	701a      	strb	r2, [r3, #0]
 8005306:	e056      	b.n	80053b6 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005308:	231b      	movs	r3, #27
 800530a:	2218      	movs	r2, #24
 800530c:	189b      	adds	r3, r3, r2
 800530e:	19db      	adds	r3, r3, r7
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	2b08      	cmp	r3, #8
 8005314:	d822      	bhi.n	800535c <UART_SetConfig+0x4b0>
 8005316:	009a      	lsls	r2, r3, #2
 8005318:	4b32      	ldr	r3, [pc, #200]	; (80053e4 <UART_SetConfig+0x538>)
 800531a:	18d3      	adds	r3, r2, r3
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005320:	f7fe feaa 	bl	8004078 <HAL_RCC_GetPCLK1Freq>
 8005324:	0003      	movs	r3, r0
 8005326:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005328:	e021      	b.n	800536e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800532a:	f7fe febb 	bl	80040a4 <HAL_RCC_GetPCLK2Freq>
 800532e:	0003      	movs	r3, r0
 8005330:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005332:	e01c      	b.n	800536e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005334:	4b28      	ldr	r3, [pc, #160]	; (80053d8 <UART_SetConfig+0x52c>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2210      	movs	r2, #16
 800533a:	4013      	ands	r3, r2
 800533c:	d002      	beq.n	8005344 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800533e:	4b27      	ldr	r3, [pc, #156]	; (80053dc <UART_SetConfig+0x530>)
 8005340:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005342:	e014      	b.n	800536e <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8005344:	4b26      	ldr	r3, [pc, #152]	; (80053e0 <UART_SetConfig+0x534>)
 8005346:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005348:	e011      	b.n	800536e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800534a:	f7fe fde5 	bl	8003f18 <HAL_RCC_GetSysClockFreq>
 800534e:	0003      	movs	r3, r0
 8005350:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005352:	e00c      	b.n	800536e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005354:	2380      	movs	r3, #128	; 0x80
 8005356:	021b      	lsls	r3, r3, #8
 8005358:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800535a:	e008      	b.n	800536e <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 800535c:	2300      	movs	r3, #0
 800535e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005360:	231a      	movs	r3, #26
 8005362:	2218      	movs	r2, #24
 8005364:	189b      	adds	r3, r3, r2
 8005366:	19db      	adds	r3, r3, r7
 8005368:	2201      	movs	r2, #1
 800536a:	701a      	strb	r2, [r3, #0]
        break;
 800536c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800536e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005370:	2b00      	cmp	r3, #0
 8005372:	d020      	beq.n	80053b6 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	085a      	lsrs	r2, r3, #1
 800537a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800537c:	18d2      	adds	r2, r2, r3
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	0019      	movs	r1, r3
 8005384:	0010      	movs	r0, r2
 8005386:	f7fa febf 	bl	8000108 <__udivsi3>
 800538a:	0003      	movs	r3, r0
 800538c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800538e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005390:	2b0f      	cmp	r3, #15
 8005392:	d90a      	bls.n	80053aa <UART_SetConfig+0x4fe>
 8005394:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005396:	2380      	movs	r3, #128	; 0x80
 8005398:	025b      	lsls	r3, r3, #9
 800539a:	429a      	cmp	r2, r3
 800539c:	d205      	bcs.n	80053aa <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800539e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053a0:	b29a      	uxth	r2, r3
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	60da      	str	r2, [r3, #12]
 80053a8:	e005      	b.n	80053b6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80053aa:	231a      	movs	r3, #26
 80053ac:	2218      	movs	r2, #24
 80053ae:	189b      	adds	r3, r3, r2
 80053b0:	19db      	adds	r3, r3, r7
 80053b2:	2201      	movs	r2, #1
 80053b4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80053b6:	69fb      	ldr	r3, [r7, #28]
 80053b8:	2200      	movs	r2, #0
 80053ba:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	2200      	movs	r2, #0
 80053c0:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80053c2:	231a      	movs	r3, #26
 80053c4:	2218      	movs	r2, #24
 80053c6:	189b      	adds	r3, r3, r2
 80053c8:	19db      	adds	r3, r3, r7
 80053ca:	781b      	ldrb	r3, [r3, #0]
}
 80053cc:	0018      	movs	r0, r3
 80053ce:	46bd      	mov	sp, r7
 80053d0:	b00e      	add	sp, #56	; 0x38
 80053d2:	bdb0      	pop	{r4, r5, r7, pc}
 80053d4:	08005b3c 	.word	0x08005b3c
 80053d8:	40021000 	.word	0x40021000
 80053dc:	003d0900 	.word	0x003d0900
 80053e0:	00f42400 	.word	0x00f42400
 80053e4:	08005b60 	.word	0x08005b60

080053e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b082      	sub	sp, #8
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f4:	2201      	movs	r2, #1
 80053f6:	4013      	ands	r3, r2
 80053f8:	d00b      	beq.n	8005412 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	4a4a      	ldr	r2, [pc, #296]	; (800552c <UART_AdvFeatureConfig+0x144>)
 8005402:	4013      	ands	r3, r2
 8005404:	0019      	movs	r1, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	430a      	orrs	r2, r1
 8005410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005416:	2202      	movs	r2, #2
 8005418:	4013      	ands	r3, r2
 800541a:	d00b      	beq.n	8005434 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	4a43      	ldr	r2, [pc, #268]	; (8005530 <UART_AdvFeatureConfig+0x148>)
 8005424:	4013      	ands	r3, r2
 8005426:	0019      	movs	r1, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	430a      	orrs	r2, r1
 8005432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005438:	2204      	movs	r2, #4
 800543a:	4013      	ands	r3, r2
 800543c:	d00b      	beq.n	8005456 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	4a3b      	ldr	r2, [pc, #236]	; (8005534 <UART_AdvFeatureConfig+0x14c>)
 8005446:	4013      	ands	r3, r2
 8005448:	0019      	movs	r1, r3
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	430a      	orrs	r2, r1
 8005454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800545a:	2208      	movs	r2, #8
 800545c:	4013      	ands	r3, r2
 800545e:	d00b      	beq.n	8005478 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	4a34      	ldr	r2, [pc, #208]	; (8005538 <UART_AdvFeatureConfig+0x150>)
 8005468:	4013      	ands	r3, r2
 800546a:	0019      	movs	r1, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	430a      	orrs	r2, r1
 8005476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547c:	2210      	movs	r2, #16
 800547e:	4013      	ands	r3, r2
 8005480:	d00b      	beq.n	800549a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	4a2c      	ldr	r2, [pc, #176]	; (800553c <UART_AdvFeatureConfig+0x154>)
 800548a:	4013      	ands	r3, r2
 800548c:	0019      	movs	r1, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	430a      	orrs	r2, r1
 8005498:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549e:	2220      	movs	r2, #32
 80054a0:	4013      	ands	r3, r2
 80054a2:	d00b      	beq.n	80054bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	4a25      	ldr	r2, [pc, #148]	; (8005540 <UART_AdvFeatureConfig+0x158>)
 80054ac:	4013      	ands	r3, r2
 80054ae:	0019      	movs	r1, r3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c0:	2240      	movs	r2, #64	; 0x40
 80054c2:	4013      	ands	r3, r2
 80054c4:	d01d      	beq.n	8005502 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	4a1d      	ldr	r2, [pc, #116]	; (8005544 <UART_AdvFeatureConfig+0x15c>)
 80054ce:	4013      	ands	r3, r2
 80054d0:	0019      	movs	r1, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054e2:	2380      	movs	r3, #128	; 0x80
 80054e4:	035b      	lsls	r3, r3, #13
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d10b      	bne.n	8005502 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	4a15      	ldr	r2, [pc, #84]	; (8005548 <UART_AdvFeatureConfig+0x160>)
 80054f2:	4013      	ands	r3, r2
 80054f4:	0019      	movs	r1, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	430a      	orrs	r2, r1
 8005500:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005506:	2280      	movs	r2, #128	; 0x80
 8005508:	4013      	ands	r3, r2
 800550a:	d00b      	beq.n	8005524 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	4a0e      	ldr	r2, [pc, #56]	; (800554c <UART_AdvFeatureConfig+0x164>)
 8005514:	4013      	ands	r3, r2
 8005516:	0019      	movs	r1, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	430a      	orrs	r2, r1
 8005522:	605a      	str	r2, [r3, #4]
  }
}
 8005524:	46c0      	nop			; (mov r8, r8)
 8005526:	46bd      	mov	sp, r7
 8005528:	b002      	add	sp, #8
 800552a:	bd80      	pop	{r7, pc}
 800552c:	fffdffff 	.word	0xfffdffff
 8005530:	fffeffff 	.word	0xfffeffff
 8005534:	fffbffff 	.word	0xfffbffff
 8005538:	ffff7fff 	.word	0xffff7fff
 800553c:	ffffefff 	.word	0xffffefff
 8005540:	ffffdfff 	.word	0xffffdfff
 8005544:	ffefffff 	.word	0xffefffff
 8005548:	ff9fffff 	.word	0xff9fffff
 800554c:	fff7ffff 	.word	0xfff7ffff

08005550 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b092      	sub	sp, #72	; 0x48
 8005554:	af02      	add	r7, sp, #8
 8005556:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2284      	movs	r2, #132	; 0x84
 800555c:	2100      	movs	r1, #0
 800555e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005560:	f7fd f890 	bl	8002684 <HAL_GetTick>
 8005564:	0003      	movs	r3, r0
 8005566:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2208      	movs	r2, #8
 8005570:	4013      	ands	r3, r2
 8005572:	2b08      	cmp	r3, #8
 8005574:	d12c      	bne.n	80055d0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005576:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005578:	2280      	movs	r2, #128	; 0x80
 800557a:	0391      	lsls	r1, r2, #14
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	4a46      	ldr	r2, [pc, #280]	; (8005698 <UART_CheckIdleState+0x148>)
 8005580:	9200      	str	r2, [sp, #0]
 8005582:	2200      	movs	r2, #0
 8005584:	f000 f88c 	bl	80056a0 <UART_WaitOnFlagUntilTimeout>
 8005588:	1e03      	subs	r3, r0, #0
 800558a:	d021      	beq.n	80055d0 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800558c:	f3ef 8310 	mrs	r3, PRIMASK
 8005590:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005594:	63bb      	str	r3, [r7, #56]	; 0x38
 8005596:	2301      	movs	r3, #1
 8005598:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800559a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800559c:	f383 8810 	msr	PRIMASK, r3
}
 80055a0:	46c0      	nop			; (mov r8, r8)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2180      	movs	r1, #128	; 0x80
 80055ae:	438a      	bics	r2, r1
 80055b0:	601a      	str	r2, [r3, #0]
 80055b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055b8:	f383 8810 	msr	PRIMASK, r3
}
 80055bc:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2220      	movs	r2, #32
 80055c2:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2278      	movs	r2, #120	; 0x78
 80055c8:	2100      	movs	r1, #0
 80055ca:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e05f      	b.n	8005690 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2204      	movs	r2, #4
 80055d8:	4013      	ands	r3, r2
 80055da:	2b04      	cmp	r3, #4
 80055dc:	d146      	bne.n	800566c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055e0:	2280      	movs	r2, #128	; 0x80
 80055e2:	03d1      	lsls	r1, r2, #15
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	4a2c      	ldr	r2, [pc, #176]	; (8005698 <UART_CheckIdleState+0x148>)
 80055e8:	9200      	str	r2, [sp, #0]
 80055ea:	2200      	movs	r2, #0
 80055ec:	f000 f858 	bl	80056a0 <UART_WaitOnFlagUntilTimeout>
 80055f0:	1e03      	subs	r3, r0, #0
 80055f2:	d03b      	beq.n	800566c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055f4:	f3ef 8310 	mrs	r3, PRIMASK
 80055f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80055fa:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055fc:	637b      	str	r3, [r7, #52]	; 0x34
 80055fe:	2301      	movs	r3, #1
 8005600:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	f383 8810 	msr	PRIMASK, r3
}
 8005608:	46c0      	nop			; (mov r8, r8)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4921      	ldr	r1, [pc, #132]	; (800569c <UART_CheckIdleState+0x14c>)
 8005616:	400a      	ands	r2, r1
 8005618:	601a      	str	r2, [r3, #0]
 800561a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800561c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f383 8810 	msr	PRIMASK, r3
}
 8005624:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005626:	f3ef 8310 	mrs	r3, PRIMASK
 800562a:	61bb      	str	r3, [r7, #24]
  return(result);
 800562c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800562e:	633b      	str	r3, [r7, #48]	; 0x30
 8005630:	2301      	movs	r3, #1
 8005632:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005634:	69fb      	ldr	r3, [r7, #28]
 8005636:	f383 8810 	msr	PRIMASK, r3
}
 800563a:	46c0      	nop			; (mov r8, r8)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	689a      	ldr	r2, [r3, #8]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	2101      	movs	r1, #1
 8005648:	438a      	bics	r2, r1
 800564a:	609a      	str	r2, [r3, #8]
 800564c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800564e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005650:	6a3b      	ldr	r3, [r7, #32]
 8005652:	f383 8810 	msr	PRIMASK, r3
}
 8005656:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2280      	movs	r2, #128	; 0x80
 800565c:	2120      	movs	r1, #32
 800565e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2278      	movs	r2, #120	; 0x78
 8005664:	2100      	movs	r1, #0
 8005666:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e011      	b.n	8005690 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2220      	movs	r2, #32
 8005670:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2280      	movs	r2, #128	; 0x80
 8005676:	2120      	movs	r1, #32
 8005678:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2278      	movs	r2, #120	; 0x78
 800568a:	2100      	movs	r1, #0
 800568c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	0018      	movs	r0, r3
 8005692:	46bd      	mov	sp, r7
 8005694:	b010      	add	sp, #64	; 0x40
 8005696:	bd80      	pop	{r7, pc}
 8005698:	01ffffff 	.word	0x01ffffff
 800569c:	fffffedf 	.word	0xfffffedf

080056a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	603b      	str	r3, [r7, #0]
 80056ac:	1dfb      	adds	r3, r7, #7
 80056ae:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056b0:	e04b      	b.n	800574a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	3301      	adds	r3, #1
 80056b6:	d048      	beq.n	800574a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056b8:	f7fc ffe4 	bl	8002684 <HAL_GetTick>
 80056bc:	0002      	movs	r2, r0
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	69ba      	ldr	r2, [r7, #24]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d302      	bcc.n	80056ce <UART_WaitOnFlagUntilTimeout+0x2e>
 80056c8:	69bb      	ldr	r3, [r7, #24]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d101      	bne.n	80056d2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e04b      	b.n	800576a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2204      	movs	r2, #4
 80056da:	4013      	ands	r3, r2
 80056dc:	d035      	beq.n	800574a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	69db      	ldr	r3, [r3, #28]
 80056e4:	2208      	movs	r2, #8
 80056e6:	4013      	ands	r3, r2
 80056e8:	2b08      	cmp	r3, #8
 80056ea:	d111      	bne.n	8005710 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	2208      	movs	r2, #8
 80056f2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	0018      	movs	r0, r3
 80056f8:	f000 f83c 	bl	8005774 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2284      	movs	r2, #132	; 0x84
 8005700:	2108      	movs	r1, #8
 8005702:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2278      	movs	r2, #120	; 0x78
 8005708:	2100      	movs	r1, #0
 800570a:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e02c      	b.n	800576a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	69da      	ldr	r2, [r3, #28]
 8005716:	2380      	movs	r3, #128	; 0x80
 8005718:	011b      	lsls	r3, r3, #4
 800571a:	401a      	ands	r2, r3
 800571c:	2380      	movs	r3, #128	; 0x80
 800571e:	011b      	lsls	r3, r3, #4
 8005720:	429a      	cmp	r2, r3
 8005722:	d112      	bne.n	800574a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2280      	movs	r2, #128	; 0x80
 800572a:	0112      	lsls	r2, r2, #4
 800572c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	0018      	movs	r0, r3
 8005732:	f000 f81f 	bl	8005774 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2284      	movs	r2, #132	; 0x84
 800573a:	2120      	movs	r1, #32
 800573c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2278      	movs	r2, #120	; 0x78
 8005742:	2100      	movs	r1, #0
 8005744:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e00f      	b.n	800576a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	69db      	ldr	r3, [r3, #28]
 8005750:	68ba      	ldr	r2, [r7, #8]
 8005752:	4013      	ands	r3, r2
 8005754:	68ba      	ldr	r2, [r7, #8]
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	425a      	negs	r2, r3
 800575a:	4153      	adcs	r3, r2
 800575c:	b2db      	uxtb	r3, r3
 800575e:	001a      	movs	r2, r3
 8005760:	1dfb      	adds	r3, r7, #7
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	429a      	cmp	r2, r3
 8005766:	d0a4      	beq.n	80056b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	0018      	movs	r0, r3
 800576c:	46bd      	mov	sp, r7
 800576e:	b004      	add	sp, #16
 8005770:	bd80      	pop	{r7, pc}
	...

08005774 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b08e      	sub	sp, #56	; 0x38
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800577c:	f3ef 8310 	mrs	r3, PRIMASK
 8005780:	617b      	str	r3, [r7, #20]
  return(result);
 8005782:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005784:	637b      	str	r3, [r7, #52]	; 0x34
 8005786:	2301      	movs	r3, #1
 8005788:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	f383 8810 	msr	PRIMASK, r3
}
 8005790:	46c0      	nop			; (mov r8, r8)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4926      	ldr	r1, [pc, #152]	; (8005838 <UART_EndRxTransfer+0xc4>)
 800579e:	400a      	ands	r2, r1
 80057a0:	601a      	str	r2, [r3, #0]
 80057a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057a4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	f383 8810 	msr	PRIMASK, r3
}
 80057ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057ae:	f3ef 8310 	mrs	r3, PRIMASK
 80057b2:	623b      	str	r3, [r7, #32]
  return(result);
 80057b4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b6:	633b      	str	r3, [r7, #48]	; 0x30
 80057b8:	2301      	movs	r3, #1
 80057ba:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057be:	f383 8810 	msr	PRIMASK, r3
}
 80057c2:	46c0      	nop			; (mov r8, r8)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	689a      	ldr	r2, [r3, #8]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2101      	movs	r1, #1
 80057d0:	438a      	bics	r2, r1
 80057d2:	609a      	str	r2, [r3, #8]
 80057d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057da:	f383 8810 	msr	PRIMASK, r3
}
 80057de:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d118      	bne.n	800581a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057e8:	f3ef 8310 	mrs	r3, PRIMASK
 80057ec:	60bb      	str	r3, [r7, #8]
  return(result);
 80057ee:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80057f2:	2301      	movs	r3, #1
 80057f4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f383 8810 	msr	PRIMASK, r3
}
 80057fc:	46c0      	nop			; (mov r8, r8)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	2110      	movs	r1, #16
 800580a:	438a      	bics	r2, r1
 800580c:	601a      	str	r2, [r3, #0]
 800580e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005810:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	f383 8810 	msr	PRIMASK, r3
}
 8005818:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2280      	movs	r2, #128	; 0x80
 800581e:	2120      	movs	r1, #32
 8005820:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800582e:	46c0      	nop			; (mov r8, r8)
 8005830:	46bd      	mov	sp, r7
 8005832:	b00e      	add	sp, #56	; 0x38
 8005834:	bd80      	pop	{r7, pc}
 8005836:	46c0      	nop			; (mov r8, r8)
 8005838:	fffffedf 	.word	0xfffffedf

0800583c <__itoa>:
 800583c:	1e93      	subs	r3, r2, #2
 800583e:	b510      	push	{r4, lr}
 8005840:	000c      	movs	r4, r1
 8005842:	2b22      	cmp	r3, #34	; 0x22
 8005844:	d904      	bls.n	8005850 <__itoa+0x14>
 8005846:	2300      	movs	r3, #0
 8005848:	001c      	movs	r4, r3
 800584a:	700b      	strb	r3, [r1, #0]
 800584c:	0020      	movs	r0, r4
 800584e:	bd10      	pop	{r4, pc}
 8005850:	2a0a      	cmp	r2, #10
 8005852:	d109      	bne.n	8005868 <__itoa+0x2c>
 8005854:	2800      	cmp	r0, #0
 8005856:	da07      	bge.n	8005868 <__itoa+0x2c>
 8005858:	232d      	movs	r3, #45	; 0x2d
 800585a:	700b      	strb	r3, [r1, #0]
 800585c:	2101      	movs	r1, #1
 800585e:	4240      	negs	r0, r0
 8005860:	1861      	adds	r1, r4, r1
 8005862:	f000 f807 	bl	8005874 <__utoa>
 8005866:	e7f1      	b.n	800584c <__itoa+0x10>
 8005868:	2100      	movs	r1, #0
 800586a:	e7f9      	b.n	8005860 <__itoa+0x24>

0800586c <itoa>:
 800586c:	b510      	push	{r4, lr}
 800586e:	f7ff ffe5 	bl	800583c <__itoa>
 8005872:	bd10      	pop	{r4, pc}

08005874 <__utoa>:
 8005874:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005876:	000c      	movs	r4, r1
 8005878:	0016      	movs	r6, r2
 800587a:	b08d      	sub	sp, #52	; 0x34
 800587c:	2225      	movs	r2, #37	; 0x25
 800587e:	0007      	movs	r7, r0
 8005880:	4915      	ldr	r1, [pc, #84]	; (80058d8 <__utoa+0x64>)
 8005882:	a802      	add	r0, sp, #8
 8005884:	f000 f856 	bl	8005934 <memcpy>
 8005888:	1e62      	subs	r2, r4, #1
 800588a:	1eb3      	subs	r3, r6, #2
 800588c:	2500      	movs	r5, #0
 800588e:	9201      	str	r2, [sp, #4]
 8005890:	2b22      	cmp	r3, #34	; 0x22
 8005892:	d904      	bls.n	800589e <__utoa+0x2a>
 8005894:	7025      	strb	r5, [r4, #0]
 8005896:	002c      	movs	r4, r5
 8005898:	0020      	movs	r0, r4
 800589a:	b00d      	add	sp, #52	; 0x34
 800589c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800589e:	0038      	movs	r0, r7
 80058a0:	0031      	movs	r1, r6
 80058a2:	f7fa fcb7 	bl	8000214 <__aeabi_uidivmod>
 80058a6:	000b      	movs	r3, r1
 80058a8:	aa02      	add	r2, sp, #8
 80058aa:	5cd3      	ldrb	r3, [r2, r3]
 80058ac:	9a01      	ldr	r2, [sp, #4]
 80058ae:	0029      	movs	r1, r5
 80058b0:	3501      	adds	r5, #1
 80058b2:	5553      	strb	r3, [r2, r5]
 80058b4:	003b      	movs	r3, r7
 80058b6:	0007      	movs	r7, r0
 80058b8:	429e      	cmp	r6, r3
 80058ba:	d9f0      	bls.n	800589e <__utoa+0x2a>
 80058bc:	2300      	movs	r3, #0
 80058be:	0022      	movs	r2, r4
 80058c0:	5563      	strb	r3, [r4, r5]
 80058c2:	000b      	movs	r3, r1
 80058c4:	1ac8      	subs	r0, r1, r3
 80058c6:	4283      	cmp	r3, r0
 80058c8:	dde6      	ble.n	8005898 <__utoa+0x24>
 80058ca:	7810      	ldrb	r0, [r2, #0]
 80058cc:	5ce5      	ldrb	r5, [r4, r3]
 80058ce:	7015      	strb	r5, [r2, #0]
 80058d0:	54e0      	strb	r0, [r4, r3]
 80058d2:	3201      	adds	r2, #1
 80058d4:	3b01      	subs	r3, #1
 80058d6:	e7f5      	b.n	80058c4 <__utoa+0x50>
 80058d8:	08005b84 	.word	0x08005b84

080058dc <memset>:
 80058dc:	0003      	movs	r3, r0
 80058de:	1882      	adds	r2, r0, r2
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d100      	bne.n	80058e6 <memset+0xa>
 80058e4:	4770      	bx	lr
 80058e6:	7019      	strb	r1, [r3, #0]
 80058e8:	3301      	adds	r3, #1
 80058ea:	e7f9      	b.n	80058e0 <memset+0x4>

080058ec <__libc_init_array>:
 80058ec:	b570      	push	{r4, r5, r6, lr}
 80058ee:	2600      	movs	r6, #0
 80058f0:	4c0c      	ldr	r4, [pc, #48]	; (8005924 <__libc_init_array+0x38>)
 80058f2:	4d0d      	ldr	r5, [pc, #52]	; (8005928 <__libc_init_array+0x3c>)
 80058f4:	1b64      	subs	r4, r4, r5
 80058f6:	10a4      	asrs	r4, r4, #2
 80058f8:	42a6      	cmp	r6, r4
 80058fa:	d109      	bne.n	8005910 <__libc_init_array+0x24>
 80058fc:	2600      	movs	r6, #0
 80058fe:	f000 f823 	bl	8005948 <_init>
 8005902:	4c0a      	ldr	r4, [pc, #40]	; (800592c <__libc_init_array+0x40>)
 8005904:	4d0a      	ldr	r5, [pc, #40]	; (8005930 <__libc_init_array+0x44>)
 8005906:	1b64      	subs	r4, r4, r5
 8005908:	10a4      	asrs	r4, r4, #2
 800590a:	42a6      	cmp	r6, r4
 800590c:	d105      	bne.n	800591a <__libc_init_array+0x2e>
 800590e:	bd70      	pop	{r4, r5, r6, pc}
 8005910:	00b3      	lsls	r3, r6, #2
 8005912:	58eb      	ldr	r3, [r5, r3]
 8005914:	4798      	blx	r3
 8005916:	3601      	adds	r6, #1
 8005918:	e7ee      	b.n	80058f8 <__libc_init_array+0xc>
 800591a:	00b3      	lsls	r3, r6, #2
 800591c:	58eb      	ldr	r3, [r5, r3]
 800591e:	4798      	blx	r3
 8005920:	3601      	adds	r6, #1
 8005922:	e7f2      	b.n	800590a <__libc_init_array+0x1e>
 8005924:	08005bb4 	.word	0x08005bb4
 8005928:	08005bb4 	.word	0x08005bb4
 800592c:	08005bb8 	.word	0x08005bb8
 8005930:	08005bb4 	.word	0x08005bb4

08005934 <memcpy>:
 8005934:	2300      	movs	r3, #0
 8005936:	b510      	push	{r4, lr}
 8005938:	429a      	cmp	r2, r3
 800593a:	d100      	bne.n	800593e <memcpy+0xa>
 800593c:	bd10      	pop	{r4, pc}
 800593e:	5ccc      	ldrb	r4, [r1, r3]
 8005940:	54c4      	strb	r4, [r0, r3]
 8005942:	3301      	adds	r3, #1
 8005944:	e7f8      	b.n	8005938 <memcpy+0x4>
	...

08005948 <_init>:
 8005948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800594a:	46c0      	nop			; (mov r8, r8)
 800594c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800594e:	bc08      	pop	{r3}
 8005950:	469e      	mov	lr, r3
 8005952:	4770      	bx	lr

08005954 <_fini>:
 8005954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005956:	46c0      	nop			; (mov r8, r8)
 8005958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800595a:	bc08      	pop	{r3}
 800595c:	469e      	mov	lr, r3
 800595e:	4770      	bx	lr
