{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 03 16:35:27 2014 " "Info: Processing started: Thu Apr 03 16:35:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g23_lab4 -c g23_lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g23_lab4 -c g23_lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 24 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register y\[7\] register d\[0\] 45.81 MHz 21.829 ns Internal " "Info: Clock \"clock\" has Internal fmax of 45.81 MHz between source register \"y\[7\]\" and destination register \"d\[0\]\" (period= 21.829 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.585 ns + Longest register register " "Info: + Longest register to register delay is 21.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y\[7\] 1 REG LCFF_X31_Y25_N29 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y25_N29; Fanout = 12; REG Node = 'y\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y[7] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.495 ns) 0.874 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[2\]~1 2 COMB LCCOMB_X31_Y25_N0 2 " "Info: 2: + IC(0.379 ns) + CELL(0.495 ns) = 0.874 ns; Loc. = LCCOMB_X31_Y25_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.874 ns" { y[7] lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.954 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[3\]~3 3 COMB LCCOMB_X31_Y25_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.954 ns; Loc. = LCCOMB_X31_Y25_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.034 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[4\]~5 4 COMB LCCOMB_X31_Y25_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.034 ns; Loc. = LCCOMB_X31_Y25_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.114 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[5\]~7 5 COMB LCCOMB_X31_Y25_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.114 ns; Loc. = LCCOMB_X31_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.194 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[6\]~9 6 COMB LCCOMB_X31_Y25_N8 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.194 ns; Loc. = LCCOMB_X31_Y25_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.652 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[7\]~10 7 COMB LCCOMB_X31_Y25_N10 17 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 1.652 ns; Loc. = LCCOMB_X31_Y25_N10; Fanout = 17; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_6_result_int\[7\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.178 ns) 2.677 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[76\]~120 8 COMB LCCOMB_X33_Y25_N20 2 " "Info: 8: + IC(0.847 ns) + CELL(0.178 ns) = 2.677 ns; Loc. = LCCOMB_X33_Y25_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[76\]~120'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.025 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[76]~120 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.620 ns) 4.106 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[5\]~7 9 COMB LCCOMB_X30_Y25_N14 2 " "Info: 9: + IC(0.809 ns) + CELL(0.620 ns) = 4.106 ns; Loc. = LCCOMB_X30_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.429 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[76]~120 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.186 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[6\]~9 10 COMB LCCOMB_X30_Y25_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.186 ns; Loc. = LCCOMB_X30_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.266 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[7\]~11 11 COMB LCCOMB_X30_Y25_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.266 ns; Loc. = LCCOMB_X30_Y25_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.724 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[8\]~12 12 COMB LCCOMB_X30_Y25_N20 20 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 4.724 ns; Loc. = LCCOMB_X30_Y25_N20; Fanout = 20; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.178 ns) 6.119 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[91\]~185 13 COMB LCCOMB_X24_Y25_N4 3 " "Info: 13: + IC(1.217 ns) + CELL(0.178 ns) = 6.119 ns; Loc. = LCCOMB_X24_Y25_N4; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[91\]~185'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.395 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[91]~185 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.495 ns) 7.704 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[8\]~13 14 COMB LCCOMB_X29_Y25_N20 1 " "Info: 14: + IC(1.090 ns) + CELL(0.495 ns) = 7.704 ns; Loc. = LCCOMB_X29_Y25_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.585 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[91]~185 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.162 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[9\]~14 15 COMB LCCOMB_X29_Y25_N22 23 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 8.162 ns; Loc. = LCCOMB_X29_Y25_N22; Fanout = 23; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_8_result_int\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.178 ns) 9.488 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[99\]~190 16 COMB LCCOMB_X22_Y25_N6 3 " "Info: 16: + IC(1.148 ns) + CELL(0.178 ns) = 9.488 ns; Loc. = LCCOMB_X22_Y25_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[99\]~190'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.326 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[99]~190 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.517 ns) 10.840 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[4\]~5 17 COMB LCCOMB_X25_Y25_N16 2 " "Info: 17: + IC(0.835 ns) + CELL(0.517 ns) = 10.840 ns; Loc. = LCCOMB_X25_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.352 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[99]~190 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.920 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[5\]~7 18 COMB LCCOMB_X25_Y25_N18 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.920 ns; Loc. = LCCOMB_X25_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.000 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[6\]~9 19 COMB LCCOMB_X25_Y25_N20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 11.000 ns; Loc. = LCCOMB_X25_Y25_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.080 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[7\]~11 20 COMB LCCOMB_X25_Y25_N22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 11.080 ns; Loc. = LCCOMB_X25_Y25_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.160 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[8\]~13 21 COMB LCCOMB_X25_Y25_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 11.160 ns; Loc. = LCCOMB_X25_Y25_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.240 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[9\]~15 22 COMB LCCOMB_X25_Y25_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 11.240 ns; Loc. = LCCOMB_X25_Y25_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.698 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[10\]~16 23 COMB LCCOMB_X25_Y25_N28 26 " "Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 11.698 ns; Loc. = LCCOMB_X25_Y25_N28; Fanout = 26; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_9_result_int\[10\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 81 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.178 ns) 13.068 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[110\]~192 24 COMB LCCOMB_X23_Y26_N8 2 " "Info: 24: + IC(1.192 ns) + CELL(0.178 ns) = 13.068 ns; Loc. = LCCOMB_X23_Y26_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[110\]~192'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.370 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~192 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.517 ns) 14.127 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[3\]~3 25 COMB LCCOMB_X23_Y26_N12 2 " "Info: 25: + IC(0.542 ns) + CELL(0.517 ns) = 14.127 ns; Loc. = LCCOMB_X23_Y26_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.059 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~192 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 14.301 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[4\]~5 26 COMB LCCOMB_X23_Y26_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.174 ns) = 14.301 ns; Loc. = LCCOMB_X23_Y26_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.381 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[5\]~7 27 COMB LCCOMB_X23_Y26_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 14.381 ns; Loc. = LCCOMB_X23_Y26_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.461 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[6\]~9 28 COMB LCCOMB_X23_Y26_N18 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 14.461 ns; Loc. = LCCOMB_X23_Y26_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.541 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[7\]~11 29 COMB LCCOMB_X23_Y26_N20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 14.541 ns; Loc. = LCCOMB_X23_Y26_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.621 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[8\]~13 30 COMB LCCOMB_X23_Y26_N22 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 14.621 ns; Loc. = LCCOMB_X23_Y26_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.701 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[9\]~15 31 COMB LCCOMB_X23_Y26_N24 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 14.701 ns; Loc. = LCCOMB_X23_Y26_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.781 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[10\]~17 32 COMB LCCOMB_X23_Y26_N26 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 14.781 ns; Loc. = LCCOMB_X23_Y26_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[10\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.239 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[11\]~18 33 COMB LCCOMB_X23_Y26_N28 22 " "Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 15.239 ns; Loc. = LCCOMB_X23_Y26_N28; Fanout = 22; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_10_result_int\[11\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.319 ns) 16.550 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[124\]~184 34 COMB LCCOMB_X22_Y25_N28 3 " "Info: 34: + IC(0.992 ns) + CELL(0.319 ns) = 16.550 ns; Loc. = LCCOMB_X22_Y25_N28; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|StageOut\[124\]~184'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.311 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~184 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 98 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.495 ns) 17.572 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[5\]~7 35 COMB LCCOMB_X23_Y25_N6 2 " "Info: 35: + IC(0.527 ns) + CELL(0.495 ns) = 17.572 ns; Loc. = LCCOMB_X23_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.022 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~184 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.652 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[6\]~9 36 COMB LCCOMB_X23_Y25_N8 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 17.652 ns; Loc. = LCCOMB_X23_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.732 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[7\]~11 37 COMB LCCOMB_X23_Y25_N10 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 17.732 ns; Loc. = LCCOMB_X23_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.812 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[8\]~13 38 COMB LCCOMB_X23_Y25_N12 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 17.812 ns; Loc. = LCCOMB_X23_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 17.986 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[9\]~15 39 COMB LCCOMB_X23_Y25_N14 2 " "Info: 39: + IC(0.000 ns) + CELL(0.174 ns) = 17.986 ns; Loc. = LCCOMB_X23_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.174 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~15 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.444 ns lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[10\]~16 40 COMB LCCOMB_X23_Y25_N16 1 " "Info: 40: + IC(0.000 ns) + CELL(0.458 ns) = 18.444 ns; Loc. = LCCOMB_X23_Y25_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_u7m:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_11_result_int\[10\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~16 } "NODE_NAME" } } { "db/alt_u_div_c5f.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/db/alt_u_div_c5f.tdf" 41 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.178 ns) 19.452 ns Equal3~9 41 COMB LCCOMB_X27_Y25_N4 1 " "Info: 41: + IC(0.830 ns) + CELL(0.178 ns) = 19.452 ns; Loc. = LCCOMB_X27_Y25_N4; Fanout = 1; COMB Node = 'Equal3~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.008 ns" { lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~16 Equal3~9 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.278 ns) 20.028 ns Equal3~10 42 COMB LCCOMB_X27_Y25_N30 1 " "Info: 42: + IC(0.298 ns) + CELL(0.278 ns) = 20.028 ns; Loc. = LCCOMB_X27_Y25_N30; Fanout = 1; COMB Node = 'Equal3~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.576 ns" { Equal3~9 Equal3~10 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 20.501 ns leap_year 43 COMB LCCOMB_X27_Y25_N0 1 " "Info: 43: + IC(0.295 ns) + CELL(0.178 ns) = 20.501 ns; Loc. = LCCOMB_X27_Y25_N0; Fanout = 1; COMB Node = 'leap_year'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.473 ns" { Equal3~10 leap_year } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 20.972 ns d~1 44 COMB LCCOMB_X27_Y25_N6 6 " "Info: 44: + IC(0.293 ns) + CELL(0.178 ns) = 20.972 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 6; COMB Node = 'd~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.471 ns" { leap_year d~1 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.178 ns) 21.489 ns d~2 45 COMB LCCOMB_X27_Y25_N16 1 " "Info: 45: + IC(0.339 ns) + CELL(0.178 ns) = 21.489 ns; Loc. = LCCOMB_X27_Y25_N16; Fanout = 1; COMB Node = 'd~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.517 ns" { d~1 d~2 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 21.585 ns d\[0\] 46 REG LCFF_X27_Y25_N17 5 " "Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 21.585 ns; Loc. = LCFF_X27_Y25_N17; Fanout = 5; REG Node = 'd\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { d~2 d[0] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.952 ns ( 46.11 % ) " "Info: Total cell delay = 9.952 ns ( 46.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.633 ns ( 53.89 % ) " "Info: Total interconnect delay = 11.633 ns ( 53.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "21.585 ns" { y[7] lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[76]~120 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[91]~185 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[99]~190 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~192 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~184 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~16 Equal3~9 Equal3~10 leap_year d~1 d~2 d[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "21.585 ns" { y[7] {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[76]~120 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[5]~7 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[91]~185 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[99]~190 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~192 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~184 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~15 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~16 {} Equal3~9 {} Equal3~10 {} leap_year {} d~1 {} d~2 {} d[0] {} } { 0.000ns 0.379ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.809ns 0.000ns 0.000ns 0.000ns 1.217ns 1.090ns 0.000ns 1.148ns 0.835ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.192ns 0.542ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.992ns 0.527ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.830ns 0.298ns 0.295ns 0.293ns 0.339ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.620ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.278ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns d\[0\] 3 REG LCFF_X27_Y25_N17 5 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X27_Y25_N17; Fanout = 5; REG Node = 'd\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.593 ns" { clock~clkctrl d[0] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.857 ns" { clock clock~clkctrl d[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.857 ns" { clock {} clock~combout {} clock~clkctrl {} d[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns y\[7\] 3 REG LCFF_X31_Y25_N29 12 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X31_Y25_N29; Fanout = 12; REG Node = 'y\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { clock~clkctrl y[7] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} y[7] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.857 ns" { clock clock~clkctrl d[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.857 ns" { clock {} clock~combout {} clock~clkctrl {} d[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} y[7] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "21.585 ns" { y[7] lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[76]~120 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[91]~185 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[99]~190 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~192 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~184 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~15 lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~16 Equal3~9 Equal3~10 leap_year d~1 d~2 d[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "21.585 ns" { y[7] {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[2]~1 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[3]~3 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[4]~5 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[5]~7 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[6]~9 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_6_result_int[7]~10 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[76]~120 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[5]~7 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[6]~9 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[7]~11 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_7_result_int[8]~12 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[91]~185 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[8]~13 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_8_result_int[9]~14 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[99]~190 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[4]~5 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[5]~7 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[6]~9 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~11 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~13 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~15 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~16 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[110]~192 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~3 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~5 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~7 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~9 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~11 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~13 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~15 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~17 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~18 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[124]~184 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[5]~7 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[6]~9 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~11 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~13 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~15 {} lpm_divide:Mod0|lpm_divide_u7m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~16 {} Equal3~9 {} Equal3~10 {} leap_year {} d~1 {} d~2 {} d[0] {} } { 0.000ns 0.379ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.847ns 0.809ns 0.000ns 0.000ns 0.000ns 1.217ns 1.090ns 0.000ns 1.148ns 0.835ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.192ns 0.542ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.992ns 0.527ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.830ns 0.298ns 0.295ns 0.293ns 0.339ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.620ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.278ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.857 ns" { clock clock~clkctrl d[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.857 ns" { clock {} clock~combout {} clock~clkctrl {} d[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.862 ns" { clock clock~clkctrl y[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.862 ns" { clock {} clock~combout {} clock~clkctrl {} y[7] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "m\[1\] M_set\[1\] clock 4.842 ns register " "Info: tsu for register \"m\[1\]\" (data pin = \"M_set\[1\]\", clock pin = \"clock\") is 4.842 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.731 ns + Longest pin register " "Info: + Longest pin to register delay is 7.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns M_set\[1\] 1 PIN PIN_AA7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AA7; Fanout = 1; PIN Node = 'M_set\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M_set[1] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.251 ns) + CELL(0.521 ns) 7.635 ns m~1 2 COMB LCCOMB_X16_Y24_N18 1 " "Info: 2: + IC(6.251 ns) + CELL(0.521 ns) = 7.635 ns; Loc. = LCCOMB_X16_Y24_N18; Fanout = 1; COMB Node = 'm~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.772 ns" { M_set[1] m~1 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.731 ns m\[1\] 3 REG LCFF_X16_Y24_N19 8 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.731 ns; Loc. = LCFF_X16_Y24_N19; Fanout = 8; REG Node = 'm\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { m~1 m[1] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 19.14 % ) " "Info: Total cell delay = 1.480 ns ( 19.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.251 ns ( 80.86 % ) " "Info: Total interconnect delay = 6.251 ns ( 80.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.731 ns" { M_set[1] m~1 m[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.731 ns" { M_set[1] {} M_set[1]~combout {} m~1 {} m[1] {} } { 0.000ns 0.000ns 6.251ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 116 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns m\[1\] 3 REG LCFF_X16_Y24_N19 8 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X16_Y24_N19; Fanout = 8; REG Node = 'm\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.587 ns" { clock~clkctrl m[1] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl m[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} m[1] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.731 ns" { M_set[1] m~1 m[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.731 ns" { M_set[1] {} M_set[1]~combout {} m~1 {} m[1] {} } { 0.000ns 0.000ns 6.251ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.851 ns" { clock clock~clkctrl m[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.851 ns" { clock {} clock~combout {} clock~clkctrl {} m[1] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock months\[2\] m\[2\] 9.921 ns register " "Info: tco from clock \"clock\" to destination pin \"months\[2\]\" through register \"m\[2\]\" is 9.921 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.839 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 2.839 ns m\[2\] 3 REG LCFF_X34_Y20_N9 8 " "Info: 3: + IC(0.973 ns) + CELL(0.602 ns) = 2.839 ns; Loc. = LCFF_X34_Y20_N9; Fanout = 8; REG Node = 'm\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.575 ns" { clock~clkctrl m[2] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.34 % ) " "Info: Total cell delay = 1.628 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.211 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.211 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl m[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} m[2] {} } { 0.000ns 0.000ns 0.238ns 0.973ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 116 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.805 ns + Longest register pin " "Info: + Longest register to pin delay is 6.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m\[2\] 1 REG LCFF_X34_Y20_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y20_N9; Fanout = 8; REG Node = 'm\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { m[2] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.829 ns) + CELL(2.976 ns) 6.805 ns months\[2\] 2 PIN PIN_V11 0 " "Info: 2: + IC(3.829 ns) + CELL(2.976 ns) = 6.805 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'months\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.805 ns" { m[2] months[2] } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 43.73 % ) " "Info: Total cell delay = 2.976 ns ( 43.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.829 ns ( 56.27 % ) " "Info: Total interconnect delay = 3.829 ns ( 56.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.805 ns" { m[2] months[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.805 ns" { m[2] {} months[2] {} } { 0.000ns 3.829ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.839 ns" { clock clock~clkctrl m[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.839 ns" { clock {} clock~combout {} clock~clkctrl {} m[2] {} } { 0.000ns 0.000ns 0.238ns 0.973ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.805 ns" { m[2] months[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.805 ns" { m[2] {} months[2] {} } { 0.000ns 3.829ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "last_day load_enable clock -0.141 ns register " "Info: th for register \"last_day\" (data pin = \"load_enable\", clock pin = \"clock\") is -0.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.857 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 22 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 22; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns last_day 3 REG LCFF_X27_Y25_N11 12 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X27_Y25_N11; Fanout = 12; REG Node = 'last_day'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.593 ns" { clock~clkctrl last_day } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.857 ns" { clock clock~clkctrl last_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.857 ns" { clock {} clock~combout {} clock~clkctrl {} last_day {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.284 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns load_enable 1 PIN PIN_M22 9 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 9; PIN Node = 'load_enable'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { load_enable } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.322 ns) 3.188 ns last_day~0 2 COMB LCCOMB_X27_Y25_N10 1 " "Info: 2: + IC(1.830 ns) + CELL(0.322 ns) = 3.188 ns; Loc. = LCCOMB_X27_Y25_N10; Fanout = 1; COMB Node = 'last_day~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.152 ns" { load_enable last_day~0 } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.284 ns last_day 3 REG LCFF_X27_Y25_N11 12 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.284 ns; Loc. = LCFF_X27_Y25_N11; Fanout = 12; REG Node = 'last_day'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { last_day~0 last_day } "NODE_NAME" } } { "g23_YMD_counter.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab4/g23_YMD_counter.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 44.28 % ) " "Info: Total cell delay = 1.454 ns ( 44.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.830 ns ( 55.72 % ) " "Info: Total interconnect delay = 1.830 ns ( 55.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.284 ns" { load_enable last_day~0 last_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.284 ns" { load_enable {} load_enable~combout {} last_day~0 {} last_day {} } { 0.000ns 0.000ns 1.830ns 0.000ns } { 0.000ns 1.036ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.857 ns" { clock clock~clkctrl last_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.857 ns" { clock {} clock~combout {} clock~clkctrl {} last_day {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.284 ns" { load_enable last_day~0 last_day } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.284 ns" { load_enable {} load_enable~combout {} last_day~0 {} last_day {} } { 0.000ns 0.000ns 1.830ns 0.000ns } { 0.000ns 1.036ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 03 16:35:27 2014 " "Info: Processing ended: Thu Apr 03 16:35:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
