# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/note_sender/practice.do
do practice.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:13 on Nov 18,2018
# vlog -reportprogress 300 fill.v 
# ** Error: (vlog-7) Failed to open design unit file "fill.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 00:27:13 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./practice.do line 2
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog fill.v"
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:36 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 00:27:36 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim note_sender 
# Start time: 00:27:38 on Nov 18,2018
# Loading work.note_sender
# ** Error: (vsim-3033) note_sender.v(14): Instantiation of 'eight_beat_gen' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /note_sender File: note_sender.v
#         Searched libraries:
#             C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/note_sender/work
# ** Error: (vsim-3033) note_sender.v(18): Instantiation of 'chorus' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /note_sender File: note_sender.v
#         Searched libraries:
#             C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/note_sender/work
# ** Error: (vsim-3033) note_sender.v(23): Instantiation of 'verse' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /note_sender File: note_sender.v
#         Searched libraries:
#             C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/note_sender/work
# ** Error: (vsim-3033) note_sender.v(28): Instantiation of 'prechorus' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /note_sender File: note_sender.v
#         Searched libraries:
#             C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/note_sender/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./practice.do PAUSED at line 3
OpenFile C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/note_sender/practice.do
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:44 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 00:28:44 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:44 on Nov 18,2018
# vlog -reportprogress 300 chorus.v 
# -- Compiling module chorus
# 
# Top level modules:
# 	chorus
# End time: 00:28:45 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:45 on Nov 18,2018
# vlog -reportprogress 300 verse.v 
# -- Compiling module verse
# 
# Top level modules:
# 	verse
# End time: 00:28:45 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:45 on Nov 18,2018
# vlog -reportprogress 300 pre-chorus.v 
# -- Compiling module prechorus
# 
# Top level modules:
# 	prechorus
# End time: 00:28:45 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:45 on Nov 18,2018
# vlog -reportprogress 300 eight_beat_gen.v 
# -- Compiling module eight_beat_gen
# 
# Top level modules:
# 	eight_beat_gen
# End time: 00:28:46 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim note_sender 
# Start time: 00:27:38 on Nov 18,2018
# Loading work.note_sender
# Loading work.eight_beat_gen
# Loading work.chorus
# Loading work.verse
# Loading work.prechorus
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:12 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 00:30:12 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:12 on Nov 18,2018
# vlog -reportprogress 300 chorus.v 
# -- Compiling module chorus
# 
# Top level modules:
# 	chorus
# End time: 00:30:13 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:13 on Nov 18,2018
# vlog -reportprogress 300 verse.v 
# -- Compiling module verse
# 
# Top level modules:
# 	verse
# End time: 00:30:13 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:14 on Nov 18,2018
# vlog -reportprogress 300 pre-chorus.v 
# -- Compiling module prechorus
# 
# Top level modules:
# 	prechorus
# End time: 00:30:14 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:14 on Nov 18,2018
# vlog -reportprogress 300 eight_beat_gen.v 
# -- Compiling module eight_beat_gen
# 
# Top level modules:
# 	eight_beat_gen
# End time: 00:30:14 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:30:16 on Nov 18,2018, Elapsed time: 0:02:38
# Errors: 4, Warnings: 0
# vsim note_sender 
# Start time: 00:30:16 on Nov 18,2018
# Loading work.note_sender
# Loading work.eight_beat_gen
# Loading work.chorus
# Loading work.verse
# Loading work.prechorus
# ** Error: invalid command name "20000000"
# Error in macro ./practice.do line 16
# invalid command name "20000000"
#     while executing
# "20000000 ns"
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:36 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 00:30:36 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:36 on Nov 18,2018
# vlog -reportprogress 300 chorus.v 
# -- Compiling module chorus
# 
# Top level modules:
# 	chorus
# End time: 00:30:37 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:37 on Nov 18,2018
# vlog -reportprogress 300 verse.v 
# -- Compiling module verse
# 
# Top level modules:
# 	verse
# End time: 00:30:37 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:37 on Nov 18,2018
# vlog -reportprogress 300 pre-chorus.v 
# -- Compiling module prechorus
# 
# Top level modules:
# 	prechorus
# End time: 00:30:38 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:38 on Nov 18,2018
# vlog -reportprogress 300 eight_beat_gen.v 
# -- Compiling module eight_beat_gen
# 
# Top level modules:
# 	eight_beat_gen
# End time: 00:30:38 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:30:40 on Nov 18,2018, Elapsed time: 0:00:24
# Errors: 3, Warnings: 0
# vsim note_sender 
# Start time: 00:30:40 on Nov 18,2018
# Loading work.note_sender
# Loading work.eight_beat_gen
# Loading work.chorus
# Loading work.verse
# Loading work.prechorus
# ** Error: invalid command name "20000000ns"
# Error in macro ./practice.do line 16
# invalid command name "20000000ns"
#     while executing
# "20000000ns"
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:08 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 00:31:08 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:08 on Nov 18,2018
# vlog -reportprogress 300 chorus.v 
# -- Compiling module chorus
# 
# Top level modules:
# 	chorus
# End time: 00:31:09 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:09 on Nov 18,2018
# vlog -reportprogress 300 verse.v 
# -- Compiling module verse
# 
# Top level modules:
# 	verse
# End time: 00:31:09 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:09 on Nov 18,2018
# vlog -reportprogress 300 pre-chorus.v 
# -- Compiling module prechorus
# 
# Top level modules:
# 	prechorus
# End time: 00:31:10 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:31:10 on Nov 18,2018
# vlog -reportprogress 300 eight_beat_gen.v 
# -- Compiling module eight_beat_gen
# 
# Top level modules:
# 	eight_beat_gen
# End time: 00:31:10 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:31:12 on Nov 18,2018, Elapsed time: 0:00:32
# Errors: 3, Warnings: 0
# vsim note_sender 
# Start time: 00:31:12 on Nov 18,2018
# Loading work.note_sender
# Loading work.eight_beat_gen
# Loading work.chorus
# Loading work.verse
# Loading work.prechorus
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:06 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 00:39:06 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:06 on Nov 18,2018
# vlog -reportprogress 300 chorus.v 
# -- Compiling module chorus
# 
# Top level modules:
# 	chorus
# End time: 00:39:07 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:07 on Nov 18,2018
# vlog -reportprogress 300 verse.v 
# -- Compiling module verse
# 
# Top level modules:
# 	verse
# End time: 00:39:07 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:07 on Nov 18,2018
# vlog -reportprogress 300 pre-chorus.v 
# -- Compiling module prechorus
# 
# Top level modules:
# 	prechorus
# End time: 00:39:08 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:39:08 on Nov 18,2018
# vlog -reportprogress 300 eight_beat_gen.v 
# -- Compiling module eight_beat_gen
# 
# Top level modules:
# 	eight_beat_gen
# End time: 00:39:08 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:39:11 on Nov 18,2018, Elapsed time: 0:07:59
# Errors: 0, Warnings: 0
# vsim note_sender 
# Start time: 00:39:11 on Nov 18,2018
# Loading work.note_sender
# Loading work.eight_beat_gen
# Loading work.chorus
# Loading work.verse
# Loading work.prechorus
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:22 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 00:42:23 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:23 on Nov 18,2018
# vlog -reportprogress 300 chorus.v 
# -- Compiling module chorus
# 
# Top level modules:
# 	chorus
# End time: 00:42:23 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:23 on Nov 18,2018
# vlog -reportprogress 300 verse.v 
# -- Compiling module verse
# 
# Top level modules:
# 	verse
# End time: 00:42:24 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:24 on Nov 18,2018
# vlog -reportprogress 300 pre-chorus.v 
# -- Compiling module prechorus
# 
# Top level modules:
# 	prechorus
# End time: 00:42:24 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:42:24 on Nov 18,2018
# vlog -reportprogress 300 eight_beat_gen.v 
# -- Compiling module eight_beat_gen
# 
# Top level modules:
# 	eight_beat_gen
# End time: 00:42:25 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:42:27 on Nov 18,2018, Elapsed time: 0:03:16
# Errors: 0, Warnings: 0
# vsim note_sender 
# Start time: 00:42:27 on Nov 18,2018
# Loading work.note_sender
# Loading work.eight_beat_gen
# Loading work.chorus
# Loading work.verse
# Loading work.prechorus
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:50 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 00:46:50 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:51 on Nov 18,2018
# vlog -reportprogress 300 chorus.v 
# -- Compiling module chorus
# 
# Top level modules:
# 	chorus
# End time: 00:46:51 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:51 on Nov 18,2018
# vlog -reportprogress 300 verse.v 
# -- Compiling module verse
# 
# Top level modules:
# 	verse
# End time: 00:46:52 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:52 on Nov 18,2018
# vlog -reportprogress 300 pre-chorus.v 
# -- Compiling module prechorus
# 
# Top level modules:
# 	prechorus
# End time: 00:46:52 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:46:52 on Nov 18,2018
# vlog -reportprogress 300 eight_beat_gen.v 
# -- Compiling module eight_beat_gen
# 
# Top level modules:
# 	eight_beat_gen
# End time: 00:46:53 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 00:46:55 on Nov 18,2018, Elapsed time: 0:04:28
# Errors: 0, Warnings: 0
# vsim note_sender 
# Start time: 00:46:55 on Nov 18,2018
# Loading work.note_sender
# Loading work.eight_beat_gen
# Loading work.chorus
# Loading work.verse
# Loading work.prechorus
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:30 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 00:58:31 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:31 on Nov 18,2018
# vlog -reportprogress 300 chorus.v 
# -- Compiling module chorus
# 
# Top level modules:
# 	chorus
# End time: 00:58:31 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:32 on Nov 18,2018
# vlog -reportprogress 300 verse.v 
# -- Compiling module verse
# 
# Top level modules:
# 	verse
# End time: 00:58:32 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:32 on Nov 18,2018
# vlog -reportprogress 300 pre-chorus.v 
# -- Compiling module prechorus
# 
# Top level modules:
# 	prechorus
# End time: 00:58:33 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:58:33 on Nov 18,2018
# vlog -reportprogress 300 eight_beat_gen.v 
# -- Compiling module eight_beat_gen
# 
# Top level modules:
# 	eight_beat_gen
# End time: 00:58:33 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:58:35 on Nov 18,2018, Elapsed time: 0:11:40
# Errors: 0, Warnings: 0
# vsim note_sender 
# Start time: 00:58:35 on Nov 18,2018
# Loading work.note_sender
# Loading work.eight_beat_gen
# Loading work.chorus
# Loading work.verse
# Loading work.prechorus
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:15 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 01:22:15 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:15 on Nov 18,2018
# vlog -reportprogress 300 chorus.v 
# -- Compiling module chorus
# 
# Top level modules:
# 	chorus
# End time: 01:22:16 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:16 on Nov 18,2018
# vlog -reportprogress 300 verse.v 
# -- Compiling module verse
# 
# Top level modules:
# 	verse
# End time: 01:22:16 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:17 on Nov 18,2018
# vlog -reportprogress 300 pre-chorus.v 
# -- Compiling module prechorus
# 
# Top level modules:
# 	prechorus
# End time: 01:22:17 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:22:17 on Nov 18,2018
# vlog -reportprogress 300 eight_beat_gen.v 
# -- Compiling module eight_beat_gen
# 
# Top level modules:
# 	eight_beat_gen
# End time: 01:22:17 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:22:20 on Nov 18,2018, Elapsed time: 0:23:45
# Errors: 0, Warnings: 0
# vsim note_sender 
# Start time: 01:22:20 on Nov 18,2018
# Loading work.note_sender
# Loading work.eight_beat_gen
# Loading work.chorus
# Loading work.verse
# Loading work.prechorus
# ** Error: (vsim-3063) note_sender.v(13): Port 'eighth_note' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /note_sender/gen File: eight_beat_gen.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./practice.do PAUSED at line 8
OpenFile C:/Users/Joseph/Documents/2nd_Year/ECE241/FinalProject/GitHub/241-project/note_sender/practice.do
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:35 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 01:23:35 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:35 on Nov 18,2018
# vlog -reportprogress 300 chorus.v 
# -- Compiling module chorus
# 
# Top level modules:
# 	chorus
# End time: 01:23:36 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:36 on Nov 18,2018
# vlog -reportprogress 300 verse.v 
# -- Compiling module verse
# 
# Top level modules:
# 	verse
# End time: 01:23:36 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:36 on Nov 18,2018
# vlog -reportprogress 300 pre-chorus.v 
# -- Compiling module prechorus
# 
# Top level modules:
# 	prechorus
# End time: 01:23:37 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:23:37 on Nov 18,2018
# vlog -reportprogress 300 eight_beat_gen.v 
# -- Compiling module eight_beat_gen
# 
# Top level modules:
# 	eight_beat_gen
# End time: 01:23:37 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim note_sender 
# Start time: 01:22:20 on Nov 18,2018
# Loading work.note_sender
# Loading work.eight_beat_gen
# Loading work.chorus
# Loading work.verse
# Loading work.prechorus
do practice.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:33 on Nov 18,2018
# vlog -reportprogress 300 note_sender.v 
# -- Compiling module note_sender
# 
# Top level modules:
# 	note_sender
# End time: 01:26:34 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:34 on Nov 18,2018
# vlog -reportprogress 300 chorus.v 
# -- Compiling module chorus
# 
# Top level modules:
# 	chorus
# End time: 01:26:34 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:34 on Nov 18,2018
# vlog -reportprogress 300 verse.v 
# -- Compiling module verse
# 
# Top level modules:
# 	verse
# End time: 01:26:35 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:35 on Nov 18,2018
# vlog -reportprogress 300 pre-chorus.v 
# -- Compiling module prechorus
# 
# Top level modules:
# 	prechorus
# End time: 01:26:35 on Nov 18,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:26:35 on Nov 18,2018
# vlog -reportprogress 300 eight_beat_gen.v 
# -- Compiling module eight_beat_gen
# 
# Top level modules:
# 	eight_beat_gen
# End time: 01:26:36 on Nov 18,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 01:26:38 on Nov 18,2018, Elapsed time: 0:04:18
# Errors: 1, Warnings: 0
# vsim note_sender 
# Start time: 01:26:38 on Nov 18,2018
# Loading work.note_sender
# Loading work.eight_beat_gen
# Loading work.chorus
# Loading work.verse
# Loading work.prechorus
# Break key hit
# Simulation stop requested.
# End time: 01:27:02 on Nov 18,2018, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
