<stg><name>sweep_algorithm_DECM</name>


<trans_list>

<trans id="301" from="1" to="2">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="2" to="4">
<condition id="323">
<or_exp><and_exp><literal name="tmp_5_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="2" to="3">
<condition id="325">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="3" to="2">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="4" to="5">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="5" to="6">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="6" to="7">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="7" to="8">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="8" to="9">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="9" to="10">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="10" to="11">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="11" to="12">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="12" to="13">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="13" to="14">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="14" to="15">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="15" to="16">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="16" to="17">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="17" to="18">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="18" to="19">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="19" to="20">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="20" to="21">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="21" to="22">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="22" to="23">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="23" to="24">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="24" to="25">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="25" to="26">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="26" to="27">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="27" to="28">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="28" to="29">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="29" to="30">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="30" to="31">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="31" to="32">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="32" to="33">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="33" to="34">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="34" to="35">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="35" to="36">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="36" to="37">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="37" to="38">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="38" to="39">
<condition id="330">
<or_exp><and_exp><literal name="tmp_7_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="38" to="5">
<condition id="360">
<or_exp><and_exp><literal name="tmp_7_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="39" to="44">
<condition id="308">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="39" to="40">
<condition id="310">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="40" to="40">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="41" to="42">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="42" to="42">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="43" to="44">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* @aux_array_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:1  %p_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %p_read)

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
entry:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i12 [ 0, %entry ], [ %i, %1 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_5_i = icmp eq i12 %i_i, -2048

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %i = add i12 %i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_5_i, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="12">
<![CDATA[
:5  %i_4_cast_i = zext i12 %i to i32

]]></Node>
<StgValue><ssdm name="i_4_cast_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="24" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %aux_array_V_1_addr = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %i_4_cast_i

]]></Node>
<StgValue><ssdm name="aux_array_V_1_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="12">
<![CDATA[
:7  %aux_array_V_1_load = load i24* %aux_array_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="12">
<![CDATA[
:0  %i_cast36_i = zext i12 %i_i to i32

]]></Node>
<StgValue><ssdm name="i_cast36_i"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="12">
<![CDATA[
:7  %aux_array_V_1_load = load i24* %aux_array_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="24" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %aux_array_V_1_addr_1 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %i_cast36_i

]]></Node>
<StgValue><ssdm name="aux_array_V_1_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="24" op_1_bw="12">
<![CDATA[
:9  store i24 %aux_array_V_1_load, i24* %aux_array_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:10  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_5_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
:0  store i24 %p_read_1, i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 2048), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ind_i = phi i32 [ 0, %2 ], [ %ind_i_be, %.backedge.i.backedge ]

]]></Node>
<StgValue><ssdm name="ind_i"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %i_1_i = phi i10 [ 0, %2 ], [ %tmp_12, %.backedge.i.backedge ]

]]></Node>
<StgValue><ssdm name="i_1_i"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %contNuevo_i = phi i32 [ 0, %2 ], [ %contNuevo_i_be, %.backedge.i.backedge ]

]]></Node>
<StgValue><ssdm name="contNuevo_i"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %cont_i = phi i32 [ 0, %2 ], [ %cont_i_be, %.backedge.i.backedge ]

]]></Node>
<StgValue><ssdm name="cont_i"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="10">
<![CDATA[
:6  %i_1_i119_cast = zext i10 %i_1_i to i11

]]></Node>
<StgValue><ssdm name="i_1_i119_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="10">
<![CDATA[
:7  %i_1_i_cast = zext i10 %i_1_i to i32

]]></Node>
<StgValue><ssdm name="i_1_i_cast"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:13  %tmp_i_13 = add i11 -1023, %i_1_i119_cast

]]></Node>
<StgValue><ssdm name="tmp_i_13"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="11">
<![CDATA[
:14  %tmp_cast_i = zext i11 %tmp_i_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_cast_i"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24">
<![CDATA[
:15  %aux_array_V_1_load_1 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 1024), align 16

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_1"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="24" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %aux_array_V_1_addr_2 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %tmp_cast_i

]]></Node>
<StgValue><ssdm name="aux_array_V_1_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="12">
<![CDATA[
:18  %aux_array_V_1_load_2 = load i24* %aux_array_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23  %i_5_i = or i10 %i_1_i, 1

]]></Node>
<StgValue><ssdm name="i_5_i"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="10">
<![CDATA[
:24  %i_5_cast_i = zext i10 %i_5_i to i32

]]></Node>
<StgValue><ssdm name="i_5_cast_i"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="42" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33  %sum_V_addr = getelementptr [1024 x i42]* @sum_V, i32 0, i32 %i_1_i_cast

]]></Node>
<StgValue><ssdm name="sum_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="42" op_0_bw="10">
<![CDATA[
:34  %sum_V_load = load i42* %sum_V_addr, align 16

]]></Node>
<StgValue><ssdm name="sum_V_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:41  %reset_assign = icmp eq i10 %i_1_i, 0

]]></Node>
<StgValue><ssdm name="reset_assign"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %tmp_19_i = icmp eq i32 %contNuevo_i, 0

]]></Node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:45  br i1 %tmp_19_i, label %4, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %currentGroupX_OUT_V_s = getelementptr [4 x i32]* %currentGroupX_OUT_V, i32 0, i32 %ind_i

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_s"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="2">
<![CDATA[
:14  %currentGroupX_OUT_V_1 = load i32* %currentGroupX_OUT_V_s, align 4

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %cont32_i = add i32 1, %cont_i

]]></Node>
<StgValue><ssdm name="cont32_i"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="42" op_1_bw="32" op_2_bw="32">
<![CDATA[
:28  %sum_V_addr_1 = getelementptr [1024 x i42]* @sum_V, i32 0, i32 %i_5_cast_i

]]></Node>
<StgValue><ssdm name="sum_V_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="42" op_0_bw="10">
<![CDATA[
:29  %sum_V_load_1 = load i42* %sum_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="sum_V_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="reset_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %contNuevoSuma_i = phi i32 [ 0, %2 ], [ %contNuevoSuma_i_be, %.backedge.i.backedge ]

]]></Node>
<StgValue><ssdm name="contNuevoSuma_i"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %this_assign_0_i = phi i32 [ 0, %2 ], [ %this_assign_0_i_be, %.backedge.i.backedge ]

]]></Node>
<StgValue><ssdm name="this_assign_0_i"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24">
<![CDATA[
:15  %aux_array_V_1_load_1 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 1024), align 16

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="24">
<![CDATA[
:16  %tmp_3 = trunc i24 %aux_array_V_1_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="12">
<![CDATA[
:18  %aux_array_V_1_load_2 = load i24* %aux_array_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_2"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="24">
<![CDATA[
:19  %tmp_4 = trunc i24 %aux_array_V_1_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  %p_Val2_2_i = sub i16 %tmp_3, %tmp_4

]]></Node>
<StgValue><ssdm name="p_Val2_2_i"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24">
<![CDATA[
:25  %aux_array_V_1_load_3 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 0), align 16

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_3"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="24" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  %aux_array_V_1_addr_3 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %i_5_cast_i

]]></Node>
<StgValue><ssdm name="aux_array_V_1_addr_3"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="12">
<![CDATA[
:28  %aux_array_V_1_load_4 = load i24* %aux_array_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_4"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="42" op_0_bw="10">
<![CDATA[
:34  %sum_V_load = load i42* %sum_V_addr, align 16

]]></Node>
<StgValue><ssdm name="sum_V_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:42  %contNuevoSuma_1_i = select i1 %reset_assign, i32 0, i32 %contNuevoSuma_i

]]></Node>
<StgValue><ssdm name="contNuevoSuma_1_i"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_19_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_22_i = icmp eq i32 %contNuevo_i, 7

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_19_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %contNuevo_0_op_i = add i32 %contNuevo_i, 1

]]></Node>
<StgValue><ssdm name="contNuevo_0_op_i"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_19_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %phitmp_i = select i1 %tmp_22_i, i32 1, i32 %contNuevo_0_op_i

]]></Node>
<StgValue><ssdm name="phitmp_i"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_19_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="2">
<![CDATA[
:14  %currentGroupX_OUT_V_1 = load i32* %currentGroupX_OUT_V_s, align 4

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_1"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_21_i = icmp eq i32 %cont32_i, 32

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="32">
<![CDATA[
:19  %tmp_8 = trunc i32 %ind_i to i3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20  %ind16_i_cast = add i3 1, %tmp_8

]]></Node>
<StgValue><ssdm name="ind16_i_cast"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %p_i = select i1 %tmp_21_i, i32 0, i32 %cont32_i

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:22  %p_ind_i = select i1 %tmp_21_i, i3 %ind16_i_cast, i3 %tmp_8

]]></Node>
<StgValue><ssdm name="p_ind_i"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="3">
<![CDATA[
:23  %p_ind_i_cast = zext i3 %p_ind_i to i32

]]></Node>
<StgValue><ssdm name="p_ind_i_cast"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %indPar_i = add i32 1, %this_assign_0_i

]]></Node>
<StgValue><ssdm name="indPar_i"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %contNuevoSuma_3_i = add nsw i32 1, %contNuevoSuma_1_i

]]></Node>
<StgValue><ssdm name="contNuevoSuma_3_i"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="42" op_0_bw="10">
<![CDATA[
:29  %sum_V_load_1 = load i42* %sum_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="sum_V_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="10">
<![CDATA[
:8  %i_1_cast_i_cast = zext i10 %i_1_i to i12

]]></Node>
<StgValue><ssdm name="i_1_cast_i_cast"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="16">
<![CDATA[
:21  %OP1_V_i_14 = sext i16 %p_Val2_2_i to i32

]]></Node>
<StgValue><ssdm name="OP1_V_i_14"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %p_Val2_3_i = mul nsw i32 %OP1_V_i_14, %OP1_V_i_14

]]></Node>
<StgValue><ssdm name="p_Val2_3_i"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="24">
<![CDATA[
:25  %aux_array_V_1_load_3 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 0), align 16

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_3"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="24">
<![CDATA[
:26  %tmp_5 = trunc i24 %aux_array_V_1_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="12">
<![CDATA[
:28  %aux_array_V_1_load_4 = load i24* %aux_array_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_4"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="24">
<![CDATA[
:29  %tmp_6 = trunc i24 %aux_array_V_1_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  %p_Val2_6_i = sub i16 %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="p_Val2_6_i"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="42" op_0_bw="32">
<![CDATA[
:35  %tmp_13_i = sext i32 %p_Val2_3_i to i42

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:36  %p_Val2_10_i = add i42 %sum_V_load, %tmp_13_i

]]></Node>
<StgValue><ssdm name="p_Val2_10_i"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_4_i_i = icmp sgt i32 %this_assign_0_i, 9

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %currentGroupX_OUT_V_2 = getelementptr [4 x i32]* %currentGroupX_OUT_V, i32 0, i32 %contNuevoSuma_1_i

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_2"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %indPar_1_i = phi i32 [ %indPar_i, %4 ], [ %this_assign_0_i, %6 ]

]]></Node>
<StgValue><ssdm name="indPar_1_i"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %cont32_2_i = phi i32 [ %p_i, %4 ], [ %cont_i, %6 ]

]]></Node>
<StgValue><ssdm name="cont32_2_i"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %contNuevo_1_i = phi i32 [ 1, %4 ], [ %phitmp_i, %6 ]

]]></Node>
<StgValue><ssdm name="contNuevo_1_i"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %contNuevoSuma_2_i = phi i32 [ %contNuevoSuma_3_i, %4 ], [ %contNuevoSuma_1_i, %6 ]

]]></Node>
<StgValue><ssdm name="contNuevoSuma_2_i"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %ind16_2_i = phi i32 [ %p_ind_i_cast, %4 ], [ %ind_i, %6 ]

]]></Node>
<StgValue><ssdm name="ind16_2_i"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="32">
<![CDATA[
:5  %tmp_9 = trunc i32 %ind16_2_i to i3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %tmp_1_i = add i12 1026, %i_1_cast_i_cast

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="12">
<![CDATA[
:8  %tmp_1_cast_i = zext i12 %tmp_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_1_cast_i"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24">
<![CDATA[
:9  %aux_array_V_1_load_5 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 1024), align 16

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_5"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="24" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %aux_array_V_1_addr_4 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %tmp_1_cast_i

]]></Node>
<StgValue><ssdm name="aux_array_V_1_addr_4"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="12">
<![CDATA[
:12  %aux_array_V_1_load_6 = load i24* %aux_array_V_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_6"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_19_1_i = icmp eq i32 %contNuevo_1_i, 0

]]></Node>
<StgValue><ssdm name="tmp_19_1_i"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:38  br i1 %tmp_19_1_i, label %7, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %cont32_1_i = add i32 %cont32_2_i, 1

]]></Node>
<StgValue><ssdm name="cont32_1_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="16">
<![CDATA[
:31  %OP1_V_1_i = sext i16 %p_Val2_6_i to i32

]]></Node>
<StgValue><ssdm name="OP1_V_1_i"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %p_Val2_7_i = mul nsw i32 %OP1_V_1_i, %OP1_V_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_i"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="42" op_0_bw="32">
<![CDATA[
:37  %tmp_15_i = sext i32 %p_Val2_7_i to i42

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:38  %p_Val2_12_i = sub i42 %p_Val2_10_i, %tmp_15_i

]]></Node>
<StgValue><ssdm name="p_Val2_12_i"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="42" op_1_bw="10">
<![CDATA[
:39  store i42 %p_Val2_12_i, i42* %sum_V_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %p_0_i = call i32 @_ssdm_op_PartSelect.i32.i42.i32.i32(i42 %p_Val2_12_i, i32 10, i32 41)

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24">
<![CDATA[
:9  %aux_array_V_1_load_5 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 1024), align 16

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_5"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="24">
<![CDATA[
:10  %tmp_10 = trunc i24 %aux_array_V_1_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="12">
<![CDATA[
:12  %aux_array_V_1_load_6 = load i24* %aux_array_V_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_6"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="24">
<![CDATA[
:13  %tmp_11 = trunc i24 %aux_array_V_1_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  %p_Val2_2_1_i = sub i16 %tmp_10, %tmp_11

]]></Node>
<StgValue><ssdm name="p_Val2_2_1_i"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %i_5_1_i = add i11 2, %i_1_i119_cast

]]></Node>
<StgValue><ssdm name="i_5_1_i"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="11">
<![CDATA[
:18  %tmp_12 = trunc i11 %i_5_1_i to i10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11">
<![CDATA[
:19  %i_5_1_i_cast = zext i11 %i_5_1_i to i32

]]></Node>
<StgValue><ssdm name="i_5_1_i_cast"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24">
<![CDATA[
:20  %aux_array_V_1_load_7 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 0), align 16

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_7"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="24" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %aux_array_V_1_addr_5 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %i_5_1_i_cast

]]></Node>
<StgValue><ssdm name="aux_array_V_1_addr_5"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="12">
<![CDATA[
:23  %aux_array_V_1_load_8 = load i24* %aux_array_V_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_8"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_22_1_i = icmp eq i32 %contNuevo_1_i, 7

]]></Node>
<StgValue><ssdm name="tmp_22_1_i"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %contNuevo_0_op_1_i = add i32 %contNuevo_1_i, 1

]]></Node>
<StgValue><ssdm name="contNuevo_0_op_1_i"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %phitmp_1_i = select i1 %tmp_22_1_i, i32 1, i32 %contNuevo_0_op_1_i

]]></Node>
<StgValue><ssdm name="phitmp_1_i"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19_1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.backedge.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_21_1_i = icmp eq i32 %cont32_1_i, 32

]]></Node>
<StgValue><ssdm name="tmp_21_1_i"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:16  %ind16_1_i_cast = add i3 %tmp_9, 1

]]></Node>
<StgValue><ssdm name="ind16_1_i_cast"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %p_1_i = select i1 %tmp_21_1_i, i32 0, i32 %cont32_1_i

]]></Node>
<StgValue><ssdm name="p_1_i"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:18  %p_ind_1_i = select i1 %tmp_21_1_i, i3 %ind16_1_i_cast, i3 %tmp_9

]]></Node>
<StgValue><ssdm name="p_ind_1_i"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="3">
<![CDATA[
:19  %p_ind_1_i_cast = zext i3 %p_ind_1_i to i32

]]></Node>
<StgValue><ssdm name="p_ind_1_i_cast"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %indPar_i_15 = add i32 %indPar_1_i, 1

]]></Node>
<StgValue><ssdm name="indPar_i_15"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %contNuevoSuma_3_1_i = add nsw i32 %contNuevoSuma_2_i, 1

]]></Node>
<StgValue><ssdm name="contNuevoSuma_3_1_i"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.backedge.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.backedge.i.backedge:5  %tmp_7_i = icmp eq i11 %i_5_1_i, -1024

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge.i.backedge:6  br i1 %tmp_7_i, label %9, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="175" st_id="9" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="16">
<![CDATA[
:15  %OP1_V_i = sext i16 %p_Val2_2_1_i to i32

]]></Node>
<StgValue><ssdm name="OP1_V_i"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %p_Val2_3_1_i = mul nsw i32 %OP1_V_i, %OP1_V_i

]]></Node>
<StgValue><ssdm name="p_Val2_3_1_i"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24">
<![CDATA[
:20  %aux_array_V_1_load_7 = load i24* getelementptr inbounds ([2049 x i24]* @aux_array_V_1, i32 0, i32 0), align 16

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_7"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="24">
<![CDATA[
:21  %tmp_13 = trunc i24 %aux_array_V_1_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="12">
<![CDATA[
:23  %aux_array_V_1_load_8 = load i24* %aux_array_V_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="aux_array_V_1_load_8"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="24">
<![CDATA[
:24  %tmp_14 = trunc i24 %aux_array_V_1_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:25  %p_Val2_6_1_i = sub i16 %tmp_13, %tmp_14

]]></Node>
<StgValue><ssdm name="p_Val2_6_1_i"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="42" op_0_bw="32">
<![CDATA[
:30  %tmp_13_1_i = sext i32 %p_Val2_3_1_i to i42

]]></Node>
<StgValue><ssdm name="tmp_13_1_i"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:31  %p_Val2_10_1_i = add i42 %sum_V_load_1, %tmp_13_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_10_1_i"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i_i7 = icmp sgt i32 %indPar_1_i, 9

]]></Node>
<StgValue><ssdm name="tmp_4_i_i7"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %currentGroupX_OUT_V_4 = getelementptr [4 x i32]* %currentGroupX_OUT_V, i32 0, i32 %ind16_2_i

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_4"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %currentGroupX_OUT_V_6 = getelementptr [4 x i32]* %currentGroupX_OUT_V, i32 0, i32 %contNuevoSuma_2_i

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_6"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.backedge:0  %this_assign_0_i_be = phi i32 [ %indPar_i_15, %7 ], [ %indPar_1_i, %8 ]

]]></Node>
<StgValue><ssdm name="this_assign_0_i_be"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.backedge:1  %cont_i_be = phi i32 [ %p_1_i, %7 ], [ %cont32_2_i, %8 ]

]]></Node>
<StgValue><ssdm name="cont_i_be"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.backedge:2  %contNuevo_i_be = phi i32 [ 1, %7 ], [ %phitmp_1_i, %8 ]

]]></Node>
<StgValue><ssdm name="contNuevo_i_be"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.backedge:3  %contNuevoSuma_i_be = phi i32 [ %contNuevoSuma_3_1_i, %7 ], [ %contNuevoSuma_2_i, %8 ]

]]></Node>
<StgValue><ssdm name="contNuevoSuma_i_be"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i.backedge:4  %ind_i_be = phi i32 [ %p_ind_1_i_cast, %7 ], [ %ind16_2_i, %8 ]

]]></Node>
<StgValue><ssdm name="ind_i_be"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="193" st_id="10" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="16">
<![CDATA[
:26  %OP1_V_1_1_i = sext i16 %p_Val2_6_1_i to i32

]]></Node>
<StgValue><ssdm name="OP1_V_1_1_i"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %p_Val2_7_1_i = mul nsw i32 %OP1_V_1_1_i, %OP1_V_1_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_1_i"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="42" op_0_bw="32">
<![CDATA[
:32  %tmp_15_1_i = sext i32 %p_Val2_7_1_i to i42

]]></Node>
<StgValue><ssdm name="tmp_15_1_i"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
:33  %p_Val2_12_1_i = sub i42 %p_Val2_10_1_i, %tmp_15_1_i

]]></Node>
<StgValue><ssdm name="p_Val2_12_1_i"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="42" op_1_bw="10">
<![CDATA[
:34  store i42 %p_Val2_12_1_i, i42* %sum_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %p_0_1_i = call i32 @_ssdm_op_PartSelect.i32.i42.i32.i32(i42 %p_Val2_12_1_i, i32 10, i32 41)

]]></Node>
<StgValue><ssdm name="p_0_1_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="200" st_id="11" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="201" st_id="12" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="202" st_id="13" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="203" st_id="14" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="204" st_id="15" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="205" st_id="16" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="206" st_id="17" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="207" st_id="18" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="208" st_id="19" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="209" st_id="20" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="210" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:11  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:43  %valorAuxVinout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_i, i1 %reset_assign)

]]></Node>
<StgValue><ssdm name="valorAuxVinout_0_V"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
<literal name="reset_assign" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
:0  %vector_V_0_load = load i32* @vector_V_0, align 4

]]></Node>
<StgValue><ssdm name="vector_V_0_load"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %p_Val2_1 = select i1 %reset_assign, i32 0, i32 %vector_V_0_load

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %p_Val2_i_i = sub i32 %valorAuxVinout_0_V, %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_i_i"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  store i32 %valorAuxVinout_0_V, i32* @vector_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="219" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
:1  %derivada_V_0_load = load i32* @derivada_V_0, align 4

]]></Node>
<StgValue><ssdm name="derivada_V_0_load"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %derivada_V_0_load, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %not_reset_i = xor i1 %reset_assign, true

]]></Node>
<StgValue><ssdm name="not_reset_i"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_3_i_i = icmp sgt i32 %p_Val2_i_i, 0

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp = and i1 %tmp_7, %not_reset_i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp9 = and i1 %tmp_3_i_i, %tmp_4_i_i

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %minimoX_0 = and i1 %tmp9, %tmp

]]></Node>
<StgValue><ssdm name="minimoX_0"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  store i32 %p_Val2_i_i, i32* @derivada_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:15  %p_Val2_17_i = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %currentGroupX_OUT_V_1, i32 %cont_i, i1 %minimoX_0)

]]></Node>
<StgValue><ssdm name="p_Val2_17_i"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:16  store i32 %p_Val2_17_i, i32* %currentGroupX_OUT_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="22" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="230" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="2">
<![CDATA[
:26  %currentGroupX_OUT_V_3 = load i32* %currentGroupX_OUT_V_2, align 4

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_3"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="232" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="2">
<![CDATA[
:26  %currentGroupX_OUT_V_3 = load i32* %currentGroupX_OUT_V_2, align 4

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_3"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %p_Val2_1814_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %currentGroupX_OUT_V_3, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_1814_i"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="31">
<![CDATA[
:28  %tmp_1 = zext i31 %p_Val2_1814_i to i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_19_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:29  store i32 %tmp_1, i32* %currentGroupX_OUT_V_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="24" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="237" st_id="25" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="2">
<![CDATA[
:11  %currentGroupX_OUT_V_5 = load i32* %currentGroupX_OUT_V_4, align 4

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="239" st_id="26" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="2">
<![CDATA[
:11  %currentGroupX_OUT_V_5 = load i32* %currentGroupX_OUT_V_4, align 4

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="241" st_id="27" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="242" st_id="28" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="243" st_id="29" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="244" st_id="30" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="245" st_id="31" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="246" st_id="32" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="247" st_id="33" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="248" st_id="34" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="249" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_3_i)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:36  %y_inout_0_V = call fastcc i32 @meanFilterInTime(i32 %p_0_1_i, i1 false)

]]></Node>
<StgValue><ssdm name="y_inout_0_V"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
:0  %p_Val2_3 = load i32* @vector_V_0, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="252" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %p_Val2_i_i3 = sub i32 %y_inout_0_V, %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_i_i3"/></StgValue>
</operation>

<operation id="253" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %y_inout_0_V, i32* @vector_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="254" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
:1  %derivada_V_0_load_1 = load i32* @derivada_V_0, align 4

]]></Node>
<StgValue><ssdm name="derivada_V_0_load_1"/></StgValue>
</operation>

<operation id="255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %derivada_V_0_load_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="256" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_3_i_i5 = icmp sgt i32 %p_Val2_i_i3, 0

]]></Node>
<StgValue><ssdm name="tmp_3_i_i5"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %tmp2 = and i1 %tmp_3_i_i5, %tmp_4_i_i7

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="258" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %minimoX_0_1 = and i1 %tmp2, %tmp_15

]]></Node>
<StgValue><ssdm name="minimoX_0_1"/></StgValue>
</operation>

<operation id="259" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %p_Val2_i_i3, i32* @derivada_V_0, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:12  %p_Val2_17_1_i = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %currentGroupX_OUT_V_5, i32 %cont32_2_i, i1 %minimoX_0_1)

]]></Node>
<StgValue><ssdm name="p_Val2_17_1_i"/></StgValue>
</operation>

<operation id="261" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:13  store i32 %p_Val2_17_1_i, i32* %currentGroupX_OUT_V_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="262" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="2">
<![CDATA[
:22  %currentGroupX_OUT_V_7 = load i32* %currentGroupX_OUT_V_6, align 4

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="263" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="2">
<![CDATA[
:22  %currentGroupX_OUT_V_7 = load i32* %currentGroupX_OUT_V_6, align 4

]]></Node>
<StgValue><ssdm name="currentGroupX_OUT_V_7"/></StgValue>
</operation>

<operation id="264" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %p_Val2_1814_1_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %currentGroupX_OUT_V_7, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_1814_1_i"/></StgValue>
</operation>

<operation id="265" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="31">
<![CDATA[
:24  %tmp_2 = zext i31 %p_Val2_1814_1_i to i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="266" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_19_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:25  store i32 %tmp_2, i32* %currentGroupX_OUT_V_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="267" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
:0  %contador_load = load i32* @contador, align 4

]]></Node>
<StgValue><ssdm name="contador_load"/></StgValue>
</operation>

<operation id="268" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_i = add nsw i32 %contador_load, 1

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="269" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_9_i = icmp eq i32 %tmp_8_i, 2049

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="270" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_9_i, label %.preheader278.i.preheader, label %sweep_algorithm_DECMINV3.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader278.i.preheader:0  br label %.preheader278.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="272" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader278.i:0  %i_2_i = phi i11 [ %i_2, %10 ], [ 0, %.preheader278.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_2_i"/></StgValue>
</operation>

<operation id="273" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader278.i:1  %tmp_1_i_16 = icmp eq i11 %i_2_i, -1024

]]></Node>
<StgValue><ssdm name="tmp_1_i_16"/></StgValue>
</operation>

<operation id="274" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader278.i:2  %i_2 = add i11 %i_2_i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="275" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader278.i:3  br i1 %tmp_1_i_16, label %.preheader.i.preheader, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_1_i_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="11">
<![CDATA[
:0  %i_2_cast35_i = zext i11 %i_2_i to i32

]]></Node>
<StgValue><ssdm name="i_2_cast35_i"/></StgValue>
</operation>

<operation id="277" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_1_i_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="278" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_1_i_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="279" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_1_i_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_1_i_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="42" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %sum_V_addr_2 = getelementptr [1024 x i42]* @sum_V, i32 0, i32 %i_2_cast35_i

]]></Node>
<StgValue><ssdm name="sum_V_addr_2"/></StgValue>
</operation>

<operation id="281" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_1_i_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="42" op_1_bw="10">
<![CDATA[
:5  store i42 0, i42* %sum_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_1_i_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_6_i)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="283" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_1_i_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader278.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="284" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="285" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader.i:0  %i_3_i = phi i12 [ %i_3, %11 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_3_i"/></StgValue>
</operation>

<operation id="286" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i:1  %tmp_2_i = icmp eq i12 %i_3_i, -2047

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="287" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.i:2  %i_3 = add i12 %i_3_i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="288" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:3  br i1 %tmp_2_i, label %sweep_algorithm_DECMINV3.exit.loopexit, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="12">
<![CDATA[
:0  %i_3_cast34_i = zext i12 %i_3_i to i32

]]></Node>
<StgValue><ssdm name="i_3_cast34_i"/></StgValue>
</operation>

<operation id="290" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2049, i64 2049, i64 2049)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="291" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_10_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="292" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="24" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %aux_array_V_1_addr_6 = getelementptr [2049 x i24]* @aux_array_V_1, i32 0, i32 %i_3_cast34_i

]]></Node>
<StgValue><ssdm name="aux_array_V_1_addr_6"/></StgValue>
</operation>

<operation id="294" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="24" op_1_bw="12">
<![CDATA[
:5  store i24 0, i24* %aux_array_V_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_10_i)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="296" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_2_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="297" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
sweep_algorithm_DECMINV3.exit.loopexit:0  br label %sweep_algorithm_DECMINV3.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="298" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
sweep_algorithm_DECMINV3.exit:0  %contador_new_i = phi i32 [ %tmp_8_i, %9 ], [ 0, %sweep_algorithm_DECMINV3.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="contador_new_i"/></StgValue>
</operation>

<operation id="299" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sweep_algorithm_DECMINV3.exit:1  store i32 %contador_new_i, i32* @contador, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0">
<![CDATA[
sweep_algorithm_DECMINV3.exit:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
