Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'DW01_add_width17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_16_16_17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_16_16_17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width17' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_16_16_17' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
mean_out[0]
mean_out[1]
mean_out[2]
mean_out[3]
mean_out[4]
mean_out[5]
mean_out[6]
mean_out[7]
mean_out[8]
mean_out[9]
mean_out[10]
mean_out[11]
mean_out[12]
mean_out[13]
mean_out[14]
mean_out[15]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
