
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007957                       # Number of seconds simulated (Second)
simTicks                                   7957027750                       # Number of ticks simulated (Tick)
finalTick                                  7957027750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    186.19                       # Real time elapsed on the host (Second)
hostTickRate                                 42737092                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     660168                       # Number of bytes of host memory used (Byte)
simInsts                                     90154973                       # Number of instructions simulated (Count)
simOps                                      129946899                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   484221                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     697943                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         31828112                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       129988724                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        9                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      129974849                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    105                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                41828                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             76815                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   9                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            31764810                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               4.091787                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.511694                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4400097     13.85%     13.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1724728      5.43%     19.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3443073     10.84%     30.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2986078      9.40%     39.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3902779     12.29%     51.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3718874     11.71%     63.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   5211686     16.41%     79.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   4089821     12.88%     92.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   2287674      7.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              31764810                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  308010     11.56%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      9      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     11.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                2352917     88.32%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  3092      0.12%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               25      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          823      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      70550654     54.28%     54.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            7      0.00%     54.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            32      0.00%     54.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     12584716      9.68%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          136      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           46      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          216      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      2097165      1.61%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      2097172      1.61%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     31039858     23.88%     91.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3214743      2.47%     93.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      6291603      4.84%     98.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      2097678      1.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      129974849                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         4.083649                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2664057                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.020497                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                244040888                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               104858216                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       104801076                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  50337782                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 25173081                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         25168088                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   107469173                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     25168910                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         129971626                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      37330250                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      3223                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           42642445                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2986345                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5312195                       # Number of stores executed (Count)
system.cpu.numRate                           4.083548                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             349                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           63302                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    90154973                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     129946899                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.353038                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.353038                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.832558                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.832558                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  147993147                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  95910651                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    14681643                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   23070373                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    13975349                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   45297154                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  57006294                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       37334257                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5313549                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     15019350                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1314143                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 2989061                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2691666                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               976                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2691997                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  561                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2691228                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999714                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     265                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             307                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              295                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           41645                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts              1023                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     31758628                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     4.091704                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.323664                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         8881662     27.97%     27.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3572057     11.25%     39.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           68101      0.21%     39.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          788047      2.48%     41.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1368565      4.31%     46.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         4164234     13.11%     59.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         2600810      8.19%     67.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          547007      1.72%     69.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         9768145     30.76%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     31758628                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             90154973                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              129946899                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    42635660                       # Number of memory references committed (Count)
system.cpu.commit.loads                      37325070                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2984391                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   25166949                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   113168940                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   147                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          187      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     70533320     54.28%     54.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     54.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     54.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     12583047      9.68%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      2097152      1.61%     65.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      2097152      1.61%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     31033572     23.88%     91.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3212984      2.47%     93.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      6291498      4.84%     98.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      2097606      1.61%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    129946899                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       9768145                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       30958533                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          30958533                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      30958533                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         30958533                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        41856                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           41856                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        41856                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          41856                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2312047750                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2312047750                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2312047750                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2312047750                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     31000389                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      31000389                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     31000389                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     31000389                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001350                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001350                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001350                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001350                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 55238.143874                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 55238.143874                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 55238.143874                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 55238.143874                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        18784                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          114                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     164.771930                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        15757                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             15757                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        16121                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         16121                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        16121                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        16121                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        25735                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        25735                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        25735                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        30588                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        56323                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1378327750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1378327750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1378327750                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher   1666052761                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3044380511                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000830                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000830                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000830                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001817                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 53558.490383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 53558.490383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 53558.490383                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 54467.528475                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 54052.172487                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  55297                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        30588                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total        30588                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher   1666052761                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total   1666052761                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 54467.528475                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 54467.528475                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     25649902                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        25649902                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        39896                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         39896                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2253189750                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2253189750                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     25689798                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     25689798                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001553                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001553                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 56476.582865                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 56476.582865                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        14219                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        14219                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        25677                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        25677                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1374939250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1374939250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 53547.503602                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 53547.503602                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5308631                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5308631                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         1960                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         1960                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     58858000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     58858000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5310591                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5310591                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000369                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000369                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 30029.591837                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 30029.591837                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1902                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1902                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           58                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           58                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      3388500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      3388500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000011                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000011                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 58422.413793                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 58422.413793                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses        25735                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued          110069                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused           21931                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful            7800                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.070865                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.232593                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache        79105                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR          188                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB            188                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate             79481                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       140126                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit        23092                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand          332                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         18233                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.ampm.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1002.122244                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             31014854                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              56321                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             550.680102                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              143000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   448.383866                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   553.738378                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.437875                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.540760                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.978635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          712                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          312                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           68                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          191                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2          393                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::3           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          140                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.695312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.304688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           62057099                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          62057099                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  6404495                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5561573                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  19492978                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                304031                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1733                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2691292                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   230                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              130005742                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1113                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            7203389                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       90197545                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     2989061                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            2691505                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      24557500                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3910                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1685                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   7185340                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   714                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           31764810                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.093043                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.634298                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11670501     36.74%     36.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2116650      6.66%     43.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    39559      0.12%     43.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    23671      0.07%     43.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1816469      5.72%     49.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  2127307      6.70%     56.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   824403      2.60%     58.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   270879      0.85%     59.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 12875371     40.53%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             31764810                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.093913                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.833896                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        7184722                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           7184722                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       7184722                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          7184722                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          618                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             618                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          618                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            618                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     35776500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     35776500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     35776500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     35776500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      7185340                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       7185340                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      7185340                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      7185340                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000086                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000086                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000086                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000086                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 57890.776699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 57890.776699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 57890.776699                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 57890.776699                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          313                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     104.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           24                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                24                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          137                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           137                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          137                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          137                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          481                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          481                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          481                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          481                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     28765000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     28765000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     28765000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     28765000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000067                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000067                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000067                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000067                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 59802.494802                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 59802.494802                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 59802.494802                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 59802.494802                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     24                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      7184722                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         7184722                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          618                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           618                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     35776500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     35776500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      7185340                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      7185340                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000086                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000086                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 57890.776699                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 57890.776699                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          137                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          137                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          481                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          481                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     28765000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     28765000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000067                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 59802.494802                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 59802.494802                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           414.747718                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              7185202                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                480                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           14969.170833                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   414.747718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.405027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.405027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          456                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          414                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.445312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           14371160                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          14371160                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1733                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       5889                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   274721                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              129988733                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   98                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 37334257                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5313549                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     5                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        14                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   274653                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            741                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            322                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          811                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1133                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                129970049                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               129969164                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 109028619                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 134270752                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        4.083471                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.812006                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    11639654                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    9187                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   78                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 741                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   2959                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    109                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           37325070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.232147                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             8.620112                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               37276587     99.87%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 8068      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   24      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   22      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   32      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   36      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   30      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   93      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 3473      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1284      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2596      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                148      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 38      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 27      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  9      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 16      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  4      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 22      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                693      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1368      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               6036      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2597      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               8448      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                630      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               2894      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1688      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                649      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               2037      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                646      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                599      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             4276      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             37325070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                37329520                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 5312198                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       121                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        19                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 7185628                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       331                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1733                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  6683059                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  281031                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            574                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  19513804                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               5284609                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              129999725                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    21                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   1458                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                5001947                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   4918                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           234971017                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   397508956                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                148032612                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  14683098                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             234882751                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    88257                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      24                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3941888                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        151978871                       # The number of ROB reads (Count)
system.cpu.rob.writes                       259983283                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 90154973                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  129946899                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples     12911.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       481.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     19280.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.dcache.prefetcher::samples     29436.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000209407500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          746                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          746                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              114830                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              12141                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       56804                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      15781                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     56804                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    15781                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   7607                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2870                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 56804                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                15781                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   29682                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   16632                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2785                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    441                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    449                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    761                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    751                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    757                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    746                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          746                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      65.697051                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     53.411178                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     51.838411                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31            131     17.56%     17.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63           314     42.09%     59.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95           193     25.87%     85.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           58      7.77%     93.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159           25      3.35%     96.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191           10      1.34%     97.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            4      0.54%     98.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            4      0.54%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            1      0.13%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            1      0.13%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            3      0.40%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-415            1      0.13%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-799            1      0.13%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           746                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          746                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.265416                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.232512                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.061497                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              296     39.68%     39.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      0.80%     40.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              395     52.95%     93.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               48      6.43%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.13%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           746                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  486848                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3635456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1009984                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              456886178.38488752                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              126929807.42715143                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    7957024750                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     109623.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        30784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1233920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.dcache.prefetcher      1883904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       824320                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3868781.279542477336                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 155072979.354634016752                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.dcache.prefetcher 236759762.462811589241                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 103596471.685045972466                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          481                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        25735                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.dcache.prefetcher        30588                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        15781                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     13704012                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    614335548                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.dcache.prefetcher    726135601                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 191614419491                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28490.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     23871.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.dcache.prefetcher     23739.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  12142096.16                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        30720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1647040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.dcache.prefetcher      1957504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3635264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        30720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        30720                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1008448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1008448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          480                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        25735                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.dcache.prefetcher        30586                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           56801                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        15757                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          15757                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3860738                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      206991863                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.dcache.prefetcher    246009447                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         456862049                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3860738                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3860738                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    126736771                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        126736771                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    126736771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3860738                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     206991863                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.dcache.prefetcher    246009447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        583598819                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                49197                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               12880                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3788                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3368                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3190                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3229                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3415                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2820                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2359                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1511                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         1588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               431731411                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             245985000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1354175161                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8775.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27525.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               42810                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              11335                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            87.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         7924                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   501.161030                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   352.229632                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   357.219165                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          921     11.62%     11.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1660     20.95%     32.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1037     13.09%     45.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          790      9.97%     55.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          567      7.16%     62.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          480      6.06%     68.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          399      5.04%     73.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          404      5.10%     78.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1666     21.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         7924                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3148608                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             824320                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              395.701523                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              103.596472                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.09                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.81                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        27089160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        14386845                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      189659820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       8978400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 627547440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2462712360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    981636000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4312010025                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   541.912151                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2524214401                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    265460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5167353349                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        29545320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        15684735                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      161592480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      58255200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 627547440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2730306270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    756293760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4379225205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   550.359423                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1939684356                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    265460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5751883394                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               54980                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         15757                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean            24                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             39540                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1821                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1821                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             481                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          54502                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port          985                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total          985                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       167941                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total       167941                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  168926                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port        32256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total        32256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      4612992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total      4612992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  4645248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              56804                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    56804    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                56804                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7957027750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           218170850                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2548988                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          294077398                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         112125                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        55321                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
