$date
	Tue Jul 30 11:19:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dummy_dut $end
$var wire 1 ! ALE_x $end
$var wire 1 " CE_x_n $end
$var wire 1 # CLE_x $end
$var wire 1 $ CLK_x $end
$var wire 1 % DBI_x $end
$var wire 1 & DQS_x_c $end
$var wire 1 ' DQS_x_t $end
$var wire 1 ( ENi $end
$var wire 1 ) ENo $end
$var wire 8 * IO0_0 [7:0] $end
$var wire 8 + IO8_15 [7:0] $end
$var wire 1 , NC $end
$var wire 1 - NU $end
$var wire 1 . R $end
$var wire 1 / RE_x_c $end
$var wire 1 0 RE_x_t $end
$var wire 1 1 RFT $end
$var wire 1 2 VREFQ_x $end
$var wire 1 3 VSP_x $end
$var wire 1 4 Vcc $end
$var wire 1 5 VccQ $end
$var wire 1 6 Vpp $end
$var wire 1 7 Vss $end
$var wire 1 8 VssQ $end
$var wire 1 9 WE_x_n $end
$var wire 1 : WP_x_n $end
$var wire 1 ; W_R_x_n $end
$var wire 1 < ZQ_x $end
$var wire 1 = clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1=
z<
z;
z:
z9
z8
z7
z6
z5
z4
z3
z2
z1
z0
z/
z.
z-
z,
bz +
bz *
z)
z(
z'
z&
z%
z$
z#
z"
z!
$end
#501
0=
#1001
1=
#1501
0=
#2001
1=
#2501
0=
#3001
1=
#3501
0=
#4001
1=
#4501
0=
#5001
1=
#5501
0=
#6001
1=
#6501
0=
#7001
1=
#7501
0=
#8001
1=
#8501
0=
#9001
1=
#9501
0=
#10003
1=
#10503
0=
#11003
1=
#11503
0=
#12003
1=
#12503
0=
#13003
1=
#13503
0=
#14003
1=
#14503
0=
#15003
1=
#15503
0=
#16003
1=
#16503
0=
#17003
1=
#17503
0=
#18003
1=
#18503
0=
#19003
1=
#19503
0=
#20005
