{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701535393668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701535393672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 17:43:13 2023 " "Processing started: Sat Dec 02 17:43:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701535393672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535393672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off systeme_verin -c systeme_verin " "Command: quartus_map --read_settings_files=on --write_settings_files=off systeme_verin -c systeme_verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535393672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701535394518 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1701535394518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/avalon_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_verin/synthesis/avalon_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_verin-rtl " "Found design unit 1: avalon_verin-rtl" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405384 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin " "Found entity 1: avalon_verin" {  } { { "avalon_verin/synthesis/avalon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/avalon_verin.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_verin/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_irq_mapper " "Found entity 1: avalon_verin_irq_mapper" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0 " "Found entity 1: avalon_verin_mm_interconnect_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avalon_verin_mm_interconnect_0_avalon_st_adapter" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_rsp_mux " "Found entity 1: avalon_verin_mm_interconnect_0_rsp_mux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405427 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_rsp_demux " "Found entity 1: avalon_verin_mm_interconnect_0_rsp_demux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_cmd_mux " "Found entity 1: avalon_verin_mm_interconnect_0_cmd_mux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_cmd_demux " "Found entity 1: avalon_verin_mm_interconnect_0_cmd_demux" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_verin_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701535405443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_verin_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701535405444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_router_002_default_decode " "Found entity 1: avalon_verin_mm_interconnect_0_router_002_default_decode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405445 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_mm_interconnect_0_router_002 " "Found entity 2: avalon_verin_mm_interconnect_0_router_002" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_verin_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701535405448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_verin_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avalon_verin_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701535405448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_mm_interconnect_0_router_default_decode " "Found entity 1: avalon_verin_mm_interconnect_0_router_default_decode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405450 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_mm_interconnect_0_router " "Found entity 2: avalon_verin_mm_interconnect_0_router" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_sysid_qsys_0 " "Found entity 1: avalon_verin_sysid_qsys_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_ram " "Found entity 1: avalon_verin_ram" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_ram.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_jtag_uart_0_sim_scfifo_w " "Found entity 1: avalon_verin_jtag_uart_0_sim_scfifo_w" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405500 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_jtag_uart_0_scfifo_w " "Found entity 2: avalon_verin_jtag_uart_0_scfifo_w" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405500 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_verin_jtag_uart_0_sim_scfifo_r " "Found entity 3: avalon_verin_jtag_uart_0_sim_scfifo_r" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405500 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_verin_jtag_uart_0_scfifo_r " "Found entity 4: avalon_verin_jtag_uart_0_scfifo_r" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405500 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_verin_jtag_uart_0 " "Found entity 5: avalon_verin_jtag_uart_0" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu " "Found entity 1: avalon_verin_cpu" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_register_bank_a_module " "Found entity 1: avalon_verin_cpu_cpu_register_bank_a_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_verin_cpu_cpu_register_bank_b_module " "Found entity 2: avalon_verin_cpu_cpu_register_bank_b_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_verin_cpu_cpu_nios2_oci_debug " "Found entity 3: avalon_verin_cpu_cpu_nios2_oci_debug" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_verin_cpu_cpu_nios2_oci_break " "Found entity 4: avalon_verin_cpu_cpu_nios2_oci_break" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_verin_cpu_cpu_nios2_oci_xbrk " "Found entity 5: avalon_verin_cpu_cpu_nios2_oci_xbrk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "6 avalon_verin_cpu_cpu_nios2_oci_dbrk " "Found entity 6: avalon_verin_cpu_cpu_nios2_oci_dbrk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "7 avalon_verin_cpu_cpu_nios2_oci_itrace " "Found entity 7: avalon_verin_cpu_cpu_nios2_oci_itrace" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "8 avalon_verin_cpu_cpu_nios2_oci_td_mode " "Found entity 8: avalon_verin_cpu_cpu_nios2_oci_td_mode" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "9 avalon_verin_cpu_cpu_nios2_oci_dtrace " "Found entity 9: avalon_verin_cpu_cpu_nios2_oci_dtrace" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "10 avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: avalon_verin_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "11 avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: avalon_verin_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "12 avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: avalon_verin_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "13 avalon_verin_cpu_cpu_nios2_oci_fifo " "Found entity 13: avalon_verin_cpu_cpu_nios2_oci_fifo" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "14 avalon_verin_cpu_cpu_nios2_oci_pib " "Found entity 14: avalon_verin_cpu_cpu_nios2_oci_pib" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "15 avalon_verin_cpu_cpu_nios2_oci_im " "Found entity 15: avalon_verin_cpu_cpu_nios2_oci_im" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "16 avalon_verin_cpu_cpu_nios2_performance_monitors " "Found entity 16: avalon_verin_cpu_cpu_nios2_performance_monitors" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "17 avalon_verin_cpu_cpu_nios2_avalon_reg " "Found entity 17: avalon_verin_cpu_cpu_nios2_avalon_reg" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "18 avalon_verin_cpu_cpu_ociram_sp_ram_module " "Found entity 18: avalon_verin_cpu_cpu_ociram_sp_ram_module" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "19 avalon_verin_cpu_cpu_nios2_ocimem " "Found entity 19: avalon_verin_cpu_cpu_nios2_ocimem" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "20 avalon_verin_cpu_cpu_nios2_oci " "Found entity 20: avalon_verin_cpu_cpu_nios2_oci" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""} { "Info" "ISGN_ENTITY_NAME" "21 avalon_verin_cpu_cpu " "Found entity 21: avalon_verin_cpu_cpu" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_sysclk " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_sysclk" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_tck " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_tck" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_debug_slave_wrapper " "Found entity 1: avalon_verin_cpu_cpu_debug_slave_wrapper" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_verin_cpu_cpu_test_bench " "Found entity 1: avalon_verin_cpu_cpu_test_bench" {  } { { "avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avalon_verin_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_verin/synthesis/submodules/avaloon_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_verin/synthesis/submodules/avaloon_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avaloon_verin-bhv " "Found design unit 1: avaloon_verin-bhv" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405569 ""} { "Info" "ISGN_ENTITY_NAME" "1 avaloon_verin " "Found entity 1: avaloon_verin" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fct_mcp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fct_mcp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fct_mcp-bhv " "Found design unit 1: fct_mcp-bhv" {  } { { "fct_mcp.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/fct_mcp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405575 ""} { "Info" "ISGN_ENTITY_NAME" "1 fct_mcp " "Found entity 1: fct_mcp" {  } { { "fct_mcp.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/fct_mcp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_pwm-arch_pwm_nano " "Found design unit 1: gestion_pwm-arch_pwm_nano" {  } { { "gestion_pwm.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/gestion_pwm.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405580 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_pwm " "Found entity 1: gestion_pwm" {  } { { "gestion_pwm.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/gestion_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systeme_verin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systeme_verin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systeme_verin " "Found entity 1: systeme_verin" {  } { { "systeme_verin.bdf" "" { Schematic "C:/Users/abdel/Desktop/systeme_verin/systeme_verin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_butee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_butee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_butee-bhv " "Found design unit 1: control_butee-bhv" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405587 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_butee " "Found entity 1: control_butee" {  } { { "control_butee.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/control_butee.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaloon_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avaloon_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avaloon_verin-bhv " "Found design unit 1: avaloon_verin-bhv" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405593 ""} { "Info" "ISGN_ENTITY_NAME" "1 avaloon_verin " "Found entity 1: avaloon_verin" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701535405593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405593 ""}
{ "Error" "ESGN_AMBIGUOUS_TOP_LEVEL_ENTITY_TOP" "avaloon_verin " "Top-level entity \"avaloon_verin\" is ambiguous" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "avaloon_verin avaloon_verin.vhd work " "Instance could be entity \"avaloon_verin\" in file avaloon_verin.vhd compiled in library work" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 5 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1701535405668 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "avaloon_verin avalon_verin/synthesis/submodules/avaloon_verin.vhd avalon_verin " "Instance could be entity \"avaloon_verin\" in file avalon_verin/synthesis/submodules/avaloon_verin.vhd compiled in library avalon_verin" {  } { { "avalon_verin/synthesis/submodules/avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avalon_verin/synthesis/submodules/avaloon_verin.vhd" 5 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1701535405668 ""}  } {  } 0 12181 "Top-level entity \"%1!s!\" is ambiguous" 0 0 "Analysis & Synthesis" 0 -1 1701535405668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avaloon_verin " "Elaborating entity \"avaloon_verin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701535405673 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_pwm avaloon_verin.vhd(21) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(21): object \"enable_pwm\" assigned a value but never read" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701535405676 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "angle_barre avaloon_verin.vhd(22) " "VHDL Signal Declaration warning at avaloon_verin.vhd(22): used implicit default value for signal \"angle_barre\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535405676 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fd avaloon_verin.vhd(24) " "VHDL Signal Declaration warning at avaloon_verin.vhd(24): used implicit default value for signal \"fd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535405676 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fg avaloon_verin.vhd(24) " "VHDL Signal Declaration warning at avaloon_verin.vhd(24): used implicit default value for signal \"fg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535405676 "|avaloon_verin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1M avaloon_verin.vhd(25) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(25): object \"clk_1M\" assigned a value but never read" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701535405676 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_50 avaloon_verin.vhd(25) " "VHDL Signal Declaration warning at avaloon_verin.vhd(25): used implicit default value for signal \"clk_50\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535405676 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in avaloon_verin.vhd(25) " "VHDL Signal Declaration warning at avaloon_verin.vhd(25): used implicit default value for signal \"data_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535405676 "|avaloon_verin"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "enable avaloon_verin.vhd(25) " "VHDL Signal Declaration warning at avaloon_verin.vhd(25): used implicit default value for signal \"enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701535405676 "|avaloon_verin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_g avaloon_verin.vhd(25) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(25): object \"f_g\" assigned a value but never read" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701535405676 "|avaloon_verin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f_d avaloon_verin.vhd(25) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(25): object \"f_d\" assigned a value but never read" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701535405676 "|avaloon_verin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out avaloon_verin.vhd(26) " "Verilog HDL or VHDL warning at avaloon_verin.vhd(26): object \"data_out\" assigned a value but never read" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701535405676 "|avaloon_verin"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_config avaloon_verin.vhd(117) " "VHDL Process Statement warning at avaloon_verin.vhd(117): inferring latch(es) for signal or variable \"s_config\", which holds its previous value in one or more paths through the process" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 117 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701535405678 "|avaloon_verin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_config\[3\] avaloon_verin.vhd(117) " "Inferred latch for \"s_config\[3\]\" at avaloon_verin.vhd(117)" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405682 "|avaloon_verin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_config\[4\] avaloon_verin.vhd(117) " "Inferred latch for \"s_config\[4\]\" at avaloon_verin.vhd(117)" {  } { { "avaloon_verin.vhd" "" { Text "C:/Users/abdel/Desktop/systeme_verin/avaloon_verin.vhd" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405682 "|avaloon_verin"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701535405685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/abdel/Desktop/systeme_verin/output_files/systeme_verin.map.smsg " "Generated suppressed messages file C:/Users/abdel/Desktop/systeme_verin/output_files/systeme_verin.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535405795 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701535407045 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 02 17:43:27 2023 " "Processing ended: Sat Dec 02 17:43:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701535407045 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701535407045 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701535407045 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535407045 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701535407666 ""}
