Time resolution is 1 ps
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.axi_vip_0.inst
This AXI VIP is in passthrough mode
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACP : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_ACE.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_ACE : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPC1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP0_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP1_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP3 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP2_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP4 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HP3_FPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP5 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.S_AXI_HPM0_LPD.slave
[0] : *ZYNQ_MPSoC_BFM_INFO : S_AXI_GP6 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM1_FPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.DUT.design_1_i.zynq_ultra_ps_e_0.inst.M_AXI_HPM0_LPD.master
[0] : *ZYNQ_MPSoC_BFM_INFO : M_AXI_GP2 : Port is ENABLED.
Note: Actual FIFO Depth = 8200
Time: 0 ps  Iteration: 0
Note:  DEPTH = 1024 WIDTH = 36 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1024 DEEP = 8 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 8192
Time: 0 ps  Iteration: 0
Note:  DEPTH = 8192 WIDTH = 4 C_RD_PRIM_WIDTH = 9 C_RD_PRIM_DEPTH = 4096 DEEP = 1 WIDE = 32
Time: 0 ps  Iteration: 0
Sequential wr