OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 690460 688800
[INFO GPL-0006] NumInstances: 31308
[INFO GPL-0007] NumPlaceInstances: 30574
[INFO GPL-0008] NumFixedInstances: 734
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 30714
[INFO GPL-0011] NumPins: 99162
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 694470 694470
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 690460 688800
[INFO GPL-0016] CoreArea: 468866496000
[INFO GPL-0017] NonPlaceInstsArea: 780976000
[INFO GPL-0018] PlaceInstsArea: 178092320000
[INFO GPL-0019] Util(%): 38.05
[INFO GPL-0020] StdInstsArea: 178092320000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00955818 HPWL: 499553428
[InitialPlace]  Iter: 2 CG residual: 0.00842584 HPWL: 199617703
[InitialPlace]  Iter: 3 CG residual: 0.00743714 HPWL: 198110746
[InitialPlace]  Iter: 4 CG residual: 0.00083299 HPWL: 196774040
[InitialPlace]  Iter: 5 CG residual: 0.00021456 HPWL: 194775099
[InitialPlace]  Iter: 6 CG residual: 0.00019146 HPWL: 193495434
[InitialPlace]  Iter: 7 CG residual: 0.00022704 HPWL: 192076786
[InitialPlace]  Iter: 8 CG residual: 0.00019653 HPWL: 191275108
[InitialPlace]  Iter: 9 CG residual: 0.00019922 HPWL: 190222346
[InitialPlace]  Iter: 10 CG residual: 0.00014083 HPWL: 189198627
[InitialPlace]  Iter: 11 CG residual: 0.00010876 HPWL: 188335214
[InitialPlace]  Iter: 12 CG residual: 0.00010304 HPWL: 187810739
[InitialPlace]  Iter: 13 CG residual: 0.00010507 HPWL: 187153767
[InitialPlace]  Iter: 14 CG residual: 0.00014215 HPWL: 186890083
[InitialPlace]  Iter: 15 CG residual: 0.00009890 HPWL: 186305521
[InitialPlace]  Iter: 16 CG residual: 0.00012408 HPWL: 186123989
[InitialPlace]  Iter: 17 CG residual: 0.00008735 HPWL: 185718824
[InitialPlace]  Iter: 18 CG residual: 0.00013586 HPWL: 185560102
[InitialPlace]  Iter: 19 CG residual: 0.00011240 HPWL: 185022751
[InitialPlace]  Iter: 20 CG residual: 0.00012344 HPWL: 184761637
[INFO GPL-0031] FillerInit: NumGCells: 48643
[INFO GPL-0032] FillerInit: NumGNets: 30714
[INFO GPL-0033] FillerInit: NumGPins: 99162
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5824959
[INFO GPL-0025] IdealBinArea: 9708265
[INFO GPL-0026] IdealBinCnt: 48295
[INFO GPL-0027] TotalBinArea: 468866496000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5362 5338
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.99488 HPWL: 24536521
[NesterovSolve] Iter: 10 overflow: 0.990112 HPWL: 33777212
[NesterovSolve] Iter: 20 overflow: 0.988557 HPWL: 39529286
[NesterovSolve] Iter: 30 overflow: 0.988499 HPWL: 40618254
[NesterovSolve] Iter: 40 overflow: 0.988524 HPWL: 40493990
[NesterovSolve] Iter: 50 overflow: 0.988215 HPWL: 40619979
[NesterovSolve] Iter: 60 overflow: 0.987789 HPWL: 40353204
[NesterovSolve] Iter: 70 overflow: 0.987518 HPWL: 39756662
[NesterovSolve] Iter: 80 overflow: 0.987357 HPWL: 39464546
[NesterovSolve] Iter: 90 overflow: 0.987285 HPWL: 39465805
[NesterovSolve] Iter: 100 overflow: 0.987186 HPWL: 39400440
[NesterovSolve] Iter: 110 overflow: 0.986957 HPWL: 39249589
[NesterovSolve] Iter: 120 overflow: 0.98693 HPWL: 39194091
[NesterovSolve] Iter: 130 overflow: 0.986967 HPWL: 39257650
[NesterovSolve] Iter: 140 overflow: 0.98686 HPWL: 39569201
[NesterovSolve] Iter: 150 overflow: 0.98677 HPWL: 40365345
[NesterovSolve] Iter: 160 overflow: 0.986736 HPWL: 41809813
[NesterovSolve] Iter: 170 overflow: 0.986002 HPWL: 44560260
[NesterovSolve] Iter: 180 overflow: 0.985198 HPWL: 47643793
[NesterovSolve] Iter: 190 overflow: 0.982919 HPWL: 50368018
[NesterovSolve] Iter: 200 overflow: 0.979271 HPWL: 53641051
[NesterovSolve] Iter: 210 overflow: 0.974649 HPWL: 58318673
[NesterovSolve] Iter: 220 overflow: 0.967749 HPWL: 65532870
[NesterovSolve] Iter: 230 overflow: 0.95971 HPWL: 76197206
[NesterovSolve] Iter: 240 overflow: 0.951958 HPWL: 90866597
[NesterovSolve] Iter: 250 overflow: 0.941358 HPWL: 111473316
[NesterovSolve] Iter: 260 overflow: 0.925689 HPWL: 139237316
[NesterovSolve] Iter: 270 overflow: 0.905853 HPWL: 168875924
[NesterovSolve] Iter: 280 overflow: 0.887326 HPWL: 194653850
[NesterovSolve] Iter: 290 overflow: 0.867677 HPWL: 218610042
[NesterovSolve] Iter: 300 overflow: 0.8382 HPWL: 255696451
[NesterovSolve] Iter: 310 overflow: 0.810777 HPWL: 289429617
[INFO GPL-0100] worst slack -9.79e-10
[INFO GPL-0103] Weighted 2994 nets.
[NesterovSolve] Iter: 320 overflow: 0.78259 HPWL: 282247367
[NesterovSolve] Iter: 330 overflow: 0.753922 HPWL: 309797254
[NesterovSolve] Iter: 340 overflow: 0.723367 HPWL: 328648267
[NesterovSolve] Iter: 350 overflow: 0.685965 HPWL: 348186618
[NesterovSolve] Iter: 360 overflow: 0.639327 HPWL: 367477599
[INFO GPL-0100] worst slack -1.21e-09
[INFO GPL-0103] Weighted 2992 nets.
[NesterovSolve] Snapshot saved at iter = 367
[NesterovSolve] Iter: 370 overflow: 0.586851 HPWL: 378962547
[NesterovSolve] Iter: 380 overflow: 0.529521 HPWL: 383343989
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 3756 nets.
[NesterovSolve] Iter: 390 overflow: 0.4765 HPWL: 383685071
[NesterovSolve] Iter: 400 overflow: 0.453001 HPWL: 393366912
[NesterovSolve] Iter: 410 overflow: 0.402913 HPWL: 392970482
[NesterovSolve] Iter: 420 overflow: 0.343147 HPWL: 384469492
[NesterovSolve] Iter: 430 overflow: 0.298713 HPWL: 374027199
[INFO GPL-0100] worst slack -2.19e-10
[INFO GPL-0103] Weighted 3763 nets.
[NesterovSolve] Iter: 440 overflow: 0.239092 HPWL: 365518776
[NesterovSolve] Iter: 450 overflow: 0.207477 HPWL: 358583845
[INFO GPL-0100] worst slack -5.07e-11
[INFO GPL-0103] Weighted 3763 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 165 165
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 27225
[INFO GPL-0063] TotalRouteOverflowH2: 2.7619056701660156
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 20
[INFO GPL-0066] 0.5%RC: 1.00702774979686
[INFO GPL-0067] 1.0%RC: 1.003518351172186
[INFO GPL-0068] 2.0%RC: 1.001759175586093
[INFO GPL-0069] 5.0%RC: 1.0007038495591656
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0052731
[NesterovSolve] Iter: 460 overflow: 0.185097 HPWL: 356625525
[NesterovSolve] Iter: 470 overflow: 0.160909 HPWL: 352429996
[INFO GPL-0100] worst slack -1.02e-10
[INFO GPL-0103] Weighted 3763 nets.
[NesterovSolve] Iter: 480 overflow: 0.136646 HPWL: 349783976
[NesterovSolve] Iter: 490 overflow: 0.116137 HPWL: 347312012
[NesterovSolve] Iter: 500 overflow: 0.0997426 HPWL: 346224783
[NesterovSolve] Finished with Overflow: 0.099743

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -5654.09

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.84

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.84

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
lut/gen_sub_units_scm[4].sub_unit_i/_2403_/G ^
   0.46
_596_/CK ^
   0.00      0.00       0.46


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _603_ (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.47                           rst_ni (net)
                  0.03    0.03    0.33 ^ _603_/RN (DFFR_X1)
                                  0.33   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _603_/CK (DFFR_X1)
                          0.22    0.22   library removal time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)


Startpoint: lut/gen_sub_units_scm[13].sub_unit_i/_2708_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[13].sub_unit_i/_2391_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[13].sub_unit_i/_2708_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2708_/Q (DLL_X1)
     1    1.00                           lut/gen_sub_units_scm[13].sub_unit_i/gen_cg_word_iter[24].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ lut/gen_sub_units_scm[13].sub_unit_i/_2391_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v lut/gen_sub_units_scm[13].sub_unit_i/_2391_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _654_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _654_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _654_/CK (DFFR_X1)
                  0.01    0.09    0.09 v _654_/Q (DFFR_X1)
     2    2.02                           result_o[12] (net)
                  0.01    0.00    0.09 v _524_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _524_/ZN (NAND2_X1)
     1    1.68                           _207_ (net)
                  0.01    0.00    0.10 ^ _526_/A1 (NAND2_X1)
                  0.01    0.01    0.11 v _526_/ZN (NAND2_X1)
     1    1.27                           _066_ (net)
                  0.01    0.00    0.11 v _654_/D (DFFR_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _654_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _603_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.47                           rst_ni (net)
                  0.03    0.03    0.33 ^ _603_/RN (DFFR_X1)
                                  0.33   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _603_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2713_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2396_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/Q (DLL_X1)
     1    2.67                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_218_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[14].sub_unit_i/_2751_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_218_/CK (DFFR_X1)
                  1.68    1.79    1.79 ^ lut/_218_/Q (DFFR_X1)
   513  789.71                           lut/wdata_a_q[13] (net)
                  1.74    0.36    2.15 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2751_/D (DLH_X1)
                                  2.15   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2751_/G (DLH_X1)
                          1.31    1.31   time borrowed from endpoint
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                 -0.84   slack (VIOLATED)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.19
--------------------------------------------
max time borrow                         1.31
actual time borrow                      1.31
--------------------------------------------



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: _603_ (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   102  225.47                           rst_ni (net)
                  0.03    0.03    0.33 ^ _603_/RN (DFFR_X1)
                                  0.33   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ _603_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  2.72   slack (MET)


Startpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2713_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[11].sub_unit_i/_2396_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/GN (DLL_X1)
                  0.01    0.07    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2713_/Q (DLL_X1)
     1    2.67                           lut/gen_sub_units_scm[11].sub_unit_i/gen_cg_word_iter[29].cg_i.en_latch (net)
                  0.01    0.00    1.57 v lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A2 (AND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ lut/gen_sub_units_scm[11].sub_unit_i/_2396_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: lut/_218_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: lut/gen_sub_units_scm[14].sub_unit_i/_2751_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lut/_218_/CK (DFFR_X1)
                  1.68    1.79    1.79 ^ lut/_218_/Q (DFFR_X1)
   513  789.71                           lut/wdata_a_q[13] (net)
                  1.74    0.36    2.15 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2751_/D (DLH_X1)
                                  2.15   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lut/gen_sub_units_scm[14].sub_unit_i/_2751_/G (DLH_X1)
                          1.31    1.31   time borrowed from endpoint
                                  1.31   data required time
-----------------------------------------------------------------------------
                                  1.31   data required time
                                 -2.15   data arrival time
-----------------------------------------------------------------------------
                                 -0.84   slack (VIOLATED)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.19
--------------------------------------------
max time borrow                         1.31
actual time borrow                      1.31
--------------------------------------------



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.03e-02   6.82e-04   2.74e-04   1.13e-02  50.3%
Combinational          2.56e-03   8.13e-03   4.52e-04   1.11e-02  49.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.29e-02   8.81e-03   7.26e-04   2.24e-02 100.0%
                          57.5%      39.3%       3.2%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 44718 u^2 38% utilization.

Elapsed time: 1:43.55[h:]min:sec. CPU time: user 103.26 sys 0.26 (99%). Peak memory: 413360KB.
