Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin32) Build 329390 Wed Oct 16 18:28:36 MDT 2013
| Date         : Thu Jul 24 18:02:08 2014
| Host         : agilehw-laptop running 32-bit Ubuntu 10.04.4 LTS
| Command      : report_timing_summary -file FinalDesign_wrapper_timing_summary_routed.rpt -pb FinalDesign_wrapper_timing_summary_routed.pb
| Design       : FinalDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.08 2013-09-28
--------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 2 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 2 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 22 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 6 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.881      -79.703                     25                12292        0.029        0.000                      0                12146        2.250        0.000                       0                  5936  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
FinalDesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_FinalDesign_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
  clkfbout_FinalDesign_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
clk_fpga_0                            {0.000 6.499}        12.999          76.929          
clk_fpga_1                            {0.000 3.500}        7.000           142.857         
clk_fpga_2                            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FinalDesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    8.751        0.000                       0                     3  
  clk_out1_FinalDesign_clk_wiz_0_0         -0.200       -0.864                      8                 2756        0.040        0.000                      0                 2744        2.387        0.000                       0                  1859  
  clkfbout_FinalDesign_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     2  
clk_fpga_0                                  5.835        0.000                      0                 2829        0.038        0.000                      0                 2829        5.519        0.000                       0                  1491  
clk_fpga_1                                  0.454        0.000                      0                 6559        0.029        0.000                      0                 6529        2.250        0.000                       0                  2582  
clk_fpga_2                                                                                                                                                                              7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                        clk_out1_FinalDesign_clk_wiz_0_0       11.546        0.000                      0                   42                                                                        
clk_fpga_1                        clk_out1_FinalDesign_clk_wiz_0_0       -4.881      -78.839                     17                   31        0.758        0.000                      0                   17  
clk_out1_FinalDesign_clk_wiz_0_0  clk_fpga_0                              4.969        0.000                      0                   34                                                                        
clk_out1_FinalDesign_clk_wiz_0_0  clk_fpga_1                              4.361        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1               2.001        0.000                      0                   33        0.387        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FinalDesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  FinalDesign_i/clk_wiz_0/inst/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FinalDesign_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { FinalDesign_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_FinalDesign_clk_wiz_0_0
  To Clock:  clk_out1_FinalDesign_clk_wiz_0_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.200ns,  Total Violation       -0.864ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.200ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhtp4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgoix2ki5riz15csa/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_FinalDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_FinalDesign_clk_wiz_0_0 rise@6.734ns - clk_out1_FinalDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.839ns (12.578%)  route 5.831ns (87.422%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 8.195 - 6.734 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.806     1.806    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.653     1.656    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X49Y95                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhtp4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum25rjd4fdhtp4fea/Q
                         net (fo=7, routed)           0.641     2.716    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioh5tn3a5dsrd[41]
    SLICE_X45Y91         LUT2 (Prop_lut2_I1_O)        0.296     3.012 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsfso3r34x1g4r4wmo4rvuze0r5cdiyini5qi2njujyx4irazf4edkp4fdgx2ki5riz015rjd2i5hc/O
                         net (fo=323, routed)         5.191     8.202    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsfg5tl3e31d13pwn3d3my33dljsjvd4egrqq0r5ary0titrp2rcbsl2igu52kgnpyur5crtvx5cshyr4pa
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.326 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsiso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp4fdhel4fepyum35rjd2i5gd/O
                         net (fo=1, routed)           0.000     8.326    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsag5tl3e31d13pwn3d3my33dljsjvd4eguzaye5ary0titrp2rcbsl2igu52kgoix2ki5riz15cshyr4nb
    SLICE_X51Y79         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgoix2ki5riz15csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y18                                    0.000     6.734 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.612     8.346    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.458     8.195    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X51Y79                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgoix2ki5riz15csa/C
                         clock pessimism              0.014     8.209    
                         clock uncertainty           -0.114     8.094    
    SLICE_X51Y79         FDRE (Setup_fdre_C_D)        0.032     8.126    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkmqmcpqi2njujyx4irazf4edkp2rcbx2kgoix2ki5riz15csa
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                 -0.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crud4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5ri0b5csa/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_FinalDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_FinalDesign_clk_wiz_0_0 rise@0.000ns - clk_out1_FinalDesign_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.597     0.597    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.545     0.547    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X49Y76                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crud4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4irazf4edkp2rcbx2kgnpyur5crud4fea/Q
                         net (fo=3, routed)           0.229     0.917    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsf2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpseigjpseig[6]
    SLICE_X51Y77         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5ri0b5csa/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18                                    0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.864     0.864    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.809     0.811    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X51Y77                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5ri0b5csa/C
                         clock pessimism             -0.005     0.806    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.071     0.877    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdii2rcpqi2njujyx4iraze25cbvh4ira14fdgx2ki5ri0b5csa
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_FinalDesign_clk_wiz_0_0
Waveform:           { 0 3.367 }
Period:             6.734
Sources:            { FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     6.734   4.158    RAMB36_X4Y21     FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   6.734   206.626  MMCME2_ADV_X1Y0  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     3.367   2.387    SLICE_X50Y83     FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdm1fvupwdr1npyq3kump1nix5u4rpsph2kgo5yur5cdkiil5cbvh4ira14fdhp2ki5rizx5cshzerfxa/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     3.367   2.387    SLICE_X58Y86     FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pw4n412wp4ehayrgebe5yin5a5zcedpyum25rjd2sis1x345oh1pg5n4lh4brcmicj5qq14b5seig5epzl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_FinalDesign_clk_wiz_0_0
  To Clock:  clkfbout_FinalDesign_clk_wiz_0_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_FinalDesign_clk_wiz_0_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y1    FinalDesign_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.086ns (16.604%)  route 5.454ns (83.396%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 17.161 - 12.999 ) 
    Source Clock Delay      (SCD):    4.725ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.881 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        1.844     4.725    FinalDesign_i/processing_system7_0_axi_periph/xbar/aclk
    SLICE_X45Y100                                                     r  FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     5.181 f  FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=35, routed)          0.821     6.002    FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_grant_rnw
    SLICE_X41Y101        LUT2 (Prop_lut2_I1_O)        0.150     6.152 r  FinalDesign_i/processing_system7_0_axi_periph/xbar/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.202     7.354    FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/m_axi_awready
    SLICE_X41Y90         LUT6 (Prop_lut6_I4_O)        0.326     7.680 r  FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          1.805     9.485    FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push
    SLICE_X35Y93         LUT2 (Prop_lut2_I0_O)        0.154     9.639 r  FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/m_payload_i[31]_i_1/O
                         net (fo=48, routed)          1.626    11.266    FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in
    SLICE_X27Y103        FDRE                                         r  FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0                                          0.000    12.999 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    15.375    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.466 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        1.695    17.161    FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X27Y103                                                     r  FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
                         clock pessimism              0.546    17.707    
                         clock uncertainty           -0.198    17.509    
    SLICE_X27Y103        FDRE (Setup_fdre_C_CE)      -0.408    17.101    FinalDesign_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         17.101    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                  5.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5lh2iowpw05e20h0jx1ze0xqumo54ehexyaxepsegajqhyr4ira14fdheh4fea/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.227ns (57.153%)  route 0.170ns (42.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.195 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        0.634     1.829    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/s_axi_aclk
    SLICE_X53Y103                                                     r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5lh2iowpw05e20h0jx1ze0xqumo54ehexyaxepsegajqhyr4ira14fdheh4fea/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.128     1.957 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5lh2iowpw05e20h0jx1ze0xqumo54ehexyaxepsegajqhyr4ira14fdheh4fea/Q
                         net (fo=1, routed)           0.170     2.128    FinalDesign_i/processing_system7_0_axi_periph/xbar/m_axi_rdata[59]
    SLICE_X48Y103        LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  FinalDesign_i/processing_system7_0_axi_periph/xbar/skid_buffer[30]_i_1/O
                         net (fo=2, unplaced)         0.000     2.227    FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rmesg[30]
    SLICE_X48Y103        FDRE                                         r  FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.373 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1491, routed)        0.910     2.283    FinalDesign_i/processing_system7_0_axi_periph/xbar/aclk
    SLICE_X48Y103                                                     r  FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]/C
                         clock pessimism             -0.187     2.097    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.092     2.189    FinalDesign_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 6.4995 }
Period:             12.999
Sources:            { FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155     12.999  10.844  BUFGCTRL_X0Y17  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980     6.499   5.519   SLICE_X54Y98    FinalDesign_i/zed_hdmi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980     6.499   5.519   SLICE_X50Y110   FinalDesign_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.733ns (30.722%)  route 3.908ns (69.278%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 10.882 - 7.000 ) 
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.668     2.668    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.769 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        1.887     4.656    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/m_axi_mm2s_aclk
    RAMB36_X2Y20                                                      r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y20         FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      1.041     5.697 f  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=1, routed)           1.058     6.755    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_4_GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
    SLICE_X33Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.879 r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_5/O
                         net (fo=3, routed)           0.937     7.816    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_STRUCTURAL_A_GEN.Addr_Counters[2].XORCY_I_i_5
    SLICE_X33Y79         LUT3 (Prop_lut3_I2_O)        0.124     7.940 r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5/O
                         net (fo=8, routed)           0.467     8.407    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5
    SLICE_X32Y78         LUT2 (Prop_lut2_I1_O)        0.116     8.523 r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=10, routed)          0.558     9.081    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/wr_tmp
    SLICE_X34Y77         LUT3 (Prop_lut3_I1_O)        0.328     9.409 r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1/O
                         net (fo=9, routed)           0.888    10.297    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1
    SLICE_X31Y75         FDRE                                         r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0                                          0.000     7.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.284     9.284    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.375 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        1.508    10.882    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/m_axi_mm2s_aclk
    SLICE_X31Y75                                                      r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]/C
                         clock pessimism              0.408    11.290    
                         clock uncertainty           -0.111    11.180    
    SLICE_X31Y75         FDRE (Setup_fdre_C_R)       -0.429    10.751    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                         10.751    
                         arrival time                         -10.297    
  -------------------------------------------------------------------
                         slack                                  0.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.764%)  route 0.220ns (57.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.124     1.124    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        0.641     1.791    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/m_axi_mm2s_aclk
    SLICE_X32Y101                                                     r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.164     1.955 r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg/Q
                         net (fo=2, routed)           0.220     2.174    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/sof_flag
    RAMB36_X2Y20         FIFO36E1                                     r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.289     1.289    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.318 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        0.954     2.272    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/m_axi_mm2s_aclk
    RAMB36_X2Y20                                                      r  FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.423     1.849    
    RAMB36_X2Y20         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[1])
                                                      0.296     2.145    FinalDesign_i/zed_hdmi_display/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 3.5 }
Period:             7.000
Sources:            { FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884     7.000   3.116  DSP48_X2Y44    FinalDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsairqfyybeiid4jtr52igusp4ehcbvgcheit4ehfl12maatr15cdjqac5auxm/obsahupzceda/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X32Y105  FinalDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0/obsiirqfyybeiid4jtr52igusp4ehac2r4edpykictx2io2putxm1pw1zrtpvgzjzpyq2mcddp4ehkqq0eiqcmjhhfcpureeyssiiusoj5cdjqim5eiqn4nptn54nyxzy3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250     3.500   2.250  SLICE_X42Y121  FinalDesign_i/zed_hdmi_display/v_cresample_0/U0/obsabeireagdzmj4jtr52igusp4ehac2r4edpykictx2io2putxm1pw1zrtpvgzjzpyq2mcddp4ehkqq0eiqcmjhhfcpureeyssiiusoj5cdjqim5eiqn4nptn54npth/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y18  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_FinalDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.546ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.546ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1opyui/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum05rjd4fdg1t4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0)
  Path Group:             clk_out1_FinalDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (MaxDelay Path 12.999ns)
  Data Path Delay:        1.266ns  (logic 0.478ns (37.769%)  route 0.788ns (62.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92                                      0.000     0.000 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1opyui/C
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1opyui/Q
                         net (fo=1, routed)           0.788     1.266    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152iohujyf4jgbue1[12]
    SLICE_X46Y93         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum05rjd4fdg1t4fea/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.999    12.999    
    SLICE_X46Y93         FDRE (Setup_fdre_C_D)       -0.187    12.812    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthhgzhtl313m5rbygajqhzeygqxzcedpyum05rjd4fdg1t4fea
  -------------------------------------------------------------------
                         required time                         12.812    
                         arrival time                          -1.266    
  -------------------------------------------------------------------
                         slack                                 11.546    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_FinalDesign_clk_wiz_0_0

Setup :           17  Failing Endpoints,  Worst Slack       -4.881ns,  Total Violation      -78.839ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.881ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkeiab5qaek5a5zcedpyum15rja/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_FinalDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out1_FinalDesign_clk_wiz_0_0 rise@3367.003ns - clk_fpga_1 rise@3367.000ns)
  Data Path Delay:        1.160ns  (logic 0.580ns (50.020%)  route 0.580ns (49.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 3368.487 - 3367.003 ) 
    Source Clock Delay      (SCD):    4.420ns = ( 3371.419 - 3367.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                   3367.000  3367.000 r  
    PS7_X0Y0             PS7                          0.000  3367.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.668  3369.667    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101  3369.769 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        1.651  3371.419    FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X44Y94                                                      r  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456  3371.875 f  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.180  3372.056    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/resetn
    SLICE_X45Y94         LUT1 (Prop_lut1_I0_O)        0.124  3372.180 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsfso3r34x1g4r4wmo4rvuze0r5cdkzcijrhyacfpqrx4eptd/O
                         net (fo=11, routed)          0.399  3372.579    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsng5tl3e31d13pwn3d3my33dljsjvd4egvseqtcpqaek5bdp2i5gd
    SLICE_X45Y94         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkeiab5qaek5a5zcedpyum15rja/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                   3367.003  3367.003 r  
    BUFGCTRL_X0Y18                                    0.000  3367.003 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           1.612  3368.615    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  3365.190 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  3366.915    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3367.006 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        1.481  3368.487    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X45Y94                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkeiab5qaek5a5zcedpyum15rja/C
                         clock pessimism              0.000  3368.487    
                         clock uncertainty           -0.360  3368.127    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.429  3367.698    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdkeiab5qaek5a5zcedpyum15rja
  -------------------------------------------------------------------
                         required time                       3367.698    
                         arrival time                       -3372.579    
  -------------------------------------------------------------------
                         slack                                 -4.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbc/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_FinalDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_FinalDesign_clk_wiz_0_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.190ns (51.135%)  route 0.182ns (48.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.124     1.124    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        0.556     1.705    FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X44Y94                                                      r  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     1.846 r  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          0.182     2.028    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/resetn
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.049     2.077 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsaso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2i5gd/O
                         net (fo=1, routed)           0.000     2.077    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioh5tz5a5dsrd
    SLICE_X46Y94         FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbc/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_FinalDesign_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18                                    0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=1, routed)           0.864     0.864    FinalDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  FinalDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    FinalDesign_i/clk_wiz_0/inst/clk_out1_FinalDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  FinalDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1858, routed)        0.826     0.828    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/clk
    SLICE_X46Y94                                                      r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbc/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.360     1.188    
    SLICE_X46Y94         FDRE (Hold_fdre_C_D)         0.131     1.319    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdki2fj5seiscezx2rcbc
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.758    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_FinalDesign_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.969ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgqpyui/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0)
  Destination:            FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wpyq2daeyd2smdil2rcbx2kgnpyur5crud4fea/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.549%)  route 1.262ns (73.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81                                      0.000     0.000 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgqpyui/C
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsa2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdja4ic5wuhhaeyd2rcbx2kgqpyui/Q
                         net (fo=1, routed)           1.262     1.718    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsi2pxgzhumx0nx0152ioedzal40q22ataa[6]
    SLICE_X55Y103        FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wpyq2daeyd2smdil2rcbx2kgnpyur5crud4fea/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)       -0.047     6.687    FinalDesign_i/zed_hdmi_display/v_tc_0/U0/obsn2pxgzhumx0nx0152ioso3r34x1g4r4wmo4rvuze0r5cdo1zrthgplstjv434wpyq2daeyd2smdil2rcbx2kgnpyur5crud4fea
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                  4.969    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_FinalDesign_clk_wiz_0_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.361ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_FinalDesign_clk_wiz_0_0)
  Destination:            FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1)
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        2.326ns  (logic 0.715ns (30.736%)  route 1.611ns (69.264%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106                                     0.000     0.000 r  FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/C
    SLICE_X61Y106        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/Q
                         net (fo=2, routed)           0.826     1.245    FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3
    SLICE_X61Y105        LUT1 (Prop_lut1_I0_O)        0.296     1.541 r  FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/req_wr_dom_1_i_1/O
                         net (fo=1, routed)           0.785     2.326    FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/rd_to_wr_req
    SLICE_X61Y105        FDRE                                         r  FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X61Y105        FDRE (Setup_fdre_C_D)       -0.047     6.687    FinalDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                  4.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.001ns  (required time - arrival time)
  Source:                 FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.580ns (13.047%)  route 3.865ns (86.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 10.942 - 7.000 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.668     2.668    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.769 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        1.651     4.420    FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X44Y94                                                      r  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     4.876 r  FinalDesign_i/zed_hdmi_display/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=13, routed)          1.774     6.649    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aresetn
    SLICE_X32Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.773 f  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=136, routed)         2.092     8.865    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1
    SLICE_X21Y21         FDPE                                         f  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0                                          0.000     7.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           2.284     9.284    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.375 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        1.567    10.942    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X21Y21                                                      r  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/C
                         clock pessimism              0.394    11.336    
                         clock uncertainty           -0.111    11.225    
    SLICE_X21Y21         FDPE (Recov_fdpe_C_PRE)     -0.359    10.866    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  2.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.369%)  route 0.192ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.124     1.124    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.150 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        0.595     1.744    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X19Y45                                                      r  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.885 f  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.192     2.077    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/RST
    SLICE_X18Y47         FDPE                                         f  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  FinalDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.289     1.289    FinalDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.318 r  FinalDesign_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2586, routed)        0.866     2.184    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X18Y47                                                      r  FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.422     1.761    
    SLICE_X18Y47         FDPE (Remov_fdpe_C_PRE)     -0.071     1.690    FinalDesign_i/zed_hdmi_display/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.387    





