<profile>

<section name = "Vivado HLS Report for 'AXI_DMA_SLAVE'" level="0">
<item name = "Date">Wed Jun 12 19:03:36 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">ULTRA_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.950, 0.63</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">434, 8323090, 434, 8323090, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">65536, 8323072, 2, 1, 1, 65536 ~ 8323072, yes</column>
<column name="- Loop 2">416, 18560, 2, 1, 1, 416 ~ 18560, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 4, -, -</column>
<column name="Expression">-, -, 0, 196</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 8, 430, 2</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 256</column>
<column name="Register">-, -, 473, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 5, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ultra_mul_32s_32sbkb_U1">ultra_mul_32s_32sbkb, 0, 4, 215, 1</column>
<column name="ultra_mul_32s_32sbkb_U2">ultra_mul_32s_32sbkb, 0, 4, 215, 1</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ultra_mul_mul_16scud_U3">ultra_mul_mul_16scud, i0 * i0</column>
<column name="ultra_mul_mul_16scud_U4">ultra_mul_mul_16scud, i0 * i1</column>
<column name="ultra_mul_mul_16scud_U5">ultra_mul_mul_16scud, i0 * i1</column>
<column name="ultra_mul_mul_16scud_U6">ultra_mul_mul_16scud, i0 * i0</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="KER_bound_fu_140_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_6_fu_153_p2">+, 0, 0, 38, 31, 1</column>
<column name="i_s_fu_172_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="stream_in_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="stream_in_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="stream_in_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_189_fu_167_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_190_fu_148_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_s_fu_112_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state29_pp1_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">133, 29, 1, 29</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="i1_reg_85">9, 2, 31, 62</column>
<column name="i_reg_96">9, 2, 31, 62</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="stream_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stream_in_V_data_V_0_data_out">9, 2, 16, 32</column>
<column name="stream_in_V_data_V_0_state">15, 3, 2, 6</column>
<column name="stream_in_V_last_0_state">15, 3, 2, 6</column>
<column name="stream_out_V_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="IFM_bound_reg_304">32, 0, 32, 0</column>
<column name="KER_bound_reg_280">32, 0, 32, 0</column>
<column name="ap_CS_fsm">28, 0, 28, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="i1_reg_85">31, 0, 31, 0</column>
<column name="i_reg_96">31, 0, 31, 0</column>
<column name="lhs_V_4_reg_232">32, 0, 32, 0</column>
<column name="p_9_reg_275">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="stream_in_V_data_V_0_payload_A">16, 0, 16, 0</column>
<column name="stream_in_V_data_V_0_payload_B">16, 0, 16, 0</column>
<column name="stream_in_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="stream_in_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="stream_in_V_data_V_0_state">2, 0, 2, 0</column>
<column name="stream_in_V_last_0_state">2, 0, 2, 0</column>
<column name="tmp1_reg_294">32, 0, 32, 0</column>
<column name="tmp2_reg_299">32, 0, 32, 0</column>
<column name="tmp3_reg_265">32, 0, 32, 0</column>
<column name="tmp4_reg_270">32, 0, 32, 0</column>
<column name="tmp_189_reg_309">1, 0, 1, 0</column>
<column name="tmp_190_reg_285">1, 0, 1, 0</column>
<column name="tmp_data_V_1_reg_206">16, 0, 16, 0</column>
<column name="tmp_data_V_2_reg_211">16, 0, 16, 0</column>
<column name="tmp_data_V_3_reg_216">16, 0, 16, 0</column>
<column name="tmp_data_V_4_reg_222">16, 0, 16, 0</column>
<column name="tmp_data_V_5_reg_227">16, 0, 16, 0</column>
<column name="tmp_s_reg_202">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="stream_in_TDATA">in, 16, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in_TVALID">in, 1, axis, stream_in_V_last, pointer</column>
<column name="stream_in_TREADY">out, 1, axis, stream_in_V_last, pointer</column>
<column name="stream_in_TLAST">in, 1, axis, stream_in_V_last, pointer</column>
<column name="stream_out_V_V_din">out, 16, ap_fifo, stream_out_V_V, pointer</column>
<column name="stream_out_V_V_full_n">in, 1, ap_fifo, stream_out_V_V, pointer</column>
<column name="stream_out_V_V_write">out, 1, ap_fifo, stream_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
