5 18 1fd81 4 12 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param10.5.vcd) 2 -o (param10.5.cdd) 2 -v (param10.5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param10.5.v 1 16 1 
1 car 1 0 c0000 1 0 31 0 32 17 6 0 0 0 0 0
3 0 foo "main.a" 0 param10.5.v 19 38 1 
2 1 26 26 26 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo_begin
2 2 32 32 32 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 2 23 60011 1 0 1 0 2 17 3 3 0 0 0 0
1 c 3 24 1070011 1 0 31 0 32 17 0 ffffffff 0 2 0 0
1 bar 4 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 foo.foo_begin "main.a.foo_begin" 0 param10.5.v 26 30 1 
2 3 29 29 29 50008 1 0 21004 0 0 1 16 0 0
2 4 29 29 29 10001 0 1 1410 0 0 5 1 a
2 5 29 29 29 10008 1 37 16 3 4
1 a 5 28 1070011 1 0 4 0 5 17 0 1f 0 0 0 0
1 car 6 0 c0000 1 0 31 0 32 17 5 0 0 0 0 0
4 5 11 0 0 5
3 1 foo.u$0 "main.a.u$0" 0 param10.5.v 32 36 1 
2 6 33 33 33 c000c 1 0 1004 0 0 32 48 0 0
2 7 33 33 33 80008 0 1 1410 0 0 32 1 c
2 8 33 33 33 8000c 1 37 16 6 7
2 9 34 34 34 20002 1 0 1008 0 0 32 48 5 0
2 10 34 34 34 10002 2 2c 900a 9 0 32 18 0 ffffffff 0 0 0 0
2 11 35 35 35 c000e 1 32 1008 0 0 32 1 bar
2 12 35 35 35 80008 0 1 1410 0 0 32 1 c
2 13 35 35 35 8000e 1 37 1a 11 12
4 8 11 10 10 8
4 10 0 13 0 8
4 13 0 0 0 8
3 0 foo "main.b" 0 param10.5.v 19 38 1 
2 14 26 26 26 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo_begin
2 15 32 32 32 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 7 23 60011 1 0 2 0 3 17 7 7 0 0 0 0
1 c 8 24 1070011 1 0 31 0 32 17 0 ffffffff 0 3 0 0
1 bar 9 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
4 14 1 0 0 14
4 15 1 0 0 15
3 1 foo.foo_begin "main.b.foo_begin" 0 param10.5.v 26 30 1 
2 16 29 29 29 50008 1 0 21004 0 0 1 16 0 0
2 17 29 29 29 10001 0 1 1410 0 0 4 1 a
2 18 29 29 29 10008 1 37 16 16 17
1 a 10 28 1070011 1 0 3 0 4 17 0 f 0 0 0 0
1 car 11 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
4 18 11 0 0 18
3 1 foo.u$0 "main.b.u$0" 0 param10.5.v 32 36 1 
2 19 33 33 33 c000c 1 0 1004 0 0 32 48 0 0
2 20 33 33 33 80008 0 1 1410 0 0 32 1 c
2 21 33 33 33 8000c 1 37 16 19 20
2 22 34 34 34 20002 1 0 1008 0 0 32 48 5 0
2 23 34 34 34 10002 2 2c 900a 22 0 32 18 0 ffffffff 0 0 0 0
2 24 35 35 35 c000e 1 32 1008 0 0 32 1 bar
2 25 35 35 35 80008 0 1 1410 0 0 32 1 c
2 26 35 35 35 8000e 1 37 1a 24 25
4 21 11 23 23 21
4 23 0 26 0 21
4 26 0 0 0 21
3 0 foo "main.c" 0 param10.5.v 19 38 1 
2 27 26 26 26 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo_begin
2 28 32 32 32 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 12 23 60011 1 0 0 0 1 17 1 1 0 0 0 0
1 c 13 24 1070011 1 0 31 0 32 17 0 ffffffff 0 1 0 0
1 bar 14 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 27 1 0 0 27
4 28 1 0 0 28
3 1 foo.foo_begin "main.c.foo_begin" 0 param10.5.v 26 30 1 
2 29 29 29 29 50008 1 0 21004 0 0 1 16 0 0
2 30 29 29 29 10001 0 1 1410 0 0 6 1 a
2 31 29 29 29 10008 1 37 16 29 30
1 a 15 28 1070011 1 0 5 0 6 17 0 3f 0 0 0 0
1 car 16 0 c0000 1 0 31 0 32 17 6 0 0 0 0 0
4 31 11 0 0 31
3 1 foo.u$0 "main.c.u$0" 0 param10.5.v 32 36 1 
2 32 33 33 33 c000c 1 0 1004 0 0 32 48 0 0
2 33 33 33 33 80008 0 1 1410 0 0 32 1 c
2 34 33 33 33 8000c 1 37 16 32 33
2 35 34 34 34 20002 1 0 1008 0 0 32 48 5 0
2 36 34 34 34 10002 2 2c 900a 35 0 32 18 0 ffffffff 0 0 0 0
2 37 35 35 35 c000e 1 32 1008 0 0 32 1 bar
2 38 35 35 35 80008 0 1 1410 0 0 32 1 c
2 39 35 35 35 8000e 1 37 1a 37 38
4 34 11 36 36 34
4 36 0 39 0 34
4 39 0 0 0 34
3 1 main.u$0 "main.u$0" 0 param10.5.v 7 14 1 
