ARM GAS  /tmp/ccYLPGra.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB72:
  26              		.file 1 "Core/Src/stm32l1xx_hal_msp.c"
   1:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l1xx_hal_msp.c **** /**
   3:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l1xx_hal_msp.c ****   * @file         stm32l1xx_hal_msp.c
   5:Core/Src/stm32l1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l1xx_hal_msp.c ****   *
  10:Core/Src/stm32l1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l1xx_hal_msp.c ****   *
  13:Core/Src/stm32l1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l1xx_hal_msp.c ****   *
  17:Core/Src/stm32l1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l1xx_hal_msp.c ****   */
  19:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l1xx_hal_msp.c **** 
  21:Core/Src/stm32l1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l1xx_hal_msp.c **** 
  25:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l1xx_hal_msp.c **** 
  27:Core/Src/stm32l1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l1xx_hal_msp.c **** 
  30:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32l1xx_hal_msp.c **** 
  32:Core/Src/stm32l1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /tmp/ccYLPGra.s 			page 2


  33:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l1xx_hal_msp.c **** 
  35:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l1xx_hal_msp.c **** 
  37:Core/Src/stm32l1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l1xx_hal_msp.c **** 
  40:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l1xx_hal_msp.c **** 
  42:Core/Src/stm32l1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l1xx_hal_msp.c **** 
  45:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l1xx_hal_msp.c **** 
  47:Core/Src/stm32l1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l1xx_hal_msp.c **** 
  50:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l1xx_hal_msp.c **** 
  52:Core/Src/stm32l1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l1xx_hal_msp.c **** 
  55:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l1xx_hal_msp.c **** 
  57:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l1xx_hal_msp.c **** 
  59:Core/Src/stm32l1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l1xx_hal_msp.c **** /**
  61:Core/Src/stm32l1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l1xx_hal_msp.c ****   */
  63:Core/Src/stm32l1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 84B0     		sub	sp, sp, #16
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l1xx_hal_msp.c **** 
  67:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l1xx_hal_msp.c **** 
  69:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_COMP_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 69 3 view .LVU2
  38              		.loc 1 69 3 view .LVU3
  39 0002 0F4B     		ldr	r3, .L3
  40 0004 5A6A     		ldr	r2, [r3, #36]
  41 0006 42F00042 		orr	r2, r2, #-2147483648
  42 000a 5A62     		str	r2, [r3, #36]
  43              		.loc 1 69 3 view .LVU4
  44 000c 5A6A     		ldr	r2, [r3, #36]
  45 000e 02F00042 		and	r2, r2, #-2147483648
  46 0012 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/ccYLPGra.s 			page 3


  47              		.loc 1 69 3 view .LVU5
  48 0014 019A     		ldr	r2, [sp, #4]
  49              	.LBE2:
  50              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  51              		.loc 1 70 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 70 3 view .LVU8
  54              		.loc 1 70 3 view .LVU9
  55 0016 1A6A     		ldr	r2, [r3, #32]
  56 0018 42F00102 		orr	r2, r2, #1
  57 001c 1A62     		str	r2, [r3, #32]
  58              		.loc 1 70 3 view .LVU10
  59 001e 1A6A     		ldr	r2, [r3, #32]
  60 0020 02F00102 		and	r2, r2, #1
  61 0024 0292     		str	r2, [sp, #8]
  62              		.loc 1 70 3 view .LVU11
  63 0026 029A     		ldr	r2, [sp, #8]
  64              	.LBE3:
  65              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32l1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  66              		.loc 1 71 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 71 3 view .LVU14
  69              		.loc 1 71 3 view .LVU15
  70 0028 5A6A     		ldr	r2, [r3, #36]
  71 002a 42F08052 		orr	r2, r2, #268435456
  72 002e 5A62     		str	r2, [r3, #36]
  73              		.loc 1 71 3 view .LVU16
  74 0030 5B6A     		ldr	r3, [r3, #36]
  75 0032 03F08053 		and	r3, r3, #268435456
  76 0036 0393     		str	r3, [sp, #12]
  77              		.loc 1 71 3 view .LVU17
  78 0038 039B     		ldr	r3, [sp, #12]
  79              	.LBE4:
  80              		.loc 1 71 3 view .LVU18
  72:Core/Src/stm32l1xx_hal_msp.c **** 
  73:Core/Src/stm32l1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32l1xx_hal_msp.c **** 
  75:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32l1xx_hal_msp.c **** 
  77:Core/Src/stm32l1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32l1xx_hal_msp.c **** }
  81              		.loc 1 78 1 is_stmt 0 view .LVU19
  82 003a 04B0     		add	sp, sp, #16
  83              	.LCFI1:
  84              		.cfi_def_cfa_offset 0
  85              		@ sp needed
  86 003c 7047     		bx	lr
  87              	.L4:
  88 003e 00BF     		.align	2
  89              	.L3:
  90 0040 00380240 		.word	1073887232
  91              		.cfi_endproc
  92              	.LFE72:
  94              		.text
  95              	.Letext0:
ARM GAS  /tmp/ccYLPGra.s 			page 4


  96              		.file 2 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_de
  97              		.file 3 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint
  98              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xc.h"
ARM GAS  /tmp/ccYLPGra.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l1xx_hal_msp.c
     /tmp/ccYLPGra.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccYLPGra.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccYLPGra.s:90     .text.HAL_MspInit:0000000000000040 $d

NO UNDEFINED SYMBOLS
