
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101177                       # Number of seconds simulated
sim_ticks                                101177351763                       # Number of ticks simulated
final_tick                               627364336527                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174961                       # Simulator instruction rate (inst/s)
host_op_rate                                   218741                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1999803                       # Simulator tick rate (ticks/s)
host_mem_usage                               67337208                       # Number of bytes of host memory used
host_seconds                                 50593.67                       # Real time elapsed on the host
sim_insts                                  8851899810                       # Number of instructions simulated
sim_ops                                   11066893818                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       960384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2585728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2966272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1271552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1778816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2987264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1750912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       977152                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15317632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5588480                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5588480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7503                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20201                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        23174                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9934                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        23338                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13679                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         7634                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                119669                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           43660                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                43660                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9492085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25556391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29317549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51869                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12567556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17581168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        50604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     29525027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        46809                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17305375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9657814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               151393881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49339                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51869                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        50604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        46809                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             390918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55234496                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55234496                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55234496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9492085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25556391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29317549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12567556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17581168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        50604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     29525027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        46809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17305375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9657814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              206628377                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               242631540                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22054202                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18362168                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2001838                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8503752                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8085816                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373121                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93063                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191900573                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120958884                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22054202                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10458937                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25219672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5567344                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6054600                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11913895                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1913705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    226722150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.655623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.030896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       201502478     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547166      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1955086      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3093304      1.36%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1307859      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1686280      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1951870      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          891802      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12786305      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    226722150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090896                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498529                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190771841                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7291738                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25100002                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11806                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3546761                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3357023                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147846633                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2245                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3546761                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190964794                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         618234                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6134651                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24918998                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       538708                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146937299                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          143                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77310                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       376405                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205216341                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683338468                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683338468                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33329807                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35732                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18684                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1895949                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13745884                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7198241                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80910                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1631305                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143453109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137707098                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126115                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17281309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35048996                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1470                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    226722150                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607383                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328063                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    168366726     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26618218     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10884226      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6095799      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8264999      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2537961      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2501945      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1346648      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       105628      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    226722150                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         938953     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127636     10.73%     89.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122836     10.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116011356     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883291      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12619271      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7176133      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137707098                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567556                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1189425                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008637                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    503451885                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160770943                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134119853                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138896523                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101985                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2573950                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          667                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        98905                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3546761                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         470534                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59662                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143488977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       111973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13745884                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7198241                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18685                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         52284                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          667                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1185530                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1123738                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2309268                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135304002                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12415188                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2403095                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19590694                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138028                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7175506                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557652                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134120310                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134119853                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80368454                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215859760                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552772                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372318                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20266257                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018996                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    223175389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.552137                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372613                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    171024054     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26429593     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9592962      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4782975      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4373904      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1838018      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816113      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865681      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2452089      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    223175389                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2452089                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364212160                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290525921                       # The number of ROB writes
system.switch_cpus0.timesIdled                2906524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15909390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.426315                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.426315                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412148                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412148                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608828267                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187412675                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136754002                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus1.numCycles               242631540                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19763556                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16160256                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1927852                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8370993                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7821530                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2035798                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85845                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191921199                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             112075439                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19763556                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9857328                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23504022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5577879                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3247571                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11797273                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1943804                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    222280336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198776314     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1276473      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2016295      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3196289      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1336359      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1502789      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1580071      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1034081      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11561665      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    222280336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081455                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.461916                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190212263                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4970410                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23431077                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        59518                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3607066                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3243170                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          453                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136887188                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2964                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3607066                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190489525                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1589872                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2582134                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23217087                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       794650                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136811809                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        18026                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        236117                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       298355                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        26895                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    189921609                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    636437470                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    636437470                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162391670                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27529928                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34874                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19171                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2428093                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13047989                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7011582                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       212285                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1591016                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136627842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34975                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129406010                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       159131                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17188710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38096718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3307                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    222280336                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582175                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273810                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167709418     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21904969      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11981701      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8160217      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7631372      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2207107      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1702723      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       583005      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       399824      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    222280336                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          30205     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         93393     38.63%     51.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118167     48.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108401464     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2043410      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15701      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11966865      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6978570      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129406010                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533344                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             241765                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001868                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    481493252                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    153852968                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127335863                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129647775                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       390929                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2329937                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          319                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1466                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       198009                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8058                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3607066                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1096643                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       116102                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136662958                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52569                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13047989                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7011582                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19157                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85851                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1466                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1129048                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1096591                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2225639                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127573819                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11254581                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1832191                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18231624                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17954261                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6977043                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525792                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127336869                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127335863                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74449566                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        194491995                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524812                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382790                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95388375                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116921899                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19741249                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1968912                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218673270                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534688                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388243                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171202113     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22988467     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8953087      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4822047      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3614992      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2015778      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1240347      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1111335      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2725104      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218673270                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95388375                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116921899                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17531616                       # Number of memory references committed
system.switch_cpus1.commit.loads             10718043                       # Number of loads committed
system.switch_cpus1.commit.membars              15800                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16783607                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105355428                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2375266                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2725104                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           352610677                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          276933565                       # The number of ROB writes
system.switch_cpus1.timesIdled                3089460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20351204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95388375                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116921899                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95388375                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.543618                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.543618                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.393141                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.393141                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       575324339                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      176504618                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127672101                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31638                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               242631540                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18933592                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17083937                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       995879                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7380083                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         6779347                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1048107                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        44145                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    200852884                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             119149218                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18933592                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      7827454                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23563507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3112974                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4432086                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11530650                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1001137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230940651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.933398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207377144     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          841189      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1719727      0.74%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          719534      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3921953      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3484629      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          681859      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1412803      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10781813      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230940651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078034                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491071                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199772032                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5525042                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23477145                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        74757                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2091670                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1662380                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          504                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     139720782                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2744                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2091670                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       199971116                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3869707                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1024720                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23363641                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       619792                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     139649141                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          137                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        263496                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       225200                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4021                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    163952416                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    657807455                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    657807455                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    145577164                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        18375246                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16217                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8186                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1565290                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     32966509                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     16681280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       151514                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       805592                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         139380228                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16267                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        134106191                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        67256                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     10609334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     25310447                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230940651                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580695                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.378259                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    183317889     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14239418      6.17%     85.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11709888      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5059146      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6410710      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6221163      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3530288      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       278016      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       174133      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230940651                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         338885     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2648849     86.43%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        76850      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     84121943     62.73%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1170679      0.87%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8030      0.01%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     32161017     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     16644522     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     134106191                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.552715                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3064584                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022852                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    502284873                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    150009245                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132967656                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137170775                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       240865                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1254650                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          535                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3428                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100349                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        11874                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2091670                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3523919                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       172671                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    139396571                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1369                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     32966509                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     16681280                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8187                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        117793                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           76                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3428                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       582756                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       584188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1166944                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133168269                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     32051869                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       937922                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   76                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            48694924                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17448099                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          16643055                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.548850                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132971849                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132967656                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         71802314                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        141432225                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548023                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507680                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108055708                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126983020                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     12427040                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16185                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1017812                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    228848981                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554877                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378639                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    182827443     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16771991      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7878939      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7792965      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2119490      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      9073985      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       676411      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       494151      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1213606      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    228848981                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108055708                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126983020                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              48292782                       # Number of memory references committed
system.switch_cpus2.commit.loads             31711856                       # Number of loads committed
system.switch_cpus2.commit.membars               8080                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16768829                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112918241                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1229904                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1213606                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           367045110                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          280912036                       # The number of ROB writes
system.switch_cpus2.timesIdled                4411066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               11690889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108055708                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126983020                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108055708                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.245430                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.245430                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.445349                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.445349                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       658392414                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      154410770                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      166420693                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16160                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus3.numCycles               242631540                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20076903                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16426862                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1960708                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8208395                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7893047                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2075821                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89203                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    193339270                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             112310601                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20076903                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9968868                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23432687                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5358843                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4173575                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11828431                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1962693                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    224318160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.614794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       200885473     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1088717      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1729552      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2352006      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2415406      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2044875      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1144878      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1707701      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10949552      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    224318160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082746                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.462885                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       191373361                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6156184                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23390989                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25370                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3372255                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3305531                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     137805472                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1984                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3372255                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       191893347                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1297792                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3658191                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22902931                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1193641                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     137761591                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          150                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        162568                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       520632                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    192247390                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    640888553                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    640888553                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166670476                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25576870                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34029                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17644                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          3573237                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12883830                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6989858                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        82423                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1666216                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         137606503                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        130676466                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17966                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15212221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36445556                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    224318160                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582550                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273421                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    169024427     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22739364     10.14%     85.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11508050      5.13%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8695249      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6830039      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2757929      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1737303      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       904756      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       121043      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    224318160                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          25045     11.54%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         79549     36.67%     48.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       112356     51.79%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109902814     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1952745      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16382      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11836775      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6967750      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     130676466                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538580                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             216950                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    485906006                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    152853407                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128717868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     130893416                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       264628                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2056155                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          534                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       101562                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3372255                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1026304                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       116517                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    137640791                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        10384                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12883830                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6989858                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17647                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         98799                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          534                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1141255                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1101614                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2242869                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    128873186                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11136572                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1803278                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18104051                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18311352                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6967479                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531148                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128718081                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128717868                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         73885952                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        199090846                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530508                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371117                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97158002                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119551920                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18088870                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33046                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1985483                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    220945905                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541091                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.390022                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    171906219     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24306705     11.00%     88.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9180686      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4378255      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3689061      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2116428      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1850301      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       837112      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2681138      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    220945905                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97158002                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119551920                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17715968                       # Number of memory references committed
system.switch_cpus3.commit.loads             10827672                       # Number of loads committed
system.switch_cpus3.commit.membars              16486                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17239451                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107714960                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2461834                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2681138                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           355904881                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          278653924                       # The number of ROB writes
system.switch_cpus3.timesIdled                2928131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18313380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97158002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119551920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97158002                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.497288                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.497288                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400434                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400434                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       580023765                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179305248                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      127757113                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33016                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus4.numCycles               242631540                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19823048                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16259380                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1945928                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8302936                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7753952                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2035559                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        87698                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    189314946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             112611331                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19823048                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9789511                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24781863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5508899                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5743927                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11661448                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1930079                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    223373716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.967601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       198591853     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2686815      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3118042      1.40%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1711119      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1961803      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1086492      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          737855      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1915141      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11564596      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    223373716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081700                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464125                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       187780577                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7307498                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24573079                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       197712                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3514848                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3214157                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18132                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     137463500                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        89455                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3514848                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       188082069                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2794357                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      3669658                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24481542                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       831240                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     137379282                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          222                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        213695                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       386186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    190963930                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    639613861                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    639613861                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    163217492                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        27746438                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36033                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20097                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2218124                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13112421                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7142326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       188450                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1578455                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         137179975                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36114                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        129718362                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       179121                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17012588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     39186310                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4053                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    223373716                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580723                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270061                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    168702141     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22001090      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11821411      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8170234      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7141606      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3651245      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       888888      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       569037      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       428064      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    223373716                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          35550     12.72%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.72% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        118269     42.30%     55.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       125757     44.98%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    108591519     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2026089      1.56%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15895      0.01%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11993062      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7091797      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     129718362                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534631                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             279576                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    483269137                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    154229887                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    127563194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     129997938                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       327548                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2297386                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          808                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1211                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       144847                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         7947                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3514848                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2313955                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       145082                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    137216210                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        49269                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13112421                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7142326                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20103                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        103070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1211                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1131758                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1088159                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2219917                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    127798999                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11264827                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1919363                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  121                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18354970                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17888144                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7090143                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526720                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             127565373                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            127563194                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         75828059                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        198551892                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525749                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381905                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     95845841                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    117591263                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19626267                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        32061                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1957011                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    219858868                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534849                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.353823                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    171820934     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22275634     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9334495      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5611584      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3882862      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2512695      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1300371      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1047606      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2072687      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    219858868                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     95845841                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     117591263                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17812514                       # Number of memory references committed
system.switch_cpus4.commit.loads             10815035                       # Number of loads committed
system.switch_cpus4.commit.membars              15996                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16829274                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        106013303                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2392402                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2072687                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           355003061                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          277949979                       # The number of ROB writes
system.switch_cpus4.timesIdled                2901192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               19257824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           95845841                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            117591263                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     95845841                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.531477                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.531477                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395026                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395026                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       576525264                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      177063971                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      128304539                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32030                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               242631540                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18941344                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17091324                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       992174                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7137316                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6774470                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1048529                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        44020                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    200836493                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             119212967                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18941344                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7822999                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23568987                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3108161                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4452704                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11526730                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       997468                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    230949398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.605564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.933965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       207380411     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          839346      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1718359      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          721133      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3921470      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3482819      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          677541      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1416553      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10791766      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    230949398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078066                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.491333                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       199754304                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5546936                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23482945                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        74502                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2090706                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1662852                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          508                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     139790266                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2809                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2090706                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       199954660                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3892525                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1022411                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23367924                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       621167                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     139718635                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           92                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        263168                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       226452                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3167                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    164020631                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    658136267                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    658136267                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    145656263                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        18364279                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16226                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8189                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1570628                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     32980298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     16689653                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       151618                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       807154                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         139450141                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16278                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        134159126                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        68055                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     10633257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     25415413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           81                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    230949398                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.580903                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.378604                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    183324322     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14225986      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11711483      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5062767      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6414825      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6224113      2.70%     98.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3533794      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       277620      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       174488      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    230949398                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         339372     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2650525     86.43%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        76869      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     84147270     62.72%     62.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1172053      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8035      0.01%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     32178249     23.99%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     16653519     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     134159126                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.552934                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3066766                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022859                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    502402471                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    150103096                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    133019484                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     137225892                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       240923                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1250745                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          544                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3431                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        99463                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        11888                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2090706                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3547894                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       173244                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    139466497                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     32980298                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     16689653                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8192                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        118354                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           76                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3431                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       579790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       584304                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1164094                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    133221602                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     32069038                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       937524                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   78                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            48721196                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17455296                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          16652158                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.549070                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             133023764                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            133019484                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         71827948                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        141482382                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.548237                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507681                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    108115021                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    127052484                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     12427207                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1013959                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    228858692                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.555157                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379008                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    182816510     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     16777162      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7881913      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7798328      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2118761      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      9079671      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       676679      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       494305      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1215363      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    228858692                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    108115021                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     127052484                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              48319733                       # Number of memory references committed
system.switch_cpus5.commit.loads             31729547                       # Number of loads committed
system.switch_cpus5.commit.membars               8086                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16777924                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        112980005                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1230539                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1215363                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           367122695                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          281050383                       # The number of ROB writes
system.switch_cpus5.timesIdled                4407920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               11682142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          108115021                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            127052484                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    108115021                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.244198                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.244198                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.445593                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.445593                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       658650854                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      154461539                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      166508697                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16172                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus6.numCycles               242631540                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19824916                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16255730                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1945144                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8289286                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7753154                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2037685                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        87709                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    189373887                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             112644768                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19824916                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9790839                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24788541                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5505618                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5772695                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11665081                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1929608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    223465444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.967628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198676903     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2688938      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3112135      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1712961      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1962603      0.88%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1087822      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          738553      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1916853      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11568676      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    223465444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081708                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.464263                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       187836191                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7339423                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24581252                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       196420                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3512156                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3219232                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18165                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     137518580                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        89770                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3512156                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       188136708                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2685426                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3812835                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24489461                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       828856                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     137434003                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          209                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        212646                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       385674                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    191026119                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    639885755                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    639885755                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    163298906                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27727213                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36401                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        20454                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2213920                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13122984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7149619                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       188800                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1583372                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         137238549                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36483                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        129793085                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       181636                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17004395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     39153280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4404                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    223465444                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580819                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270169                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    168769874     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22002723      9.85%     85.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11828959      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8175491      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7146413      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3656301      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       888697      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       569256      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       427730      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    223465444                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34762     12.38%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        119961     42.71%     55.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       126172     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    108646694     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2027307      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15903      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12003356      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7099825      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     129793085                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.534939                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             280895                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002164                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    483514145                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154280657                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    127633786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     130073980                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       328442                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2302542                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          790                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1233                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       148626                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7951                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3512156                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2209428                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       141911                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    137275146                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        49916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13122984                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7149619                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20460                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        100271                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1233                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1129836                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1088958                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2218794                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    127873215                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11271828                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1919870                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  114                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18370051                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17898826                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7098223                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527026                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             127635940                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            127633786                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75861908                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        198661668                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526040                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381865                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     95893735                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    117649944                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19626503                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32079                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1956342                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    219953288                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534886                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354006                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    171896893     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22282176     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9339716      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5612871      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3884270      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2512082      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1300951      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1048105      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2076224      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    219953288                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     95893735                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     117649944                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17821435                       # Number of memory references committed
system.switch_cpus6.commit.loads             10820442                       # Number of loads committed
system.switch_cpus6.commit.membars              16004                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16837662                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        106066213                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2393593                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2076224                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           355152861                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          278065131                       # The number of ROB writes
system.switch_cpus6.timesIdled                2901898                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               19166096                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           95893735                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            117649944                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     95893735                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.530213                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.530213                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395224                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395224                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       576845425                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      177151500                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      128348198                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32050                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus7.numCycles               242631540                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        22057795                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     18365362                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1999794                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8511032                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8084783                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2372971                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        93128                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    191892891                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             120988361                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           22057795                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10457754                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             25222627                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5559011                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6100489                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11911607                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1911324                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    226757074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.655618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.030911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       201534447     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1546830      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1955608      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3094450      1.36%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1307124      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1685285      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1952675      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          891581      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12789074      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    226757074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090911                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498651                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       190760300                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7341948                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         25102448                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        11850                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3540526                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3357221                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          541                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     147864308                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2606                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3540526                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       190955040                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         619290                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      6179646                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         24919861                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       542707                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     146948289                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          164                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         77674                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       379263                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    205244444                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    683388380                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    683388380                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171956909                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        33287503                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35757                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18702                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1911212                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13737285                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7199854                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        81349                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1627522                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         143465792                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35888                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        137737565                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       125067                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17246264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     34942913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1485                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    226757074                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607423                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328120                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    168392106     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     26617333     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     10890413      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      6096142      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8268666      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2538180      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2500349      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1347758      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       106127      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    226757074                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         939567     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        126815     10.66%     89.67% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       122869     10.33%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    116038943     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1883767      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17054      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12619778      9.16%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7178023      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     137737565                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567682                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1189251                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008634                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    503546518                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    160748606                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    134155024                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     138926816                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       102583                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2560736                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          666                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        97587                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3540526                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         471368                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        59603                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    143501686                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       113269                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13737285                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7199854                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18703                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         52159                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          666                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1183868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1122860                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2306728                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    135338017                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     12418417                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2399544                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19595781                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19143774                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7177364                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557792                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             134155466                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            134155024                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         80394203                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        215905157                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552917                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372359                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    100040958                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    123273877                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20228321                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34403                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2016931                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    223216547                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.552261                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.372742                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    171045637     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26437273     11.84%     88.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9595887      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4789014      2.15%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4373307      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1840171      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1816555      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       865249      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2453454      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    223216547                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    100040958                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     123273877                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18278813                       # Number of memory references committed
system.switch_cpus7.commit.loads             11176546                       # Number of loads committed
system.switch_cpus7.commit.membars              17162                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17868275                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        110986634                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2545591                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2453454                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           364264589                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          290544974                       # The number of ROB writes
system.switch_cpus7.timesIdled                2903099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               15874466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          100040958                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            123273877                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    100040958                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.425322                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.425322                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.412316                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.412316                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       608989136                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      187465428                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      136788602                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         34374                       # number of misc regfile writes
system.l2.replacements                         119679                       # number of replacements
system.l2.tagsinuse                      32764.146025                       # Cycle average of tags in use
system.l2.total_refs                          2673700                       # Total number of references to valid blocks.
system.l2.sampled_refs                         152439                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.539475                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           242.340707                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.383358                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1497.227149                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.972232                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3543.590076                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.275956                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4594.753828                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.423507                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1995.387735                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.348701                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2743.642853                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.782232                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   4656.607633                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      7.226533                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   2712.914250                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.650046                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1514.850943                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            805.063070                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1442.803321                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1408.981817                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            916.653182                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1201.256830                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1368.435333                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1262.977105                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            793.597625                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000256                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.045692                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000274                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.108142                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000222                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.140221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000257                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.060894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000224                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.083729                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.142108                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000221                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.082792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.046230                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.024569                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.044031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.042999                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.027974                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.036659                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.041761                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.038543                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.024219                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999882                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        27680                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        49184                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        54205                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        29693                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        39910                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        54068                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        39974                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        27512                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  322237                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           126491                       # number of Writeback hits
system.l2.Writeback_hits::total                126491                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1137                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        27885                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        49313                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        54280                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        29843                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        40060                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        54143                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        40124                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        27715                       # number of demand (read+write) hits
system.l2.demand_hits::total                   323374                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        27885                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        49313                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        54280                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        29843                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        40060                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        54143                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        40124                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        27715                       # number of overall hits
system.l2.overall_hits::total                  323374                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7503                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        20201                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        23174                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9934                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        13892                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        23338                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        13673                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         7634                       # number of ReadReq misses
system.l2.ReadReq_misses::total                119658                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  11                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7503                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        20201                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        23174                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9934                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        13897                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        23338                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        13679                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         7634                       # number of demand (read+write) misses
system.l2.demand_misses::total                 119669                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7503                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        20201                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        23174                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9934                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        13897                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        23338                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        13679                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         7634                       # number of overall misses
system.l2.overall_misses::total                119669                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      6062327                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1238325194                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5922351                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3316678532                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5583417                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3776494115                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6065319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1631574681                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5522057                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2296798247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6112902                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   3805208033                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5699238                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2264433478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5534230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1257547289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     19633561410                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       835569                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       942294                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1777863                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      6062327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1238325194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5922351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3316678532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5583417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3776494115                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6065319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1631574681                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5522057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2297633816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6112902                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   3805208033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5699238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2265375772                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5534230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1257547289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19635339273                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      6062327                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1238325194                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5922351                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3316678532                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5583417                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3776494115                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6065319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1631574681                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5522057                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2297633816                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6112902                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   3805208033                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5699238                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2265375772                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5534230                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1257547289                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19635339273                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        35183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        69385                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        77379                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        39627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        53802                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        77406                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        53647                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        35146                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              441895                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       126491                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            126491                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           75                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          203                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1148                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        35388                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        69514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        77454                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        39777                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        53957                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        77481                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        53803                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        35349                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443043                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        35388                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        69514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        77454                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        39777                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        53957                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        77481                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        53803                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        35349                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443043                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.213256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.291144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.299487                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.250688                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.258206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.301501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.254870                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.217208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.270784                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.032258                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.038462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009582                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.212021                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.290603                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.299197                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.249742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.257557                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.301209                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.254242                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.215961                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.270107                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.212021                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.290603                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.299197                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.249742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.257557                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.301209                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.254242                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.215961                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.270107                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151558.175000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165044.008263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151855.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164183.878620                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 146932.026316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 162962.549193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 147934.609756                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 164241.461748                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153390.472222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165332.439318                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152822.550000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163047.734724                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 154033.459459                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165613.506765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 145637.631579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 164729.799450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164080.641578                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 167113.800000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       157049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 161623.909091                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151558.175000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165044.008263                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151855.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164183.878620                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 146932.026316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 162962.549193                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 147934.609756                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 164241.461748                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153390.472222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165333.080233                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152822.550000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163047.734724                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 154033.459459                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165609.750128                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 145637.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 164729.799450                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164080.415755                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151558.175000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165044.008263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151855.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164183.878620                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 146932.026316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 162962.549193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 147934.609756                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 164241.461748                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153390.472222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165333.080233                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152822.550000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163047.734724                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 154033.459459                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165609.750128                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 145637.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 164729.799450                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164080.415755                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                43660                       # number of writebacks
system.l2.writebacks::total                     43660                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7503                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        20201                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        23174                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9934                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        13892                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        23338                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        13673                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         7634                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           119658                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             11                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        20201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        23174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        13897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        23338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        13679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         7634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            119669                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        20201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        23174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        13897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        23338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        13679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         7634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           119669                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3737351                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    801360604                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3649843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2140136576                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3366643                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2427172838                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3678791                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1053016854                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3426857                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1487528347                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3784059                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2446368848                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3545127                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1467953934                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3321407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    812985804                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  12665033883                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       544807                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       591238                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1136045                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3737351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    801360604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3649843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2140136576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3366643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2427172838                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3678791                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1053016854                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3426857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1488073154                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3784059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2446368848                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3545127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1468545172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3321407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    812985804                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12666169928                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3737351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    801360604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3649843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2140136576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3366643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2427172838                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3678791                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1053016854                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3426857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1488073154                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3784059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2446368848                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3545127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1468545172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3321407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    812985804                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12666169928                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.213256                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.291144                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.299487                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.250688                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.258206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.301501                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.254870                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.217208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.270784                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.032258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009582                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.212021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.290603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.299197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.249742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.257557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.301209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.254242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.215961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.270107                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.212021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.290603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.299197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.249742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.257557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.301209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.254242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.215961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.270107                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93433.775000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106805.358390                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93585.717949                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105942.110589                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 88595.868421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 104736.896436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 89726.609756                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 106001.293940                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95190.472222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107078.055500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94601.475000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 104823.414517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 95814.243243                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107361.510568                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 87405.447368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106495.389573                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105843.603294                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 108961.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 98539.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103276.818182                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93433.775000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106805.358390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93585.717949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105942.110589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 88595.868421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 104736.896436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 89726.609756                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 106001.293940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95190.472222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107078.733108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94601.475000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 104823.414517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 95814.243243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107357.641056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 87405.447368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106495.389573                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105843.367355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93433.775000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106805.358390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93585.717949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105942.110589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 88595.868421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 104736.896436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 89726.609756                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 106001.293940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95190.472222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107078.733108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94601.475000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 104823.414517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 95814.243243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107357.641056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 87405.447368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106495.389573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105843.367355                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.442683                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011921939                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2036060.239437                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.442683                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066415                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.795581                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11913839                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11913839                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11913839                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11913839                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11913839                       # number of overall hits
system.cpu0.icache.overall_hits::total       11913839                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8600337                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8600337                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8600337                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8600337                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8600337                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8600337                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11913895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11913895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11913895                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11913895                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11913895                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11913895                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153577.446429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153577.446429                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153577.446429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153577.446429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153577.446429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153577.446429                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6716842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6716842                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6716842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6716842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6716842                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6716842                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159924.809524                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159924.809524                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159924.809524                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159924.809524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159924.809524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159924.809524                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35388                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163371009                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35644                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4583.408400                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.476989                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.523011                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912019                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087981                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9506480                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9506480                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062545                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062545                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18408                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18408                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16569025                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16569025                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16569025                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16569025                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90655                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90655                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2074                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2074                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92729                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92729                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92729                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92729                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8973346351                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8973346351                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    135903168                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    135903168                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9109249519                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9109249519                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9109249519                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9109249519                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597135                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597135                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16661754                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16661754                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16661754                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16661754                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009446                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009446                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000294                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000294                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005565                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005565                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005565                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005565                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98983.468656                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98983.468656                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 65527.081967                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65527.081967                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98235.174746                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98235.174746                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98235.174746                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98235.174746                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       197534                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 21948.222222                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8872                       # number of writebacks
system.cpu0.dcache.writebacks::total             8872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55472                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55472                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1869                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1869                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57341                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57341                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35183                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          205                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          205                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35388                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35388                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35388                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35388                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3135796420                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3135796420                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15307257                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15307257                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3151103677                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3151103677                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3151103677                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3151103677                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002124                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002124                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002124                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002124                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89128.170423                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89128.170423                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74669.546341                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74669.546341                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89044.412711                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89044.412711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89044.412711                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89044.412711                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               528.727199                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014464904                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1914084.724528                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.727199                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062063                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.847319                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11797223                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11797223                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11797223                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11797223                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11797223                       # number of overall hits
system.cpu1.icache.overall_hits::total       11797223                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7995699                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7995699                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7995699                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7995699                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7995699                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7995699                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11797273                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11797273                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11797273                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11797273                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11797273                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11797273                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159913.980000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159913.980000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159913.980000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159913.980000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159913.980000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159913.980000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6411809                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6411809                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6411809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6411809                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6411809                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6411809                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160295.225000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160295.225000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160295.225000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160295.225000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160295.225000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160295.225000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 69514                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180385973                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 69770                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2585.437480                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.100889                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.899111                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914457                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085543                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8184944                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8184944                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6780840                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6780840                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18962                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18962                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15819                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15819                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14965784                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14965784                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14965784                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14965784                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176309                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176309                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          772                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          772                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       177081                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177081                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       177081                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177081                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19764280364                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19764280364                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     65558004                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     65558004                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19829838368                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19829838368                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19829838368                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19829838368                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8361253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8361253                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6781612                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6781612                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15819                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15819                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15142865                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15142865                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15142865                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15142865                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021086                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021086                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000114                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000114                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011694                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011694                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011694                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011694                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112100.235178                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112100.235178                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84919.694301                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84919.694301                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111981.739249                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111981.739249                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111981.739249                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111981.739249                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12565                       # number of writebacks
system.cpu1.dcache.writebacks::total            12565                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       106924                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       106924                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          643                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          643                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       107567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       107567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       107567                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       107567                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        69385                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69385                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          129                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        69514                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        69514                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        69514                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        69514                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6772946206                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6772946206                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      8476863                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8476863                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6781423069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6781423069                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6781423069                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6781423069                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004591                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004591                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004591                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004591                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97613.982936                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97613.982936                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65712.116279                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65712.116279                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 97554.781325                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97554.781325                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 97554.781325                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97554.781325                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               578.197072                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1039245923                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1785645.915808                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.124783                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.072289                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059495                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.867103                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.926598                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11530602                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11530602                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11530602                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11530602                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11530602                       # number of overall hits
system.cpu2.icache.overall_hits::total       11530602                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7258648                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7258648                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7258648                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7258648                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7258648                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7258648                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11530650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11530650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11530650                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11530650                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11530650                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11530650                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151221.833333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151221.833333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151221.833333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151221.833333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151221.833333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151221.833333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6072086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6072086                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6072086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6072086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6072086                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6072086                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155694.512821                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155694.512821                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155694.512821                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155694.512821                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155694.512821                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155694.512821                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 77454                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               447569151                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 77710                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5759.479488                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.906834                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.093166                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437136                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562864                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     30253501                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       30253501                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     16564283                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16564283                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8097                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8097                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8080                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8080                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     46817784                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        46817784                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     46817784                       # number of overall hits
system.cpu2.dcache.overall_hits::total       46817784                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       270923                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       270923                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          249                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       271172                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        271172                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       271172                       # number of overall misses
system.cpu2.dcache.overall_misses::total       271172                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  29970826860                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  29970826860                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     22172906                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     22172906                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  29992999766                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  29992999766                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  29992999766                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  29992999766                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     30524424                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     30524424                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     16564532                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     16564532                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8080                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8080                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     47088956                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     47088956                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     47088956                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     47088956                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008876                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008876                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005759                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005759                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005759                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005759                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 110624.889212                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 110624.889212                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 89047.815261                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89047.815261                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 110605.076357                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 110605.076357                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 110605.076357                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 110605.076357                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23246                       # number of writebacks
system.cpu2.dcache.writebacks::total            23246                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       193544                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       193544                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          174                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       193718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       193718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       193718                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       193718                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        77379                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        77379                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           75                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        77454                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77454                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        77454                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77454                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7752340328                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7752340328                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5451338                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5451338                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7757791666                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7757791666                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7757791666                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7757791666                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001645                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001645                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001645                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001645                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100186.618178                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100186.618178                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 72684.506667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72684.506667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 100159.987425                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100159.987425                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 100159.987425                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100159.987425                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.123747                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1008740847                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947376.152510                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.123747                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067506                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828724                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11828376                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11828376                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11828376                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11828376                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11828376                       # number of overall hits
system.cpu3.icache.overall_hits::total       11828376                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8266629                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8266629                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8266629                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8266629                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8266629                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8266629                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11828431                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11828431                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11828431                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11828431                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11828431                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11828431                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 150302.345455                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 150302.345455                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 150302.345455                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 150302.345455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 150302.345455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 150302.345455                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6602731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6602731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6602731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6602731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6602731                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6602731                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 153551.883721                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 153551.883721                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 153551.883721                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 153551.883721                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 153551.883721                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 153551.883721                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39777                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165659263                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40033                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4138.067669                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.550206                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.449794                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912305                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087695                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8143949                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8143949                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6855691                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6855691                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17517                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17517                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16508                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16508                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14999640                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14999640                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14999640                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14999640                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       127282                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       127282                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          885                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          885                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       128167                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        128167                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       128167                       # number of overall misses
system.cpu3.dcache.overall_misses::total       128167                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  14580679177                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14580679177                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     75676864                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     75676864                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  14656356041                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14656356041                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  14656356041                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14656356041                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8271231                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8271231                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6856576                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6856576                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16508                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16508                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15127807                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15127807                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15127807                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15127807                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015389                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015389                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000129                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008472                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008472                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008472                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008472                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114554.133161                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114554.133161                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85510.580791                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85510.580791                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114353.585876                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114353.585876                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114353.585876                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114353.585876                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8668                       # number of writebacks
system.cpu3.dcache.writebacks::total             8668                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        87655                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        87655                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          735                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          735                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        88390                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        88390                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        88390                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        88390                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39627                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39627                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39777                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39777                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39777                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39777                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3688704598                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3688704598                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      9879101                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9879101                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3698583699                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3698583699                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3698583699                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3698583699                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002629                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002629                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93085.638529                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93085.638529                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65860.673333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65860.673333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92982.972547                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92982.972547                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92982.972547                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92982.972547                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.706900                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1009881149                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1945821.096339                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.706900                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.057223                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.829658                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11661404                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11661404                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11661404                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11661404                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11661404                       # number of overall hits
system.cpu4.icache.overall_hits::total       11661404                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6967744                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6967744                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6967744                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6967744                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6967744                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6967744                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11661448                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11661448                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11661448                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11661448                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11661448                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11661448                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 158357.818182                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 158357.818182                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 158357.818182                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 158357.818182                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 158357.818182                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 158357.818182                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6019902                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6019902                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6019902                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6019902                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6019902                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6019902                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 162700.054054                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 162700.054054                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 162700.054054                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 162700.054054                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 162700.054054                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 162700.054054                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 53957                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               171719848                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 54213                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3167.503145                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.596832                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.403168                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912488                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087512                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8220812                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8220812                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6959459                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6959459                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17184                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17184                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16015                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16015                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15180271                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15180271                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15180271                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15180271                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       184839                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       184839                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3724                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3724                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       188563                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        188563                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       188563                       # number of overall misses
system.cpu4.dcache.overall_misses::total       188563                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  22330230823                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  22330230823                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    472269663                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    472269663                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  22802500486                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  22802500486                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  22802500486                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  22802500486                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8405651                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8405651                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6963183                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6963183                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16015                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16015                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15368834                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15368834                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15368834                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15368834                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021990                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021990                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000535                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000535                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012269                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012269                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012269                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012269                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 120809.086951                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 120809.086951                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 126817.847207                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 126817.847207                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 120927.756166                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 120927.756166                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 120927.756166                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 120927.756166                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        21106                       # number of writebacks
system.cpu4.dcache.writebacks::total            21106                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       131037                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       131037                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         3569                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3569                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       134606                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       134606                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       134606                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       134606                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        53802                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        53802                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          155                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        53957                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        53957                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        53957                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        53957                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5084338504                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5084338504                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10760632                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10760632                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5095099136                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5095099136                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5095099136                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5095099136                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006401                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006401                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003511                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003511                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003511                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003511                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94500.920114                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94500.920114                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69423.432258                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69423.432258                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 94428.881072                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94428.881072                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 94428.881072                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94428.881072                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               579.780545                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1039241998                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1779523.969178                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.744424                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.036121                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060488                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868648                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.929135                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11526677                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11526677                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11526677                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11526677                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11526677                       # number of overall hits
system.cpu5.icache.overall_hits::total       11526677                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8738538                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8738538                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8738538                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8738538                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8738538                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8738538                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11526730                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11526730                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11526730                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11526730                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11526730                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11526730                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 164878.075472                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 164878.075472                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 164878.075472                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 164878.075472                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 164878.075472                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 164878.075472                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6883915                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6883915                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6883915                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6883915                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6883915                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6883915                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 167900.365854                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 167900.365854                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 167900.365854                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 167900.365854                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 167900.365854                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 167900.365854                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 77480                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               447594180                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 77736                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5757.875116                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.907029                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.092971                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437137                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562863                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     30269272                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       30269272                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     16573532                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      16573532                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8100                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8100                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8086                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8086                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     46842804                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        46842804                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     46842804                       # number of overall hits
system.cpu5.dcache.overall_hits::total       46842804                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       271622                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       271622                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          249                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       271871                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        271871                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       271871                       # number of overall misses
system.cpu5.dcache.overall_misses::total       271871                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  30057488741                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  30057488741                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     21709680                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     21709680                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  30079198421                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  30079198421                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  30079198421                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  30079198421                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     30540894                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     30540894                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     16573781                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     16573781                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8086                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8086                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     47114675                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     47114675                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     47114675                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     47114675                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008894                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008894                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005770                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005770                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005770                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005770                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 110659.257133                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 110659.257133                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87187.469880                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87187.469880                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 110637.759897                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 110637.759897                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 110637.759897                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 110637.759897                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        22166                       # number of writebacks
system.cpu5.dcache.writebacks::total            22166                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       194216                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       194216                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          174                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       194390                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       194390                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       194390                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       194390                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        77406                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        77406                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           75                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        77481                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        77481                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        77481                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        77481                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   7774945643                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   7774945643                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5251989                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5251989                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   7780197632                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   7780197632                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   7780197632                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   7780197632                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001645                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001645                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001645                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001645                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 100443.707762                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 100443.707762                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70026.520000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70026.520000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 100414.264555                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 100414.264555                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 100414.264555                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 100414.264555                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               518.098378                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1009884782                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1942086.119231                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.098378                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.057850                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.830286                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11665037                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11665037                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11665037                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11665037                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11665037                       # number of overall hits
system.cpu6.icache.overall_hits::total       11665037                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           44                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           44                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           44                       # number of overall misses
system.cpu6.icache.overall_misses::total           44                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7114331                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7114331                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7114331                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7114331                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7114331                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7114331                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11665081                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11665081                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11665081                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11665081                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11665081                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11665081                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 161689.340909                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 161689.340909                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 161689.340909                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 161689.340909                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 161689.340909                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 161689.340909                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6202952                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6202952                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6202952                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6202952                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6202952                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6202952                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 163235.578947                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 163235.578947                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 163235.578947                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 163235.578947                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 163235.578947                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 163235.578947                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 53803                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               171728383                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 54059                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3176.684419                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.642962                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.357038                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912668                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087332                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8225636                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8225636                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6962942                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6962942                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17402                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17402                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16025                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16025                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15188578                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15188578                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15188578                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15188578                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       184647                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       184647                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3735                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3735                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       188382                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        188382                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       188382                       # number of overall misses
system.cpu6.dcache.overall_misses::total       188382                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  22302085462                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  22302085462                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    470815396                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    470815396                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  22772900858                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  22772900858                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  22772900858                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  22772900858                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8410283                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8410283                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6966677                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6966677                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17402                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16025                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16025                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15376960                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15376960                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15376960                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15376960                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021955                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021955                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000536                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000536                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012251                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012251                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012251                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012251                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 120782.278954                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 120782.278954                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 126054.992236                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 126054.992236                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 120886.819643                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 120886.819643                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 120886.819643                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 120886.819643                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        46531                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets        46531                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        21466                       # number of writebacks
system.cpu6.dcache.writebacks::total            21466                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       131000                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       131000                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3579                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3579                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       134579                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       134579                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       134579                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       134579                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        53647                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        53647                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          156                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        53803                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        53803                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        53803                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        53803                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5054539988                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5054539988                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10896358                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10896358                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5065436346                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5065436346                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5065436346                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5065436346                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006379                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003499                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003499                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003499                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003499                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94218.502209                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 94218.502209                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 69848.448718                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69848.448718                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 94147.842053                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 94147.842053                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 94147.842053                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 94147.842053                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               494.523516                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1011919654                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2044282.129293                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    39.523516                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.063339                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.792506                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11911554                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11911554                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11911554                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11911554                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11911554                       # number of overall hits
system.cpu7.icache.overall_hits::total       11911554                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8087256                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8087256                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8087256                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8087256                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8087256                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8087256                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11911607                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11911607                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11911607                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11911607                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11911607                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11911607                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 152589.735849                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 152589.735849                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 152589.735849                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 152589.735849                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 152589.735849                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 152589.735849                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6311180                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6311180                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6311180                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6311180                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6311180                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6311180                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 157779.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 157779.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 157779.500000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 157779.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 157779.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 157779.500000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 35349                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               163375474                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 35605                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4588.554248                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.477130                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.522870                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912020                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087980                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9507965                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9507965                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7065498                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7065498                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18429                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18429                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17187                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17187                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     16573463                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        16573463                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     16573463                       # number of overall hits
system.cpu7.dcache.overall_hits::total       16573463                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        90681                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        90681                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2042                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2042                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        92723                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         92723                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        92723                       # number of overall misses
system.cpu7.dcache.overall_misses::total        92723                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   8990013341                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   8990013341                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    135444468                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    135444468                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   9125457809                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   9125457809                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   9125457809                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   9125457809                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9598646                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9598646                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7067540                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7067540                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17187                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17187                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16666186                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16666186                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16666186                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16666186                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009447                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009447                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000289                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000289                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005564                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005564                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005564                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005564                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 99138.886217                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 99138.886217                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 66329.318315                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 66329.318315                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 98416.334771                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 98416.334771                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 98416.334771                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 98416.334771                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        85707                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 21426.750000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8402                       # number of writebacks
system.cpu7.dcache.writebacks::total             8402                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        55535                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        55535                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         1839                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1839                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        57374                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        57374                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        57374                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        57374                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        35146                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        35146                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          203                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          203                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        35349                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        35349                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        35349                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        35349                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3143738463                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3143738463                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     15257355                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     15257355                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3158995818                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3158995818                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3158995818                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3158995818                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003662                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003662                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002121                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002121                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89447.973112                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89447.973112                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 75159.384236                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 75159.384236                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89365.917508                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89365.917508                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89365.917508                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89365.917508                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
