// Seed: 533502524
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5,
    output uwire id_6
);
  always
    if (id_2) id_1 = 1;
    else id_6 = id_0;
  time id_8 (
      1 - id_6,
      id_4,
      id_4,
      1 == id_2,
      id_3,
      id_4
  );
endmodule
module module_1 (
    input supply0   id_0,
    input wire void id_1
);
  assign id_3 = 1 ? 1 : id_1;
  module_0(
      id_3, id_3, id_1, id_0, id_3, id_3, id_3
  );
  wire id_4, id_5;
  assign id_3 = 1;
  assign id_4 = id_0;
  assign id_3 = 1;
endmodule : id_6
