RAM:2406CBD8 ; =============== S U B R O U T I N E =======================================
RAM:2406CBD8
RAM:2406CBD8
RAM:2406CBD8 lcd_init_2                              ; CODE XREF: lcd_master_init:l2p
RAM:2406CBD8                 LDR     R3, =lcd_type_code_or_smth
RAM:2406CBDC                 STMFD   SP!, {R4-R6,R8,LR}
RAM:2406CBE0                 MOV     R8, #1
RAM:2406CBE4                 SUB     SP, SP, #4
RAM:2406CBE8                 STRB    R8, [R3]
RAM:2406CBEC                 MOV     R0, R8
RAM:2406CBF0                 MOV     R5, 0x1000A000
RAM:2406CBF8                 BL      set_a000_enable_lcd_maybe
RAM:2406CBFC                 MOV     R0, R8
RAM:2406CC00                 BL      or_a00f
RAM:2406CC04                 LDRB    R3, [R5,#0x1B9]
RAM:2406CC08                 MOV     R4, 0xFFFFFF80
RAM:2406CC0C                 ORR     R3, R3, R4
RAM:2406CC10                 STRB    R3, [R5,#0x1B9]
RAM:2406CC14                 LDRB    R2, [R5,#0x1B1]
RAM:2406CC18                 MOV     R0, #0xA
RAM:2406CC1C                 AND     R2, R2, #0x7F
RAM:2406CC20                 STRB    R2, [R5,#0x1B1]
RAM:2406CC24                 BL      delay_base
RAM:2406CC28                 LDRB    R3, [R5,#0x1B1]
RAM:2406CC2C                 MOV     R0, #0x3E8
RAM:2406CC30                 ORR     R3, R3, R4
RAM:2406CC34                 STRB    R3, [R5,#0x1B1]
RAM:2406CC38                 BL      delay_base
RAM:2406CC3C                 MOV     R0, #7
RAM:2406CC40                 MOV     R1, #0x21
RAM:2406CC44                 BL      LCD_WriteReg
RAM:2406CC48                 MOV     R1, R8
RAM:2406CC4C                 MOV     R0, #0
RAM:2406CC50                 BL      LCD_WriteReg
RAM:2406CC54                 MOV     R0, #7
RAM:2406CC58                 MOV     R1, #0x23
RAM:2406CC5C                 BL      LCD_WriteReg
RAM:2406CC60                 MOV     R1, #0
RAM:2406CC64                 MOV     R0, #0x10
RAM:2406CC68                 BL      LCD_WriteReg
RAM:2406CC6C                 MOV     R0, #0x1E
RAM:2406CC70                 BL      delay_base
RAM:2406CC74                 MOV     R0, #7
RAM:2406CC78                 MOV     R1, #0x33
RAM:2406CC7C                 BL      LCD_WriteReg
RAM:2406CC80                 MOV     R1, 0x6030
RAM:2406CC88                 MOV     R0, #0x11
RAM:2406CC8C                 BL      LCD_WriteReg
RAM:2406CC90                 MOV     R0, #2
RAM:2406CC94                 MOV     R1, #0x600
RAM:2406CC98                 BL      LCD_WriteReg
RAM:2406CC9C                 MOV     R1, 0xA8AE
RAM:2406CCA4                 MOV     R0, #3
RAM:2406CCA8                 BL      LCD_WriteReg
RAM:2406CCAC                 MOV     R0, #0xC
RAM:2406CCB0                 MOV     R1, #6
RAM:2406CCB4                 BL      LCD_WriteReg
RAM:2406CCB8                 MOV     R0, #0xD
RAM:2406CCBC                 MOV     R1, R0
RAM:2406CCC0                 BL      LCD_WriteReg
RAM:2406CCC4                 MOV     R0, #0xE
RAM:2406CCC8                 MOV     R1, #0x3600
RAM:2406CCCC                 BL      LCD_WriteReg
RAM:2406CCD0                 MOV     R1, #0x2B00
RAM:2406CCD4                 MOV     R0, R8
RAM:2406CCD8                 ADD     R1, R1, #0x3F
RAM:2406CCDC                 BL      LCD_WriteReg
RAM:2406CCE0                 MOV     R0, #5
RAM:2406CCE4                 MOV     R1, #0
RAM:2406CCE8                 BL      LCD_WriteReg
RAM:2406CCEC                 MOV     R6, #0xEF00
RAM:2406CCF0                 MOV     R0, #6
RAM:2406CCF4                 MOV     R1, #0
RAM:2406CCF8                 BL      LCD_WriteReg
RAM:2406CCFC                 ADD     R1, R6, #0x1C
RAM:2406CD00                 MOV     R0, #0x16
RAM:2406CD04                 BL      LCD_WriteReg
RAM:2406CD08                 MOV     R0, #0x17
RAM:2406CD0C                 MOV     R1, #3
RAM:2406CD10                 BL      LCD_WriteReg
RAM:2406CD14                 MOV     R1, 0x233
RAM:2406CD1C                 MOV     R0, #7
RAM:2406CD20                 BL      LCD_WriteReg
RAM:2406CD24                 MOV     R0, #0xF
RAM:2406CD28                 MOV     R1, #0
RAM:2406CD2C                 BL      LCD_WriteReg
RAM:2406CD30                 MOV     R0, #0x1E
RAM:2406CD34                 MOV     R1, #0xB2
RAM:2406CD38                 BL      LCD_WriteReg
RAM:2406CD3C                 MOV     R0, #0x41
RAM:2406CD40                 MOV     R1, #0
RAM:2406CD44                 BL      LCD_WriteReg
RAM:2406CD48                 ADD     R4, R4, #0x1BC
RAM:2406CD4C                 MOV     R0, #0x42
RAM:2406CD50                 MOV     R1, #0
RAM:2406CD54                 BL      LCD_WriteReg
RAM:2406CD58                 ADD     R4, R4, #3
RAM:2406CD5C                 MOV     R0, #0x48
RAM:2406CD60                 MOV     R1, #0
RAM:2406CD64                 BL      LCD_WriteReg
RAM:2406CD68                 MOV     R1, R4
RAM:2406CD6C                 MOV     R0, #0x49
RAM:2406CD70                 BL      LCD_WriteReg
RAM:2406CD74                 MOV     R0, #0x4A
RAM:2406CD78                 MOV     R1, #0
RAM:2406CD7C                 BL      LCD_WriteReg
RAM:2406CD80                 MOV     R0, #0x4B
RAM:2406CD84                 MOV     R1, #0
RAM:2406CD88                 BL      LCD_WriteReg
RAM:2406CD8C                 MOV     R1, R6
RAM:2406CD90                 MOV     R0, #0x44
RAM:2406CD94                 BL      LCD_WriteReg
RAM:2406CD98                 MOV     R0, #0x4E
RAM:2406CD9C                 MOV     R1, #0
RAM:2406CDA0                 BL      LCD_WriteReg
RAM:2406CDA4                 MOV     R0, #0x4F
RAM:2406CDA8                 MOV     R1, #0
RAM:2406CDAC                 BL      LCD_WriteReg
RAM:2406CDB0                 MOV     R0, #0x45
RAM:2406CDB4                 MOV     R1, #0
RAM:2406CDB8                 BL      LCD_WriteReg
RAM:2406CDBC                 MOV     R1, R4
RAM:2406CDC0                 MOV     R0, #0x46
RAM:2406CDC4                 BL      LCD_WriteReg
RAM:2406CDC8                 MOV     R0, #0x23
RAM:2406CDCC                 MOV     R1, #0
RAM:2406CDD0                 BL      LCD_WriteReg
RAM:2406CDD4                 MOV     R1, #0
RAM:2406CDD8                 MOV     R0, #0x24
RAM:2406CDDC                 BL      LCD_WriteReg
RAM:2406CDE0                 MOV     R0, #0xC8
RAM:2406CDE4                 BL      delay_base
RAM:2406CDE8                 MOV     R0, #0x28
RAM:2406CDEC                 MOV     R1, #6
RAM:2406CDF0                 BL      LCD_WriteReg
RAM:2406CDF4                 MOV     R1, 0x12BE
RAM:2406CDFC                 MOV     R0, #0x2F
RAM:2406CE00                 BL      LCD_WriteReg
RAM:2406CE04                 MOV     R0, #0x30
RAM:2406CE08                 MOV     R1, #0
RAM:2406CE0C                 BL      LCD_WriteReg
RAM:2406CE10                 MOV     R1, 0x405
RAM:2406CE18                 MOV     R0, #0x31
RAM:2406CE1C                 BL      LCD_WriteReg
RAM:2406CE20                 MOV     R0, #0x32
RAM:2406CE24                 MOV     R1, #0
RAM:2406CE28                 BL      LCD_WriteReg
RAM:2406CE2C                 MOV     R0, #0x33
RAM:2406CE30                 MOV     R1, #7
RAM:2406CE34                 BL      LCD_WriteReg
RAM:2406CE38                 MOV     R0, #0x34
RAM:2406CE3C                 MOV     R1, #0x200
RAM:2406CE40                 BL      LCD_WriteReg
RAM:2406CE44                 MOV     R1, #0x300
RAM:2406CE48                 MOV     R4, #0x700
RAM:2406CE4C                 ADD     R1, R1, #3
RAM:2406CE50                 MOV     R0, #0x35
RAM:2406CE54                 BL      LCD_WriteReg
RAM:2406CE58                 ADD     R1, R4, #4
RAM:2406CE5C                 MOV     R0, #0x36
RAM:2406CE60                 BL      LCD_WriteReg
RAM:2406CE64                 MOV     R1, R4
RAM:2406CE68                 MOV     R0, #0x37
RAM:2406CE6C                 BL      LCD_WriteReg
RAM:2406CE70                 MOV     R1, R4
RAM:2406CE74                 MOV     R0, #0x3A
RAM:2406CE78                 BL      LCD_WriteReg
RAM:2406CE7C                 MOV     R0, #0x3B
RAM:2406CE80                 MOV     R1, #3
RAM:2406CE84                 BL      LCD_WriteReg
RAM:2406CE88                 MOV     R1, #0x154
RAM:2406CE8C                 ADD     R1, R1, R8
RAM:2406CE90                 MOV     R0, #0x2A
RAM:2406CE94                 BL      LCD_WriteReg
RAM:2406CE98                 MOV     R0, #0x22
RAM:2406CE9C                 BL      LCD_SetRegAddr
RAM:2406CEA0                 MOV     R2, #0x24
RAM:2406CEA4                 STRB    R2, [R5,#0x195]
RAM:2406CEA8                 LDRB    R3, [R5,#0x1B2]
RAM:2406CEAC                 BIC     R3, R3, #1
RAM:2406CEB0                 STRB    R3, [R5,#0x1B2]
RAM:2406CEB4                 LDRB    R2, [R5,#0x1BA]
RAM:2406CEB8                 ORR     R2, R2, R8
RAM:2406CEBC                 STRB    R2, [R5,#0x1BA]
RAM:2406CEC0                 LDRB    R3, [R5,#0x1B2]
RAM:2406CEC4                 LDR     R2, =gfx_magic_id
RAM:2406CEC8                 ORR     R3, R3, R8
RAM:2406CECC                 STRB    R3, [R5,#0x1B2]
RAM:2406CED0                 LDR     R0, [R2]
RAM:2406CED4                 BL      more_gfx_magic
RAM:2406CED8                 MOV     R0, #0
RAM:2406CEDC                 BL      set_a203_bit0_inv
RAM:2406CEE0                 LDR     R3, =fb_height
RAM:2406CEE4                 LDR     R12, =fb_param_b
RAM:2406CEE8                 LDR     R0, [R3]
RAM:2406CEEC                 LDR     R2, =fb_width
RAM:2406CEF0                 LDR     R3, =fb_param_a
RAM:2406CEF4                 LDR     R1, [R2]
RAM:2406CEF8                 LDR     R2, [R3]
RAM:2406CEFC                 LDR     R3, [R12]
RAM:2406CF00                 BL      set_fb_size_params
RAM:2406CF04                 MOV     R0, R8
RAM:2406CF08                 ADD     SP, SP, #4
RAM:2406CF0C                 LDMFD   SP!, {R4-R6,R8,LR}
RAM:2406CF10                 B       or_a00f
RAM:2406CF10 ; ---------------------------------------------------------------------------
RAM:2406CF14 off_2406CF14    DCD lcd_type_code_or_smth ; DATA XREF: lcd_init_2r
RAM:2406CF18 off_2406CF18    DCD gfx_magic_id        ; DATA XREF: lcd_init_2+2ECr
RAM:2406CF1C off_2406CF1C    DCD fb_height           ; DATA XREF: lcd_init_2+308r
RAM:2406CF20 off_2406CF20    DCD fb_param_b          ; DATA XREF: lcd_init_2+30Cr
RAM:2406CF24 off_2406CF24    DCD fb_width            ; DATA XREF: lcd_init_2+314r
RAM:2406CF28 off_2406CF28    DCD fb_param_a          ; DATA XREF: lcd_init_2+318r
RAM:2406CF28 ; End of function lcd_init_2
RAM:2406CF28
RAM:2406CF2C
RAM:2406CF2C ; =============== S U B R O U T I N E =======================================
RAM:2406CF2C
RAM:2406CF2C
RAM:2406CF2C lcd_init_1                              ; CODE XREF: lcd_master_init:l1p
RAM:2406CF2C                 LDR     R3, =lcd_type_code_or_smth
RAM:2406CF30                 MOV     R2, #2
RAM:2406CF34                 STMFD   SP!, {R4-R6,LR}
RAM:2406CF38                 MOV     R0, #1
RAM:2406CF3C                 STRB    R2, [R3]
RAM:2406CF40                 MOV     R5, 0x1000A000
RAM:2406CF48                 BL      set_a000_enable_lcd_maybe
RAM:2406CF4C                 MOV     R0, #1
RAM:2406CF50                 BL      or_a00f
RAM:2406CF54                 LDRB    R3, [R5,#0x1B9]
RAM:2406CF58                 MOV     R4, 0xFFFFFF80
RAM:2406CF5C                 ORR     R3, R3, R4
RAM:2406CF60                 STRB    R3, [R5,#0x1B9]
RAM:2406CF64                 LDRB    R2, [R5,#0x1B1]
RAM:2406CF68                 MOV     R0, #0xA
RAM:2406CF6C                 AND     R2, R2, #0x7F
RAM:2406CF70                 STRB    R2, [R5,#0x1B1]
RAM:2406CF74                 BL      delay_base
RAM:2406CF78                 LDRB    R3, [R5,#0x1B1]
RAM:2406CF7C                 MOV     R0, #0x3E8
RAM:2406CF80                 ORR     R3, R3, R4
RAM:2406CF84                 STRB    R3, [R5,#0x1B1]
RAM:2406CF88                 BL      delay_base
RAM:2406CF8C                 MOV     R0, #0
RAM:2406CF90                 MOV     R1, #1
RAM:2406CF94                 BL      LCD_WriteReg
RAM:2406CF98                 MOV     R0, #1
RAM:2406CF9C                 MOV     R1, #0x100
RAM:2406CFA0                 BL      LCD_WriteReg
RAM:2406CFA4                 MOV     R1, 0x1038
RAM:2406CFAC                 MOV     R0, #3
RAM:2406CFB0                 BL      LCD_WriteReg
RAM:2406CFB4                 MOV     R1, 0x10B0
RAM:2406CFBC                 MOV     R0, #3
RAM:2406CFC0                 BL      LCD_WriteReg
RAM:2406CFC4                 ADD     R4, R4, #0x280
RAM:2406CFC8                 MOV     R0, #4
RAM:2406CFCC                 MOV     R1, #0
RAM:2406CFD0                 BL      LCD_WriteReg
RAM:2406CFD4                 ADD     R1, R4, #2
RAM:2406CFD8                 MOV     R0, #8
RAM:2406CFDC                 BL      LCD_WriteReg
RAM:2406CFE0                 MOV     R0, #9
RAM:2406CFE4                 MOV     R1, #0
RAM:2406CFE8                 BL      LCD_WriteReg
RAM:2406CFEC                 MOV     R0, #0xA
RAM:2406CFF0                 MOV     R1, #0
RAM:2406CFF4                 BL      LCD_WriteReg
RAM:2406CFF8                 MOV     R0, #0xC
RAM:2406CFFC                 MOV     R1, #0
RAM:2406D000                 BL      LCD_WriteReg
RAM:2406D004                 MOV     R0, #0xD
RAM:2406D008                 MOV     R1, #0
RAM:2406D00C                 BL      LCD_WriteReg
RAM:2406D010                 MOV     R0, #0xF
RAM:2406D014                 MOV     R1, #0
RAM:2406D018                 BL      LCD_WriteReg
RAM:2406D01C                 MOV     R0, #0x10
RAM:2406D020                 MOV     R1, #0
RAM:2406D024                 BL      LCD_WriteReg
RAM:2406D028                 MOV     R0, #0x11
RAM:2406D02C                 MOV     R1, #7
RAM:2406D030                 BL      LCD_WriteReg
RAM:2406D034                 MOV     R0, #0x12
RAM:2406D038                 MOV     R1, #0
RAM:2406D03C                 BL      LCD_WriteReg
RAM:2406D040                 MOV     R1, #0
RAM:2406D044                 MOV     R0, #0x13
RAM:2406D048                 BL      LCD_WriteReg
RAM:2406D04C                 MOV     R0, #0x19
RAM:2406D050                 BL      delay_base
RAM:2406D054                 MOV     R1, 0x17B0
RAM:2406D05C                 MOV     R0, #0x10
RAM:2406D060                 BL      LCD_WriteReg
RAM:2406D064                 MOV     R1, #1
RAM:2406D068                 MOV     R0, #0x11
RAM:2406D06C                 BL      LCD_WriteReg
RAM:2406D070                 MOV     R0, #0x19
RAM:2406D074                 BL      delay_base
RAM:2406D078                 MOV     R1, #0x13C
RAM:2406D07C                 MOV     R0, #0x12
RAM:2406D080                 BL      LCD_WriteReg
RAM:2406D084                 MOV     R0, #0x19
RAM:2406D088                 BL      delay_base
RAM:2406D08C                 MOV     R0, #0x13
RAM:2406D090                 MOV     R1, #0x1300
RAM:2406D094                 BL      LCD_WriteReg
RAM:2406D098                 MOV     R1, #4
RAM:2406D09C                 MOV     R0, #0x29
RAM:2406D0A0                 BL      LCD_WriteReg
RAM:2406D0A4                 MOV     R0, #0x19
RAM:2406D0A8                 BL      delay_base
RAM:2406D0AC                 MOV     R0, #0x20
RAM:2406D0B0                 MOV     R1, #0
RAM:2406D0B4                 BL      LCD_WriteReg
RAM:2406D0B8                 MOV     R0, #0x21
RAM:2406D0BC                 MOV     R1, #0
RAM:2406D0C0                 BL      LCD_WriteReg
RAM:2406D0C4                 MOV     R0, #0x2B
RAM:2406D0C8                 MOV     R1, #0x20
RAM:2406D0CC                 BL      LCD_WriteReg
RAM:2406D0D0                 MOV     R0, #0x30
RAM:2406D0D4                 MOV     R1, #0
RAM:2406D0D8                 BL      LCD_WriteReg
RAM:2406D0DC                 MOV     R1, 0x306
RAM:2406D0E4                 MOV     R0, #0x31
RAM:2406D0E8                 BL      LCD_WriteReg
RAM:2406D0EC                 MOV     R6, #0x104
RAM:2406D0F0                 MOV     R1, R4
RAM:2406D0F4                 MOV     R0, #0x32
RAM:2406D0F8                 BL      LCD_WriteReg
RAM:2406D0FC                 ADD     R1, R6, #3
RAM:2406D100                 MOV     R0, #0x35
RAM:2406D104                 BL      LCD_WriteReg
RAM:2406D108                 MOV     R1, #0x400
RAM:2406D10C                 ADD     R4, R4, #0x400
RAM:2406D110                 ADD     R1, R1, #4
RAM:2406D114                 MOV     R0, #0x36
RAM:2406D118                 BL      LCD_WriteReg
RAM:2406D11C                 ADD     R1, R4, #6
RAM:2406D120                 MOV     R0, #0x37
RAM:2406D124                 BL      LCD_WriteReg
RAM:2406D128                 ADD     R1, R6, #1
RAM:2406D12C                 MOV     R0, #0x38
RAM:2406D130                 BL      LCD_WriteReg
RAM:2406D134                 MOV     R1, 0x707
RAM:2406D13C                 MOV     R0, #0x39
RAM:2406D140                 BL      LCD_WriteReg
RAM:2406D144                 MOV     R1, R4
RAM:2406D148                 MOV     R0, #0x3C
RAM:2406D14C                 BL      LCD_WriteReg
RAM:2406D150                 MOV     R1, 0x807
RAM:2406D158                 MOV     R0, #0x3D
RAM:2406D15C                 BL      LCD_WriteReg
RAM:2406D160                 MOV     R0, #0x50
RAM:2406D164                 MOV     R1, #0
RAM:2406D168                 BL      LCD_WriteReg
RAM:2406D16C                 MOV     R0, #0x51
RAM:2406D170                 MOV     R1, #0xEF
RAM:2406D174                 BL      LCD_WriteReg
RAM:2406D178                 MOV     R0, #0x52
RAM:2406D17C                 MOV     R1, #0
RAM:2406D180                 BL      LCD_WriteReg
RAM:2406D184                 MOV     R1, 0x13F
RAM:2406D18C                 MOV     R0, #0x53
RAM:2406D190                 BL      LCD_WriteReg
RAM:2406D194                 MOV     R0, #0x60
RAM:2406D198                 MOV     R1, #0x2700
RAM:2406D19C                 BL      LCD_WriteReg
RAM:2406D1A0                 MOV     R0, #0x61
RAM:2406D1A4                 MOV     R1, #1
RAM:2406D1A8                 BL      LCD_WriteReg
RAM:2406D1AC                 MOV     R0, #0x6A
RAM:2406D1B0                 MOV     R1, #0
RAM:2406D1B4                 BL      LCD_WriteReg
RAM:2406D1B8                 MOV     R0, #0x80
RAM:2406D1BC                 MOV     R1, #0
RAM:2406D1C0                 BL      LCD_WriteReg
RAM:2406D1C4                 MOV     R0, #0x81
RAM:2406D1C8                 MOV     R1, #0
RAM:2406D1CC                 BL      LCD_WriteReg
RAM:2406D1D0                 MOV     R0, #0x82
RAM:2406D1D4                 MOV     R1, #0
RAM:2406D1D8                 BL      LCD_WriteReg
RAM:2406D1DC                 MOV     R0, #0x83
RAM:2406D1E0                 MOV     R1, #0
RAM:2406D1E4                 BL      LCD_WriteReg
RAM:2406D1E8                 MOV     R0, #0x84
RAM:2406D1EC                 MOV     R1, #0
RAM:2406D1F0                 BL      LCD_WriteReg
RAM:2406D1F4                 MOV     R0, #0x85
RAM:2406D1F8                 MOV     R1, #0
RAM:2406D1FC                 BL      LCD_WriteReg
RAM:2406D200                 MOV     R0, #0x90
RAM:2406D204                 MOV     R1, #0x13
RAM:2406D208                 BL      LCD_WriteReg
RAM:2406D20C                 MOV     R0, #0x92
RAM:2406D210                 MOV     R1, #0
RAM:2406D214                 BL      LCD_WriteReg
RAM:2406D218                 MOV     R0, #0x93
RAM:2406D21C                 MOV     R1, #3
RAM:2406D220                 BL      LCD_WriteReg
RAM:2406D224                 MOV     R0, #0x95
RAM:2406D228                 MOV     R1, #0x110
RAM:2406D22C                 BL      LCD_WriteReg
RAM:2406D230                 MOV     R0, #0x97
RAM:2406D234                 MOV     R1, #0
RAM:2406D238                 BL      LCD_WriteReg
RAM:2406D23C                 MOV     R0, #0x98
RAM:2406D240                 MOV     R1, #0
RAM:2406D244                 BL      LCD_WriteReg
RAM:2406D248                 MOV     R1, #1
RAM:2406D24C                 MOV     R0, #7
RAM:2406D250                 BL      LCD_WriteReg
RAM:2406D254                 MOV     R0, #0x19
RAM:2406D258                 BL      delay_base
RAM:2406D25C                 MOV     R0, #7
RAM:2406D260                 MOV     R1, #0x21
RAM:2406D264                 BL      LCD_WriteReg
RAM:2406D268                 MOV     R1, #0x23
RAM:2406D26C                 MOV     R0, #7
RAM:2406D270                 BL      LCD_WriteReg
RAM:2406D274                 MOV     R0, #0x19
RAM:2406D278                 BL      delay_base
RAM:2406D27C                 MOV     R1, 0x173
RAM:2406D284                 MOV     R0, #7
RAM:2406D288                 BL      LCD_WriteReg
RAM:2406D28C                 MOV     R0, #0xC8
RAM:2406D290                 BL      delay_base
RAM:2406D294                 MOV     R0, #0x22
RAM:2406D298                 BL      LCD_SetRegAddr
RAM:2406D29C                 MOV     R2, #0x24
RAM:2406D2A0                 STRB    R2, [R5,#0x195]
RAM:2406D2A4                 LDRB    R3, [R5,#0x1B2]
RAM:2406D2A8                 BIC     R3, R3, #1
RAM:2406D2AC                 STRB    R3, [R5,#0x1B2]
RAM:2406D2B0                 LDRB    R2, [R5,#0x1BA]
RAM:2406D2B4                 ORR     R2, R2, #1
RAM:2406D2B8                 STRB    R2, [R5,#0x1BA]
RAM:2406D2BC                 LDRB    R3, [R5,#0x1B2]
RAM:2406D2C0                 LDR     R2, =gfx_magic_id
RAM:2406D2C4                 ORR     R3, R3, #1
RAM:2406D2C8                 STRB    R3, [R5,#0x1B2]
RAM:2406D2CC                 LDR     R0, [R2]
RAM:2406D2D0                 BL      more_gfx_magic
RAM:2406D2D4                 MOV     R0, #0
RAM:2406D2D8                 BL      set_a203_bit0_inv
RAM:2406D2DC                 LDR     R3, =fb_height
RAM:2406D2E0                 LDR     R12, =fb_param_b
RAM:2406D2E4                 LDR     R0, [R3]
RAM:2406D2E8                 LDR     R2, =fb_width
RAM:2406D2EC                 LDR     R3, =fb_param_a
RAM:2406D2F0                 LDR     R1, [R2]
RAM:2406D2F4                 LDR     R2, [R3]
RAM:2406D2F8                 LDR     R3, [R12]
RAM:2406D2FC                 BL      set_fb_size_params
RAM:2406D300                 MOV     R0, #1
RAM:2406D304                 LDMFD   SP!, {R4-R6,LR}
RAM:2406D308                 B       or_a00f
RAM:2406D308 ; ---------------------------------------------------------------------------
RAM:2406D30C off_2406D30C    DCD lcd_type_code_or_smth ; DATA XREF: lcd_init_1r
RAM:2406D310 off_2406D310    DCD gfx_magic_id        ; DATA XREF: lcd_init_1+394r
RAM:2406D314 off_2406D314    DCD fb_height           ; DATA XREF: lcd_init_1+3B0r
RAM:2406D318 off_2406D318    DCD fb_param_b          ; DATA XREF: lcd_init_1+3B4r
RAM:2406D31C off_2406D31C    DCD fb_width            ; DATA XREF: lcd_init_1+3BCr
RAM:2406D320 off_2406D320    DCD fb_param_a          ; DATA XREF: lcd_init_1+3C0r
RAM:2406D320 ; End of function lcd_init_1
RAM:2406D320
RAM:2406D324
RAM:2406D324 ; =============== S U B R O U T I N E =======================================
RAM:2406D324
RAM:2406D324
RAM:2406D324 lcd_init_6                              ; CODE XREF: lcd_master_init:l6p
RAM:2406D324                 STMFD   SP!, {R4-R6,LR}
RAM:2406D328                 MOV     R0, #1
RAM:2406D32C                 MOV     R5, 0x1000A000
RAM:2406D334                 BL      set_a000_enable_lcd_maybe
RAM:2406D338                 MOV     R0, #1
RAM:2406D33C                 BL      or_a00f
RAM:2406D340                 LDRB    R3, [R5,#0x1B9]
RAM:2406D344                 MOV     R4, 0xFFFFFF80
RAM:2406D348                 ORR     R3, R3, R4
RAM:2406D34C                 STRB    R3, [R5,#0x1B9]
RAM:2406D350                 LDRB    R2, [R5,#0x1B1]
RAM:2406D354                 MOV     R0, #0xA
RAM:2406D358                 AND     R2, R2, #0x7F
RAM:2406D35C                 STRB    R2, [R5,#0x1B1]
RAM:2406D360                 BL      delay_base
RAM:2406D364                 LDRB    R3, [R5,#0x1B1]
RAM:2406D368                 MOV     R0, #1000
RAM:2406D36C                 ORR     R3, R3, R4
RAM:2406D370                 STRB    R3, [R5,#0x1B1]
RAM:2406D374                 BL      delay_base
RAM:2406D378                 MOV     R0, #1000
RAM:2406D37C                 BL      delay_base
RAM:2406D380                 MOV     R0, #0
RAM:2406D384                 BL      LCD_SetRegAddr
RAM:2406D388                 MOV     R0, #1
RAM:2406D38C                 BL      LCD_WriteRegData
RAM:2406D390                 MOV     R0, #1
RAM:2406D394                 BL      LCD_SetRegAddr
RAM:2406D398                 MOV     R0, 0x3B3F
RAM:2406D3A0                 BL      LCD_WriteRegData
RAM:2406D3A4                 MOV     R0, #2
RAM:2406D3A8                 BL      LCD_SetRegAddr
RAM:2406D3AC                 MOV     R0, #0x600
RAM:2406D3B0                 BL      LCD_WriteRegData
RAM:2406D3B4                 MOV     R0, #0xC
RAM:2406D3B8                 BL      LCD_SetRegAddr
RAM:2406D3BC                 MOV     R0, #7
RAM:2406D3C0                 BL      LCD_WriteRegData
RAM:2406D3C4                 MOV     R0, #0xD
RAM:2406D3C8                 BL      LCD_SetRegAddr
RAM:2406D3CC                 MOV     R0, #6
RAM:2406D3D0                 BL      LCD_WriteRegData
RAM:2406D3D4                 MOV     R0, #0xE
RAM:2406D3D8                 BL      LCD_SetRegAddr
RAM:2406D3DC                 MOV     R0, #0x3000
RAM:2406D3E0                 BL      LCD_WriteRegData
RAM:2406D3E4                 MOV     R0, #0x1E
RAM:2406D3E8                 BL      LCD_SetRegAddr
RAM:2406D3EC                 MOV     R0, #0xBB
RAM:2406D3F0                 BL      LCD_WriteRegData
RAM:2406D3F4                 MOV     R0, #3
RAM:2406D3F8                 BL      LCD_SetRegAddr
RAM:2406D3FC                 MOV     R0, 0x6A64
RAM:2406D404                 BL      LCD_WriteRegData
RAM:2406D408                 MOV     R0, #0x10
RAM:2406D40C                 BL      LCD_SetRegAddr
RAM:2406D410                 MOV     R0, #0
RAM:2406D414                 BL      LCD_WriteRegData
RAM:2406D418                 MOV     R0, #0xA
RAM:2406D41C                 BL      delay_base
RAM:2406D420                 MOV     R0, #7
RAM:2406D424                 BL      LCD_SetRegAddr
RAM:2406D428                 MOV     R0, #0x33
RAM:2406D42C                 BL      LCD_WriteRegData
RAM:2406D430                 MOV     R0, #0xB
RAM:2406D434                 BL      LCD_SetRegAddr
RAM:2406D438                 MOV     R0, 0x5308
RAM:2406D440                 BL      LCD_WriteRegData
RAM:2406D444                 MOV     R0, #0xF
RAM:2406D448                 BL      LCD_SetRegAddr
RAM:2406D44C                 MOV     R0, #0
RAM:2406D450                 BL      LCD_WriteRegData
RAM:2406D454                 MOV     R0, #0x4F
RAM:2406D458                 BL      LCD_SetRegAddr
RAM:2406D45C                 MOV     R0, #0
RAM:2406D460                 BL      LCD_WriteRegData
RAM:2406D464                 MOV     R0, #0x30
RAM:2406D468                 BL      LCD_SetRegAddr
RAM:2406D46C                 MOV     R0, #0
RAM:2406D470                 BL      LCD_WriteRegData
RAM:2406D474                 MOV     R0, #0x31
RAM:2406D478                 BL      LCD_SetRegAddr
RAM:2406D47C                 MOV     R0, #0x400
RAM:2406D480                 BL      LCD_WriteRegData
RAM:2406D484                 MOV     R0, #0x32
RAM:2406D488                 BL      LCD_SetRegAddr
RAM:2406D48C                 MOV     R0, 0x205
RAM:2406D494                 BL      LCD_WriteRegData
RAM:2406D498                 MOV     R0, #0x33
RAM:2406D49C                 BL      LCD_SetRegAddr
RAM:2406D4A0                 MOV     R0, #0x500
RAM:2406D4A4                 BL      LCD_WriteRegData
RAM:2406D4A8                 MOV     R6, #0x100
RAM:2406D4AC                 MOV     R0, #0x34
RAM:2406D4B0                 BL      LCD_SetRegAddr
RAM:2406D4B4                 ADD     R0, R6, #3
RAM:2406D4B8                 BL      LCD_WriteRegData
RAM:2406D4BC                 ADD     R4, R4, #0x780
RAM:2406D4C0                 MOV     R0, #0x35
RAM:2406D4C4                 BL      LCD_SetRegAddr
RAM:2406D4C8                 ADD     R0, R4, #2
RAM:2406D4CC                 BL      LCD_WriteRegData
RAM:2406D4D0                 MOV     R0, #0x36
RAM:2406D4D4                 BL      LCD_SetRegAddr
RAM:2406D4D8                 ADD     R0, R4, #7
RAM:2406D4DC                 BL      LCD_WriteRegData
RAM:2406D4E0                 MOV     R0, #0x37
RAM:2406D4E4                 BL      LCD_SetRegAddr
RAM:2406D4E8                 ADD     R0, R6, #2
RAM:2406D4EC                 BL      LCD_WriteRegData
RAM:2406D4F0                 MOV     R0, #0x3A
RAM:2406D4F4                 BL      LCD_SetRegAddr
RAM:2406D4F8                 MOV     R0, #0xF00
RAM:2406D4FC                 BL      LCD_WriteRegData
RAM:2406D500                 MOV     R0, #0x3B
RAM:2406D504                 BL      LCD_SetRegAddr
RAM:2406D508                 MOV     R0, #0x1100
RAM:2406D50C                 BL      LCD_WriteRegData
RAM:2406D510                 MOV     R0, #0x28
RAM:2406D514                 BL      LCD_SetRegAddr
RAM:2406D518                 MOV     R0, #6
RAM:2406D51C                 BL      LCD_WriteRegData
RAM:2406D520                 MOV     R0, #0x25
RAM:2406D524                 BL      LCD_SetRegAddr
RAM:2406D528                 MOV     R0, #0xE000
RAM:2406D52C                 BL      LCD_WriteRegData
RAM:2406D530                 MOV     R0, #0x2F
RAM:2406D534                 BL      LCD_SetRegAddr
RAM:2406D538                 MOV     R0, 0x12EB
RAM:2406D540                 BL      LCD_WriteRegData
RAM:2406D544                 MOV     R0, #0x26
RAM:2406D548                 BL      LCD_SetRegAddr
RAM:2406D54C                 MOV     R0, #0x7000
RAM:2406D550                 BL      LCD_WriteRegData
RAM:2406D554                 MOV     R0, #0x20
RAM:2406D558                 BL      LCD_SetRegAddr
RAM:2406D55C                 MOV     R0, 0xB0E3
RAM:2406D564                 BL      LCD_WriteRegData
RAM:2406D568                 MOV     R0, #0x27
RAM:2406D56C                 BL      LCD_SetRegAddr
RAM:2406D570                 MOV     R0, #0x44
RAM:2406D574                 BL      LCD_WriteRegData
RAM:2406D578                 MOV     R0, #0x2E
RAM:2406D57C                 BL      LCD_SetRegAddr
RAM:2406D580                 MOV     R0, 0x7E45
RAM:2406D588                 BL      LCD_WriteRegData
RAM:2406D58C                 MOV     R0, #0x22
RAM:2406D590                 BL      LCD_SetRegAddr
RAM:2406D594                 MOV     R2, #0x24
RAM:2406D598                 STRB    R2, [R5,#0x195]
RAM:2406D59C                 LDRB    R3, [R5,#0x1B2]
RAM:2406D5A0                 BIC     R3, R3, #1
RAM:2406D5A4                 STRB    R3, [R5,#0x1B2]
RAM:2406D5A8                 LDRB    R2, [R5,#0x1BA]
RAM:2406D5AC                 ORR     R2, R2, #1
RAM:2406D5B0                 STRB    R2, [R5,#0x1BA]
RAM:2406D5B4                 LDRB    R3, [R5,#0x1B2]
RAM:2406D5B8                 LDR     R2, =gfx_magic_id
RAM:2406D5BC                 ORR     R3, R3, #1
RAM:2406D5C0                 STRB    R3, [R5,#0x1B2]
RAM:2406D5C4                 LDR     R0, [R2]
RAM:2406D5C8                 BL      more_gfx_magic
RAM:2406D5CC                 MOV     R0, #0
RAM:2406D5D0                 BL      set_a203_bit0_inv
RAM:2406D5D4                 LDR     R3, =fb_height
RAM:2406D5D8                 LDR     R12, =fb_param_b
RAM:2406D5DC                 LDR     R0, [R3]
RAM:2406D5E0                 LDR     R2, =fb_width
RAM:2406D5E4                 LDR     R3, =fb_param_a
RAM:2406D5E8                 LDR     R1, [R2]
RAM:2406D5EC                 LDR     R2, [R3]
RAM:2406D5F0                 LDR     R3, [R12]
RAM:2406D5F4                 BL      set_fb_size_params
RAM:2406D5F8                 MOV     R0, #1
RAM:2406D5FC                 LDMFD   SP!, {R4-R6,LR}
RAM:2406D600                 B       or_a00f
RAM:2406D600 ; ---------------------------------------------------------------------------
RAM:2406D604 off_2406D604    DCD gfx_magic_id        ; DATA XREF: lcd_init_6+294r
RAM:2406D608 off_2406D608    DCD fb_height           ; DATA XREF: lcd_init_6+2B0r
RAM:2406D60C off_2406D60C    DCD fb_param_b          ; DATA XREF: lcd_init_6+2B4r
RAM:2406D610 off_2406D610    DCD fb_width            ; DATA XREF: lcd_init_6+2BCr
RAM:2406D614 off_2406D614    DCD fb_param_a          ; DATA XREF: lcd_init_6+2C0r
RAM:2406D614 ; End of function lcd_init_6
RAM:2406D614
RAM:2406D618
RAM:2406D618 ; =============== S U B R O U T I N E =======================================
RAM:2406D618
RAM:2406D618
RAM:2406D618 lcd_init_7                              ; CODE XREF: lcd_master_init:l7p
RAM:2406D618                 STMFD   SP!, {R4-R7,LR}
RAM:2406D61C                 MOV     R0, #1
RAM:2406D620                 SUB     SP, SP, #4
RAM:2406D624                 MOV     R5, 0x1000A000
RAM:2406D62C                 BL      set_a000_enable_lcd_maybe
RAM:2406D630                 MOV     R0, #1
RAM:2406D634                 BL      or_a00f
RAM:2406D638                 LDRB    R3, [R5,#0x1B9]
RAM:2406D63C                 MOV     R4, 0xFFFFFF80
RAM:2406D640                 ORR     R3, R3, R4
RAM:2406D644                 STRB    R3, [R5,#0x1B9]
RAM:2406D648                 LDRB    R2, [R5,#0x1B1]
RAM:2406D64C                 MOV     R0, #0xA
RAM:2406D650                 AND     R2, R2, #0x7F
RAM:2406D654                 STRB    R2, [R5,#0x1B1]
RAM:2406D658                 BL      delay_base
RAM:2406D65C                 LDRB    R3, [R5,#0x1B1]
RAM:2406D660                 MOV     R0, #0x3E8
RAM:2406D664                 ORR     R3, R3, R4
RAM:2406D668                 STRB    R3, [R5,#0x1B1]
RAM:2406D66C                 BL      delay_base
RAM:2406D670                 MOV     R0, #0x3E8
RAM:2406D674                 BL      delay_base
RAM:2406D678                 MOV     R0, #0xB0
RAM:2406D67C                 MOV     R1, #0
RAM:2406D680                 BL      LCD_WriteReg
RAM:2406D684                 MOV     R1, #1
RAM:2406D688                 MOV     R0, #0
RAM:2406D68C                 BL      LCD_WriteReg
RAM:2406D690                 MOV     R0, #0x32
RAM:2406D694                 BL      delay_base
RAM:2406D698                 MOV     R1, #0
RAM:2406D69C                 MOV     R0, #7
RAM:2406D6A0                 BL      LCD_WriteReg
RAM:2406D6A4                 MOV     R0, #0x32
RAM:2406D6A8                 BL      delay_base
RAM:2406D6AC                 MOV     R1, #0
RAM:2406D6B0                 MOV     R0, #0x12
RAM:2406D6B4                 BL      LCD_WriteReg
RAM:2406D6B8                 MOV     R0, #0x32
RAM:2406D6BC                 BL      delay_base
RAM:2406D6C0                 MOV     R6, #0x400
RAM:2406D6C4                 MOV     R0, #0x70
RAM:2406D6C8                 MOV     R1, #0x3F00
RAM:2406D6CC                 BL      LCD_WriteReg
RAM:2406D6D0                 ADD     R4, R4, #0x284
RAM:2406D6D4                 ADD     R1, R6, #5
RAM:2406D6D8                 MOV     R0, #8
RAM:2406D6DC                 BL      LCD_WriteReg
RAM:2406D6E0                 ADD     R4, R4, #2
RAM:2406D6E4                 ADD     R1, R6, #1
RAM:2406D6E8                 MOV     R0, #0x30
RAM:2406D6EC                 BL      LCD_WriteReg
RAM:2406D6F0                 MOV     R7, #0x100
RAM:2406D6F4                 MOV     R1, R4
RAM:2406D6F8                 MOV     R0, #0x31
RAM:2406D6FC                 BL      LCD_WriteReg
RAM:2406D700                 ADD     R1, R7, #1
RAM:2406D704                 MOV     R0, #0x32
RAM:2406D708                 BL      LCD_WriteReg
RAM:2406D70C                 ADD     R6, R6, #0x300
RAM:2406D710                 MOV     R0, #0x33
RAM:2406D714                 MOV     R1, #0
RAM:2406D718                 BL      LCD_WriteReg
RAM:2406D71C                 ADD     R1, R6, #6
RAM:2406D720                 MOV     R0, #0x34
RAM:2406D724                 BL      LCD_WriteReg
RAM:2406D728                 MOV     R1, R4
RAM:2406D72C                 MOV     R0, #0x35
RAM:2406D730                 BL      LCD_WriteReg
RAM:2406D734                 ADD     R1, R6, #7
RAM:2406D738                 MOV     R0, #0x36
RAM:2406D73C                 BL      LCD_WriteReg
RAM:2406D740                 MOV     R0, #0x37
RAM:2406D744                 MOV     R1, #0
RAM:2406D748                 BL      LCD_WriteReg
RAM:2406D74C                 MOV     R0, #0x38
RAM:2406D750                 MOV     R1, #9
RAM:2406D754                 BL      LCD_WriteReg
RAM:2406D758                 MOV     R0, #0x39
RAM:2406D75C                 MOV     R1, #0x900
RAM:2406D760                 BL      LCD_WriteReg
RAM:2406D764                 MOV     R0, #0x15
RAM:2406D768                 MOV     R1, #1
RAM:2406D76C                 BL      LCD_WriteReg
RAM:2406D770                 MOV     R1, 0x67B0
RAM:2406D778                 MOV     R0, #0x10
RAM:2406D77C                 BL      LCD_WriteReg
RAM:2406D780                 MOV     R1, #0x47
RAM:2406D784                 MOV     R0, #0x11
RAM:2406D788                 BL      LCD_WriteReg
RAM:2406D78C                 MOV     R0, #0x1E
RAM:2406D790                 BL      delay_base
RAM:2406D794                 MOV     R1, 0x117
RAM:2406D79C                 MOV     R0, #0x12
RAM:2406D7A0                 BL      LCD_WriteReg
RAM:2406D7A4                 MOV     R0, #0x1E
RAM:2406D7A8                 BL      delay_base
RAM:2406D7AC                 MOV     R1, 0xA718
RAM:2406D7B4                 MOV     R0, #0x13
RAM:2406D7B8                 BL      LCD_WriteReg
RAM:2406D7BC                 MOV     R0, #0x1E
RAM:2406D7C0                 BL      delay_base
RAM:2406D7C4                 MOV     R1, R7
RAM:2406D7C8                 MOV     R0, #1
RAM:2406D7CC                 BL      LCD_WriteReg
RAM:2406D7D0                 MOV     R1, R6
RAM:2406D7D4                 MOV     R0, #2
RAM:2406D7D8                 BL      LCD_WriteReg
RAM:2406D7DC                 MOV     R1, 0x4030
RAM:2406D7E4                 MOV     R0, #3
RAM:2406D7E8                 BL      LCD_WriteReg
RAM:2406D7EC                 MOV     R0, #0x71
RAM:2406D7F0                 MOV     R1, #1
RAM:2406D7F4                 BL      LCD_WriteReg
RAM:2406D7F8                 MOV     R0, #0x90
RAM:2406D7FC                 MOV     R1, #0x108
RAM:2406D800                 BL      LCD_WriteReg
RAM:2406D804                 MOV     R0, #0x91
RAM:2406D808                 MOV     R1, #0
RAM:2406D80C                 BL      LCD_WriteReg
RAM:2406D810                 MOV     R0, #0x92
RAM:2406D814                 MOV     R1, #0
RAM:2406D818                 BL      LCD_WriteReg
RAM:2406D81C                 MOV     R0, #9
RAM:2406D820                 MOV     R1, #0
RAM:2406D824                 BL      LCD_WriteReg
RAM:2406D828                 SUB     R4, R4, #0xCA
RAM:2406D82C                 MOV     R0, #0x80
RAM:2406D830                 MOV     R1, #0
RAM:2406D834                 BL      LCD_WriteReg
RAM:2406D838                 ADD     R4, R4, #3
RAM:2406D83C                 MOV     R0, #0x81
RAM:2406D840                 MOV     R1, #0
RAM:2406D844                 BL      LCD_WriteReg
RAM:2406D848                 MOV     R1, R4
RAM:2406D84C                 MOV     R0, #0x82
RAM:2406D850                 BL      LCD_WriteReg
RAM:2406D854                 MOV     R0, #0x83
RAM:2406D858                 MOV     R1, #0
RAM:2406D85C                 BL      LCD_WriteReg
RAM:2406D860                 MOV     R0, #0x84
RAM:2406D864                 MOV     R1, #0
RAM:2406D868                 BL      LCD_WriteReg
RAM:2406D86C                 MOV     R1, R4
RAM:2406D870                 MOV     R0, #0x85
RAM:2406D874                 BL      LCD_WriteReg
RAM:2406D878                 MOV     R0, #0x50
RAM:2406D87C                 MOV     R1, #0
RAM:2406D880                 BL      LCD_WriteReg
RAM:2406D884                 MOV     R0, #0x51
RAM:2406D888                 MOV     R1, #0xEF
RAM:2406D88C                 BL      LCD_WriteReg
RAM:2406D890                 MOV     R0, #0x52
RAM:2406D894                 MOV     R1, #0
RAM:2406D898                 BL      LCD_WriteReg
RAM:2406D89C                 MOV     R1, R4
RAM:2406D8A0                 MOV     R0, #0x53
RAM:2406D8A4                 BL      LCD_WriteReg
RAM:2406D8A8                 MOV     R1, 0x77B0
RAM:2406D8B0                 MOV     R0, #0x10
RAM:2406D8B4                 BL      LCD_WriteReg
RAM:2406D8B8                 MOV     R0, #0x14
RAM:2406D8BC                 BL      delay_base
RAM:2406D8C0                 MOV     R1, 0x1111
RAM:2406D8C8                 MOV     R0, #0x12
RAM:2406D8CC                 BL      LCD_WriteReg
RAM:2406D8D0                 MOV     R0, #0x14
RAM:2406D8D4                 BL      delay_base
RAM:2406D8D8                 MOV     R1, 0x3233
RAM:2406D8E0                 MOV     R0, #7
RAM:2406D8E4                 BL      LCD_WriteReg
RAM:2406D8E8                 MOV     R0, #0x22
RAM:2406D8EC                 BL      LCD_SetRegAddr
RAM:2406D8F0                 MOV     R2, #0x24
RAM:2406D8F4                 STRB    R2, [R5,#0x195]
RAM:2406D8F8                 LDRB    R3, [R5,#0x1B2]
RAM:2406D8FC                 BIC     R3, R3, #1
RAM:2406D900                 STRB    R3, [R5,#0x1B2]
RAM:2406D904                 LDRB    R2, [R5,#0x1BA]
RAM:2406D908                 ORR     R2, R2, #1
RAM:2406D90C                 STRB    R2, [R5,#0x1BA]
RAM:2406D910                 LDRB    R3, [R5,#0x1B2]
RAM:2406D914                 LDR     R2, =gfx_magic_id
RAM:2406D918                 ORR     R3, R3, #1
RAM:2406D91C                 STRB    R3, [R5,#0x1B2]
RAM:2406D920                 LDR     R0, [R2]
RAM:2406D924                 BL      more_gfx_magic
RAM:2406D928                 MOV     R0, #0
RAM:2406D92C                 BL      set_a203_bit0_inv
RAM:2406D930                 LDR     R3, =fb_height
RAM:2406D934                 LDR     R12, =fb_param_b
RAM:2406D938                 LDR     R0, [R3]
RAM:2406D93C                 LDR     R2, =fb_width
RAM:2406D940                 LDR     R3, =fb_param_a
RAM:2406D944                 LDR     R1, [R2]
RAM:2406D948                 LDR     R2, [R3]
RAM:2406D94C                 LDR     R3, [R12]
RAM:2406D950                 BL      set_fb_size_params
RAM:2406D954                 MOV     R0, #1
RAM:2406D958                 ADD     SP, SP, #4
RAM:2406D95C                 LDMFD   SP!, {R4-R7,LR}
RAM:2406D960                 B       or_a00f
RAM:2406D960 ; ---------------------------------------------------------------------------
RAM:2406D964 off_2406D964    DCD gfx_magic_id        ; DATA XREF: lcd_init_7+2FCr
RAM:2406D968 off_2406D968    DCD fb_height           ; DATA XREF: lcd_init_7+318r
RAM:2406D96C off_2406D96C    DCD fb_param_b          ; DATA XREF: lcd_init_7+31Cr
RAM:2406D970 off_2406D970    DCD fb_width            ; DATA XREF: lcd_init_7+324r
RAM:2406D974 off_2406D974    DCD fb_param_a          ; DATA XREF: lcd_init_7+328r
RAM:2406D974 ; End of function lcd_init_7
RAM:2406D974
RAM:2406D978
RAM:2406D978 ; =============== S U B R O U T I N E =======================================
RAM:2406D978
RAM:2406D978
RAM:2406D978 lcd_init_9                              ; CODE XREF: lcd_master_init:l9p
RAM:2406D978                 STMFD   SP!, {R4,LR}
RAM:2406D97C                 MOV     R0, #1
RAM:2406D980                 MOV     R4, #0x10000000
RAM:2406D984                 BL      set_a000_enable_lcd_maybe
RAM:2406D988                 ADD     R4, R4, #0xA000
RAM:2406D98C                 MOV     R0, #1
RAM:2406D990                 BL      or_a00f
RAM:2406D994                 LDRB    R3, [R4,#0x1B7]
RAM:2406D998                 MOV     R2, #0
RAM:2406D99C                 ORR     R3, R3, #1
RAM:2406D9A0                 MOV     R0, R2
RAM:2406D9A4                 MOV     R12, R2
RAM:2406D9A8                 STRB    R3, [R4,#0x1B7]
RAM:2406D9AC                 LDRB    R1, [R4,#0x1B3]
RAM:2406D9B0                 STRB    R2, [R4,#0x1B3]
RAM:2406D9B4                 LDRB    R3, [R4,#0x1AF]
RAM:2406D9B8                 STRB    R2, [R4,#0x1AF]
RAM:2406D9BC
RAM:2406D9BC loc_2406D9BC                            ; CODE XREF: lcd_init_9+64j
RAM:2406D9BC                 LDRB    R3, [R4,#0x1AF]
RAM:2406D9C0                 ADD     R2, R0, #1
RAM:2406D9C4                 AND     R0, R2, #0xFF
RAM:2406D9C8                 ORR     R3, R3, #1
RAM:2406D9CC                 CMP     R0, #5
RAM:2406D9D0                 STRB    R3, [R4,#0x1AF]
RAM:2406D9D4                 LDRB    R2, [R4,#0x1AF]
RAM:2406D9D8                 STRB    R12, [R4,#0x1AF]
RAM:2406D9DC                 BLS     loc_2406D9BC
RAM:2406D9E0                 LDRB    R2, [R4,#0x1AF]
RAM:2406D9E4                 MOV     R0, #0x32
RAM:2406D9E8                 STRB    R2, [R4,#0x1AF]
RAM:2406D9EC                 LDRB    R3, [R4,#0x1B9]
RAM:2406D9F0                 MVN     R3, R3,LSL#25
RAM:2406D9F4                 MVN     R3, R3,LSR#25
RAM:2406D9F8                 STRB    R3, [R4,#0x1B9]
RAM:2406D9FC                 LDRB    R2, [R4,#0x1B1]
RAM:2406DA00                 AND     R2, R2, #0x7F
RAM:2406DA04                 STRB    R2, [R4,#0x1B1]
RAM:2406DA08                 BL      delay_base
RAM:2406DA0C                 LDRB    R3, [R4,#0x1B1]
RAM:2406DA10                 MOV     R0, #0
RAM:2406DA14                 MVN     R3, R3,LSL#25
RAM:2406DA18                 MVN     R3, R3,LSR#25
RAM:2406DA1C                 STRB    R3, [R4,#0x1B1]
RAM:2406DA20                 MOV     R1, R0
RAM:2406DA24                 BL      LCD_WriteReg
RAM:2406DA28                 MOV     R0, #0
RAM:2406DA2C                 MOV     R1, R0
RAM:2406DA30                 BL      LCD_WriteReg
RAM:2406DA34                 MOV     R0, #0
RAM:2406DA38                 MOV     R1, R0
RAM:2406DA3C                 BL      LCD_WriteReg
RAM:2406DA40                 MOV     R0, #0
RAM:2406DA44                 MOV     R1, R0
RAM:2406DA48                 BL      LCD_WriteReg
RAM:2406DA4C                 MOV     R0, #0x2B
RAM:2406DA50                 MOV     R1, #3
RAM:2406DA54                 BL      LCD_WriteReg
RAM:2406DA58                 MOV     R1, #1
RAM:2406DA5C                 MOV     R0, #0
RAM:2406DA60                 BL      LCD_WriteReg
RAM:2406DA64                 MOV     R0, #0x1F4
RAM:2406DA68                 BL      delay_base
RAM:2406DA6C                 MOV     R1, #0
RAM:2406DA70                 MOV     R0, #7
RAM:2406DA74                 BL      LCD_WriteReg
RAM:2406DA78                 MOV     R0, #0x1F4
RAM:2406DA7C                 BL      delay_base
RAM:2406DA80                 MOV     R1, #0
RAM:2406DA84                 MOV     R0, #0x12
RAM:2406DA88                 BL      LCD_WriteReg
RAM:2406DA8C                 MOV     R0, #0x1F4
RAM:2406DA90                 BL      delay_base
RAM:2406DA94                 MOV     R0, #0x60
RAM:2406DA98                 MOV     R1, #0xA700
RAM:2406DA9C                 BL      LCD_WriteReg
RAM:2406DAA0                 MOV     R1, 0x405
RAM:2406DAA8                 MOV     R0, #8
RAM:2406DAAC                 BL      LCD_WriteReg
RAM:2406DAB0                 MOV     R0, #0x30
RAM:2406DAB4                 MOV     R1, #0
RAM:2406DAB8                 BL      LCD_WriteReg
RAM:2406DABC                 MOV     R1, 0x504
RAM:2406DAC4                 MOV     R0, #0x31
RAM:2406DAC8                 BL      LCD_WriteReg
RAM:2406DACC                 MOV     R0, #0x32
RAM:2406DAD0                 MOV     R1, #3
RAM:2406DAD4                 BL      LCD_WriteReg
RAM:2406DAD8                 MOV     R1, 0x303
RAM:2406DAE0                 MOV     R0, #0x35
RAM:2406DAE4                 BL      LCD_WriteReg
RAM:2406DAE8                 MOV     R1, 0x1210
RAM:2406DAF0                 MOV     R0, #0x36
RAM:2406DAF4                 BL      LCD_WriteReg
RAM:2406DAF8                 MOV     R1, 0x406
RAM:2406DB00                 MOV     R0, #0x37
RAM:2406DB04                 BL      LCD_WriteReg
RAM:2406DB08                 MOV     R1, 0x506
RAM:2406DB10                 MOV     R0, #0x38
RAM:2406DB14                 BL      LCD_WriteReg
RAM:2406DB18                 MOV     R1, 0x707
RAM:2406DB20                 MOV     R0, #0x39
RAM:2406DB24                 BL      LCD_WriteReg
RAM:2406DB28                 MOV     R0, #0x3C
RAM:2406DB2C                 MOV     R1, #0x304
RAM:2406DB30                 BL      LCD_WriteReg
RAM:2406DB34                 MOV     R1, 0x1012
RAM:2406DB3C                 MOV     R0, #0x3D
RAM:2406DB40                 BL      LCD_WriteReg
RAM:2406DB44                 MOV     R0, #0x10
RAM:2406DB48                 MOV     R1, #0x2C0
RAM:2406DB4C                 BL      LCD_WriteReg
RAM:2406DB50                 MOV     R1, 0x242
RAM:2406DB58                 MOV     R0, #0x11
RAM:2406DB5C                 BL      LCD_WriteReg
RAM:2406DB60                 MOV     R0, #0x12C
RAM:2406DB64                 BL      delay_base
RAM:2406DB68                 MOV     R1, #0x118
RAM:2406DB6C                 MOV     R0, #0x12
RAM:2406DB70                 BL      LCD_WriteReg
RAM:2406DB74                 MOV     R0, #0x12C
RAM:2406DB78                 BL      delay_base
RAM:2406DB7C                 MOV     R0, #0x13
RAM:2406DB80                 MOV     R1, #0x800
RAM:2406DB84                 BL      LCD_WriteReg
RAM:2406DB88                 MOV     R1, #0
RAM:2406DB8C                 MOV     R0, #0x29
RAM:2406DB90                 BL      LCD_WriteReg
RAM:2406DB94                 MOV     R0, #0x12C
RAM:2406DB98                 BL      delay_base
RAM:2406DB9C                 MOV     R0, #1
RAM:2406DBA0                 MOV     R1, #0x100
RAM:2406DBA4                 BL      LCD_WriteReg
RAM:2406DBA8                 MOV     R0, #2
RAM:2406DBAC                 MOV     R1, #0x700
RAM:2406DBB0                 BL      LCD_WriteReg
RAM:2406DBB4                 MOV     R1, 0x5030
RAM:2406DBBC                 MOV     R0, #3
RAM:2406DBC0                 BL      LCD_WriteReg
RAM:2406DBC4                 MOV     R0, #0x61
RAM:2406DBC8                 MOV     R1, #1
RAM:2406DBCC                 BL      LCD_WriteReg
RAM:2406DBD0                 MOV     R0, #0x90
RAM:2406DBD4                 MOV     R1, #0x110
RAM:2406DBD8                 BL      LCD_WriteReg
RAM:2406DBDC                 MOV     R0, #0x92
RAM:2406DBE0                 MOV     R1, #0
RAM:2406DBE4                 BL      LCD_WriteReg
RAM:2406DBE8                 MOV     R0, #0x80
RAM:2406DBEC                 MOV     R1, #0
RAM:2406DBF0                 BL      LCD_WriteReg
RAM:2406DBF4                 MOV     R0, #0x81
RAM:2406DBF8                 MOV     R1, #0
RAM:2406DBFC                 BL      LCD_WriteReg
RAM:2406DC00                 MOV     R1, 0x13F
RAM:2406DC08                 MOV     R0, #0x82
RAM:2406DC0C                 BL      LCD_WriteReg
RAM:2406DC10                 MOV     R0, #0x83
RAM:2406DC14                 MOV     R1, #0
RAM:2406DC18                 BL      LCD_WriteReg
RAM:2406DC1C                 MOV     R0, #0x84
RAM:2406DC20                 MOV     R1, #0
RAM:2406DC24                 BL      LCD_WriteReg
RAM:2406DC28                 MOV     R1, 0x13F
RAM:2406DC30                 MOV     R0, #0x85
RAM:2406DC34                 BL      LCD_WriteReg
RAM:2406DC38                 MOV     R0, #0x50
RAM:2406DC3C                 MOV     R1, #0
RAM:2406DC40                 BL      LCD_WriteReg
RAM:2406DC44                 MOV     R0, #0x51
RAM:2406DC48                 MOV     R1, #0xEF
RAM:2406DC4C                 BL      LCD_WriteReg
RAM:2406DC50                 MOV     R0, #0x52
RAM:2406DC54                 MOV     R1, #0
RAM:2406DC58                 BL      LCD_WriteReg
RAM:2406DC5C                 MOV     R1, 0x13F
RAM:2406DC64                 MOV     R0, #0x53
RAM:2406DC68                 BL      LCD_WriteReg
RAM:2406DC6C                 MOV     R1, 0x202
RAM:2406DC74                 MOV     R0, #0x98
RAM:2406DC78                 BL      LCD_WriteReg
RAM:2406DC7C                 MOV     R1, 0x12F0
RAM:2406DC84                 MOV     R0, #0x10
RAM:2406DC88                 BL      LCD_WriteReg
RAM:2406DC8C                 MOV     R0, #0xC8
RAM:2406DC90                 BL      delay_base
RAM:2406DC94                 MOV     R1, 0x133
RAM:2406DC9C                 MOV     R0, #7
RAM:2406DCA0                 BL      LCD_WriteReg
RAM:2406DCA4                 MOV     R0, #0x22
RAM:2406DCA8                 BL      LCD_SetRegAddr
RAM:2406DCAC                 MOV     R2, #0x24
RAM:2406DCB0                 STRB    R2, [R4,#0x195]
RAM:2406DCB4                 LDRB    R3, [R4,#0x1B2]
RAM:2406DCB8                 BIC     R3, R3, #1
RAM:2406DCBC                 STRB    R3, [R4,#0x1B2]
RAM:2406DCC0                 LDRB    R2, [R4,#0x1BA]
RAM:2406DCC4                 ORR     R2, R2, #1
RAM:2406DCC8                 STRB    R2, [R4,#0x1BA]
RAM:2406DCCC                 LDRB    R3, [R4,#0x1B2]
RAM:2406DCD0                 LDR     R2, =gfx_magic_id
RAM:2406DCD4                 ORR     R3, R3, #1
RAM:2406DCD8                 STRB    R3, [R4,#0x1B2]
RAM:2406DCDC                 LDR     R0, [R2]
RAM:2406DCE0                 BL      more_gfx_magic
RAM:2406DCE4                 MOV     R0, #0
RAM:2406DCE8                 BL      set_a203_bit0_inv
RAM:2406DCEC                 LDR     R3, =fb_height
RAM:2406DCF0                 LDR     R12, =fb_param_b
RAM:2406DCF4                 LDR     R0, [R3]
RAM:2406DCF8                 LDR     R2, =fb_width
RAM:2406DCFC                 LDR     R3, =fb_param_a
RAM:2406DD00                 LDR     R1, [R2]
RAM:2406DD04                 LDR     R2, [R3]
RAM:2406DD08                 LDR     R3, [R12]
RAM:2406DD0C                 BL      set_fb_size_params
RAM:2406DD10                 MOV     R0, #1
RAM:2406DD14                 LDMFD   SP!, {R4,LR}
RAM:2406DD18                 B       or_a00f
RAM:2406DD18 ; ---------------------------------------------------------------------------
RAM:2406DD1C off_2406DD1C    DCD gfx_magic_id        ; DATA XREF: lcd_init_9+358r
RAM:2406DD20 off_2406DD20    DCD fb_height           ; DATA XREF: lcd_init_9+374r
RAM:2406DD24 off_2406DD24    DCD fb_param_b          ; DATA XREF: lcd_init_9+378r
RAM:2406DD28 off_2406DD28    DCD fb_width            ; DATA XREF: lcd_init_9+380r
RAM:2406DD2C off_2406DD2C    DCD fb_param_a          ; DATA XREF: lcd_init_9+384r
RAM:2406DD2C ; End of function lcd_init_9
RAM:2406DD2C
RAM:2406DD30
RAM:2406DD30 ; =============== S U B R O U T I N E =======================================
RAM:2406DD30
RAM:2406DD30
RAM:2406DD30 lcd_init_3                              ; CODE XREF: lcd_master_init:l3p
RAM:2406DD30                                         ; lcd_master_init+204p
RAM:2406DD30                 LDR     R3, =lcd_type_code_or_smth
RAM:2406DD34                 STMFD   SP!, {R4-R7,LR}
RAM:2406DD38                 MOV     R7, #3
RAM:2406DD3C                 SUB     SP, SP, #4
RAM:2406DD40                 STRB    R7, [R3]
RAM:2406DD44                 MOV     R0, #1
RAM:2406DD48                 MOV     R5, 0x1000A000
RAM:2406DD50                 BL      set_a000_enable_lcd_maybe
RAM:2406DD54                 MOV     R0, #1
RAM:2406DD58                 BL      or_a00f
RAM:2406DD5C                 LDRB    R3, [R5,#0x1B9]
RAM:2406DD60                 MOV     R4, 0xFFFFFF80
RAM:2406DD64                 ORR     R3, R3, R4
RAM:2406DD68                 STRB    R3, [R5,#0x1B9]
RAM:2406DD6C                 LDRB    R2, [R5,#0x1B1]
RAM:2406DD70                 MOV     R0, #0xA
RAM:2406DD74                 AND     R2, R2, #0x7F
RAM:2406DD78                 STRB    R2, [R5,#0x1B1]
RAM:2406DD7C                 BL      delay_base
RAM:2406DD80                 LDRB    R3, [R5,#0x1B1]
RAM:2406DD84                 MOV     R0, #0x3E8
RAM:2406DD88                 ORR     R3, R3, R4
RAM:2406DD8C                 STRB    R3, [R5,#0x1B1]
RAM:2406DD90                 BL      delay_base
RAM:2406DD94                 MOV     R0, #0
RAM:2406DD98                 MOV     R1, R0
RAM:2406DD9C                 BL      LCD_WriteReg
RAM:2406DDA0                 MOV     R0, #1
RAM:2406DDA4                 MOV     R1, #0x100
RAM:2406DDA8                 BL      LCD_WriteReg
RAM:2406DDAC                 MOV     R1, #0x1000
RAM:2406DDB0                 MOV     R0, R7
RAM:2406DDB4                 ADD     R1, R1, #0x10
RAM:2406DDB8                 BL      LCD_WriteReg
RAM:2406DDBC                 MOV     R0, #4
RAM:2406DDC0                 MOV     R1, #0
RAM:2406DDC4                 BL      LCD_WriteReg
RAM:2406DDC8                 MOV     R1, #0xB00
RAM:2406DDCC                 ADD     R1, R1, R7
RAM:2406DDD0                 MOV     R0, #8
RAM:2406DDD4                 BL      LCD_WriteReg
RAM:2406DDD8                 MOV     R0, #9
RAM:2406DDDC                 MOV     R1, #0
RAM:2406DDE0                 BL      LCD_WriteReg
RAM:2406DDE4                 MOV     R0, #0xA
RAM:2406DDE8                 MOV     R1, #0
RAM:2406DDEC                 BL      LCD_WriteReg
RAM:2406DDF0                 MOV     R0, #0xC
RAM:2406DDF4                 MOV     R1, #0
RAM:2406DDF8                 BL      LCD_WriteReg
RAM:2406DDFC                 MOV     R0, #0xD
RAM:2406DE00                 MOV     R1, #0
RAM:2406DE04                 BL      LCD_WriteReg
RAM:2406DE08                 MOV     R6, #0x100
RAM:2406DE0C                 MOV     R0, #0xF
RAM:2406DE10                 MOV     R1, #0
RAM:2406DE14                 BL      LCD_WriteReg
RAM:2406DE18                 ADD     R1, R6, #1
RAM:2406DE1C                 MOV     R0, #7
RAM:2406DE20                 BL      LCD_WriteReg
RAM:2406DE24                 MOV     R1, 0x12B0
RAM:2406DE2C                 MOV     R0, #0x10
RAM:2406DE30                 BL      LCD_WriteReg
RAM:2406DE34                 MOV     R0, #0x11
RAM:2406DE38                 MOV     R1, #7
RAM:2406DE3C                 BL      LCD_WriteReg
RAM:2406DE40                 MOV     R0, #0x17
RAM:2406DE44                 MOV     R1, #1
RAM:2406DE48                 BL      LCD_WriteReg
RAM:2406DE4C                 MOV     R1, #0x1B8
RAM:2406DE50                 ADD     R1, R1, R7
RAM:2406DE54                 MOV     R0, #0x12
RAM:2406DE58                 BL      LCD_WriteReg
RAM:2406DE5C                 MOV     R1, #0x1C00
RAM:2406DE60                 MOV     R0, #0x13
RAM:2406DE64                 BL      LCD_WriteReg
RAM:2406DE68                 MOV     R0, #0xC8
RAM:2406DE6C                 BL      delay_base
RAM:2406DE70                 MOV     R1, #0x12
RAM:2406DE74                 MOV     R0, #0x29
RAM:2406DE78                 BL      LCD_WriteReg
RAM:2406DE7C                 MOV     R0, #0x32
RAM:2406DE80                 BL      delay_base
RAM:2406DE84                 ADD     R1, R6, #2
RAM:2406DE88                 MOV     R0, #0x30
RAM:2406DE8C                 BL      LCD_WriteReg
RAM:2406DE90                 MOV     R0, #0x31
RAM:2406DE94                 MOV     R1, #0xC20
RAM:2406DE98                 BL      LCD_WriteReg
RAM:2406DE9C                 MOV     R1, 0xB21
RAM:2406DEA4                 MOV     R0, #0x32
RAM:2406DEA8                 BL      LCD_WriteReg
RAM:2406DEAC                 MOV     R1, 0x250D
RAM:2406DEB4                 MOV     R0, #0x33
RAM:2406DEB8                 BL      LCD_WriteReg
RAM:2406DEBC                 MOV     R1, #0x1D00
RAM:2406DEC0                 ADD     R4, R4, #0xA80
RAM:2406DEC4                 ADD     R1, R1, #0xB
RAM:2406DEC8                 MOV     R0, #0x34
RAM:2406DECC                 BL      LCD_WriteReg
RAM:2406DED0                 ADD     R1, R4, #4
RAM:2406DED4                 MOV     R0, #0x35
RAM:2406DED8                 BL      LCD_WriteReg
RAM:2406DEDC                 MOV     R1, 0x1701
RAM:2406DEE4                 MOV     R0, #0x36
RAM:2406DEE8                 BL      LCD_WriteReg
RAM:2406DEEC                 MOV     R1, 0x617
RAM:2406DEF4                 MOV     R0, #0x37
RAM:2406DEF8                 BL      LCD_WriteReg
RAM:2406DEFC                 MOV     R1, 0x305
RAM:2406DF04                 MOV     R0, #0x38
RAM:2406DF08                 BL      LCD_WriteReg
RAM:2406DF0C                 ADD     R1, R4, #5
RAM:2406DF10                 MOV     R0, #0x39
RAM:2406DF14                 ADD     R4, R4, #0x500
RAM:2406DF18                 BL      LCD_WriteReg
RAM:2406DF1C                 ADD     R1, R4, #4
RAM:2406DF20                 MOV     R0, #0x3A
RAM:2406DF24                 BL      LCD_WriteReg
RAM:2406DF28                 MOV     R1, R4
RAM:2406DF2C                 MOV     R0, #0x3B
RAM:2406DF30                 BL      LCD_WriteReg
RAM:2406DF34                 MOV     R0, #0x3C
RAM:2406DF38                 MOV     R1, #0xF
RAM:2406DF3C                 BL      LCD_WriteReg
RAM:2406DF40                 MOV     R1, 0x50F
RAM:2406DF48                 MOV     R0, #0x3D
RAM:2406DF4C                 BL      LCD_WriteReg
RAM:2406DF50                 MOV     R0, #0x3E
RAM:2406DF54                 MOV     R1, #0x204
RAM:2406DF58                 BL      LCD_WriteReg
RAM:2406DF5C                 MOV     R1, 0x404
RAM:2406DF64                 MOV     R0, #0x3F
RAM:2406DF68                 BL      LCD_WriteReg
RAM:2406DF6C                 MOV     R0, #0x50
RAM:2406DF70                 MOV     R1, #0
RAM:2406DF74                 BL      LCD_WriteReg
RAM:2406DF78                 MOV     R4, #0x13C
RAM:2406DF7C                 MOV     R0, #0x51
RAM:2406DF80                 MOV     R1, #0xEF
RAM:2406DF84                 BL      LCD_WriteReg
RAM:2406DF88                 ADD     R4, R4, R7
RAM:2406DF8C                 MOV     R0, #0x52
RAM:2406DF90                 MOV     R1, #0
RAM:2406DF94                 BL      LCD_WriteReg
RAM:2406DF98                 MOV     R1, R4
RAM:2406DF9C                 MOV     R0, #0x53
RAM:2406DFA0                 BL      LCD_WriteReg
RAM:2406DFA4                 MOV     R0, #0x20
RAM:2406DFA8                 MOV     R1, #0
RAM:2406DFAC                 BL      LCD_WriteReg
RAM:2406DFB0                 MOV     R1, R4
RAM:2406DFB4                 MOV     R0, #0x21
RAM:2406DFB8                 BL      LCD_WriteReg
RAM:2406DFBC                 MOV     R0, #0x60
RAM:2406DFC0                 MOV     R1, #0xA700
RAM:2406DFC4                 BL      LCD_WriteReg
RAM:2406DFC8                 MOV     R0, #0x61
RAM:2406DFCC                 MOV     R1, #1
RAM:2406DFD0                 BL      LCD_WriteReg
RAM:2406DFD4                 MOV     R0, #0x6A
RAM:2406DFD8                 MOV     R1, #0
RAM:2406DFDC                 BL      LCD_WriteReg
RAM:2406DFE0                 MOV     R0, #0x80
RAM:2406DFE4                 MOV     R1, #0
RAM:2406DFE8                 BL      LCD_WriteReg
RAM:2406DFEC                 MOV     R0, #0x81
RAM:2406DFF0                 MOV     R1, #0
RAM:2406DFF4                 BL      LCD_WriteReg
RAM:2406DFF8                 MOV     R0, #0x82
RAM:2406DFFC                 MOV     R1, #0
RAM:2406E000                 BL      LCD_WriteReg
RAM:2406E004                 MOV     R0, #0x83
RAM:2406E008                 MOV     R1, #0
RAM:2406E00C                 BL      LCD_WriteReg
RAM:2406E010                 MOV     R0, #0x84
RAM:2406E014                 MOV     R1, #0
RAM:2406E018                 BL      LCD_WriteReg
RAM:2406E01C                 MOV     R0, #0x85
RAM:2406E020                 MOV     R1, #0
RAM:2406E024                 BL      LCD_WriteReg
RAM:2406E028                 MOV     R0, #0x90
RAM:2406E02C                 MOV     R1, #0x10
RAM:2406E030                 BL      LCD_WriteReg
RAM:2406E034                 MOV     R0, #0x92
RAM:2406E038                 MOV     R1, #0
RAM:2406E03C                 BL      LCD_WriteReg
RAM:2406E040                 ADD     R1, R6, R7
RAM:2406E044                 MOV     R0, #0x93
RAM:2406E048                 BL      LCD_WriteReg
RAM:2406E04C                 MOV     R0, #0x95
RAM:2406E050                 MOV     R1, #0x110
RAM:2406E054                 BL      LCD_WriteReg
RAM:2406E058                 MOV     R0, #0x97
RAM:2406E05C                 MOV     R1, #0
RAM:2406E060                 BL      LCD_WriteReg
RAM:2406E064                 MOV     R0, #0x98
RAM:2406E068                 MOV     R1, #0
RAM:2406E06C                 BL      LCD_WriteReg
RAM:2406E070                 MOV     R1, 0x5408
RAM:2406E078                 MOV     R0, #0xF0
RAM:2406E07C                 BL      LCD_WriteReg
RAM:2406E080                 MOV     R0, #0xF3
RAM:2406E084                 MOV     R1, #0
RAM:2406E088                 BL      LCD_WriteReg
RAM:2406E08C                 MOV     R0, #0xF4
RAM:2406E090                 MOV     R1, #0x11
RAM:2406E094                 BL      LCD_WriteReg
RAM:2406E098                 MOV     R1, #0x170
RAM:2406E09C                 ADD     R1, R1, R7
RAM:2406E0A0                 MOV     R0, #7
RAM:2406E0A4                 BL      LCD_WriteReg
RAM:2406E0A8                 MOV     R0, #0xC8
RAM:2406E0AC                 BL      delay_base
RAM:2406E0B0                 MOV     R0, #0x22
RAM:2406E0B4                 BL      LCD_SetRegAddr
RAM:2406E0B8                 MOV     R2, #0x24
RAM:2406E0BC                 STRB    R2, [R5,#0x195]
RAM:2406E0C0                 LDRB    R3, [R5,#0x1B2]
RAM:2406E0C4                 BIC     R3, R3, #1
RAM:2406E0C8                 STRB    R3, [R5,#0x1B2]
RAM:2406E0CC                 LDRB    R2, [R5,#0x1BA]
RAM:2406E0D0                 ORR     R2, R2, #1
RAM:2406E0D4                 STRB    R2, [R5,#0x1BA]
RAM:2406E0D8                 LDRB    R3, [R5,#0x1B2]
RAM:2406E0DC                 LDR     R2, =gfx_magic_id
RAM:2406E0E0                 ORR     R3, R3, #1
RAM:2406E0E4                 STRB    R3, [R5,#0x1B2]
RAM:2406E0E8                 LDR     R0, [R2]
RAM:2406E0EC                 BL      more_gfx_magic
RAM:2406E0F0                 MOV     R0, #0
RAM:2406E0F4                 BL      set_a203_bit0_inv
RAM:2406E0F8                 LDR     R3, =fb_height
RAM:2406E0FC                 LDR     R12, =fb_param_b
RAM:2406E100                 LDR     R0, [R3]
RAM:2406E104                 LDR     R2, =fb_width
RAM:2406E108                 LDR     R3, =fb_param_a
RAM:2406E10C                 LDR     R1, [R2]
RAM:2406E110                 LDR     R2, [R3]
RAM:2406E114                 LDR     R3, [R12]
RAM:2406E118                 BL      set_fb_size_params
RAM:2406E11C                 MOV     R0, #1
RAM:2406E120                 ADD     SP, SP, #4
RAM:2406E124                 LDMFD   SP!, {R4-R7,LR}
RAM:2406E128                 B       or_a00f
RAM:2406E128 ; ---------------------------------------------------------------------------
RAM:2406E12C off_2406E12C    DCD lcd_type_code_or_smth ; DATA XREF: lcd_init_3r
RAM:2406E130 off_2406E130    DCD gfx_magic_id        ; DATA XREF: lcd_init_3+3ACr
RAM:2406E134 off_2406E134    DCD fb_height           ; DATA XREF: lcd_init_3+3C8r
RAM:2406E138 off_2406E138    DCD fb_param_b          ; DATA XREF: lcd_init_3+3CCr
RAM:2406E13C off_2406E13C    DCD fb_width            ; DATA XREF: lcd_init_3+3D4r
RAM:2406E140 off_2406E140    DCD fb_param_a          ; DATA XREF: lcd_init_3+3D8r
RAM:2406E140 ; End of function lcd_init_3
RAM:2406E140
RAM:2406E144
RAM:2406E144 ; =============== S U B R O U T I N E =======================================
RAM:2406E144
RAM:2406E144
RAM:2406E144 lcd_init_8                              ; CODE XREF: lcd_master_init:l8p
RAM:2406E144                                         ; lcd_master_init+248p
RAM:2406E144                 LDR     R3, =lcd_type_code_or_smth
RAM:2406E148                 STMFD   SP!, {R4-R7,LR}
RAM:2406E14C                 MOV     R6, #8
RAM:2406E150                 SUB     SP, SP, #4
RAM:2406E154                 STRB    R6, [R3]
RAM:2406E158                 MOV     R0, #1
RAM:2406E15C                 MOV     R5, 0x1000A000
RAM:2406E164                 BL      set_a000_enable_lcd_maybe
RAM:2406E168                 MOV     R0, #1
RAM:2406E16C                 BL      or_a00f
RAM:2406E170                 LDRB    R3, [R5,#0x1B9]
RAM:2406E174                 MOV     R4, 0xFFFFFF80
RAM:2406E178                 ORR     R3, R3, R4
RAM:2406E17C                 STRB    R3, [R5,#0x1B9]
RAM:2406E180                 LDRB    R2, [R5,#0x1B1]
RAM:2406E184                 MOV     R0, #0xA
RAM:2406E188                 AND     R2, R2, #0x7F
RAM:2406E18C                 STRB    R2, [R5,#0x1B1]
RAM:2406E190                 BL      delay_base
RAM:2406E194                 LDRB    R3, [R5,#0x1B1]
RAM:2406E198                 MOV     R0, #0x3E8
RAM:2406E19C                 ORR     R3, R3, R4
RAM:2406E1A0                 STRB    R3, [R5,#0x1B1]
RAM:2406E1A4                 BL      delay_base
RAM:2406E1A8                 MOV     R0, #0
RAM:2406E1AC                 MOV     R1, R0
RAM:2406E1B0                 BL      LCD_WriteReg
RAM:2406E1B4                 MOV     R0, #0xC8
RAM:2406E1B8                 BL      delay_base
RAM:2406E1BC                 MOV     R0, #1
RAM:2406E1C0                 MOV     R1, #0x100
RAM:2406E1C4                 BL      LCD_WriteReg
RAM:2406E1C8                 ADD     R4, R4, #0x1080
RAM:2406E1CC                 MOV     R0, #2
RAM:2406E1D0                 MOV     R1, #0x500
RAM:2406E1D4                 BL      LCD_WriteReg
RAM:2406E1D8                 ADD     R1, R4, #0x10
RAM:2406E1DC                 MOV     R0, #3
RAM:2406E1E0                 BL      LCD_WriteReg
RAM:2406E1E4                 MOV     R0, #4
RAM:2406E1E8                 MOV     R1, #0
RAM:2406E1EC                 BL      LCD_WriteReg
RAM:2406E1F0                 MOV     R1, #0x204
RAM:2406E1F4                 MOV     R0, R6
RAM:2406E1F8                 ADD     R1, R1, #3
RAM:2406E1FC                 BL      LCD_WriteReg
RAM:2406E200                 MOV     R0, #9
RAM:2406E204                 MOV     R1, #0
RAM:2406E208                 BL      LCD_WriteReg
RAM:2406E20C                 MOV     R0, #0xA
RAM:2406E210                 MOV     R1, #0
RAM:2406E214                 BL      LCD_WriteReg
RAM:2406E218                 MOV     R0, #0xC
RAM:2406E21C                 MOV     R1, #0
RAM:2406E220                 BL      LCD_WriteReg
RAM:2406E224                 MOV     R0, #0xD
RAM:2406E228                 MOV     R1, #0
RAM:2406E22C                 BL      LCD_WriteReg
RAM:2406E230                 MOV     R7, #0x100
RAM:2406E234                 MOV     R0, #0xF
RAM:2406E238                 MOV     R1, #0
RAM:2406E23C                 BL      LCD_WriteReg
RAM:2406E240                 ADD     R1, R7, #1
RAM:2406E244                 MOV     R0, #7
RAM:2406E248                 BL      LCD_WriteReg
RAM:2406E24C                 MOV     R0, #0xA
RAM:2406E250                 BL      delay_base
RAM:2406E254                 MOV     R1, 0x10B0
RAM:2406E25C                 MOV     R0, #0x10
RAM:2406E260                 BL      LCD_WriteReg
RAM:2406E264                 MOV     R0, #0xA
RAM:2406E268                 BL      delay_base
RAM:2406E26C                 MOV     R1, #7
RAM:2406E270                 MOV     R0, #0x11
RAM:2406E274                 BL      LCD_WriteReg
RAM:2406E278                 MOV     R0, #0xA
RAM:2406E27C                 BL      delay_base
RAM:2406E280                 MOV     R1, #1
RAM:2406E284                 MOV     R0, #0x17
RAM:2406E288                 BL      LCD_WriteReg
RAM:2406E28C                 MOV     R0, #0xA
RAM:2406E290                 BL      delay_base
RAM:2406E294                 MOV     R1, 0x13B
RAM:2406E29C                 MOV     R0, #0x12
RAM:2406E2A0                 BL      LCD_WriteReg
RAM:2406E2A4                 MOV     R0, #0xA
RAM:2406E2A8                 BL      delay_base
RAM:2406E2AC                 MOV     R1, #0x200
RAM:2406E2B0                 MOV     R0, #0x13
RAM:2406E2B4                 BL      LCD_WriteReg
RAM:2406E2B8                 MOV     R0, #0xA
RAM:2406E2BC                 BL      delay_base
RAM:2406E2C0                 MOV     R1, R6
RAM:2406E2C4                 MOV     R0, #0x29
RAM:2406E2C8                 BL      LCD_WriteReg
RAM:2406E2CC                 MOV     R1, R6
RAM:2406E2D0                 MOV     R0, #0x2A
RAM:2406E2D4                 BL      LCD_WriteReg
RAM:2406E2D8                 MOV     R0, #0x64
RAM:2406E2DC                 BL      delay_base
RAM:2406E2E0                 MOV     R0, #0x30
RAM:2406E2E4                 MOV     R1, #2
RAM:2406E2E8                 BL      LCD_WriteReg
RAM:2406E2EC                 MOV     R0, #0x31
RAM:2406E2F0                 MOV     R1, #0x720
RAM:2406E2F4                 BL      LCD_WriteReg
RAM:2406E2F8                 MOV     R1, 0x924
RAM:2406E300                 MOV     R0, #0x32
RAM:2406E304                 BL      LCD_WriteReg
RAM:2406E308                 MOV     R1, 0x3F10
RAM:2406E310                 MOV     R0, #0x33
RAM:2406E314                 BL      LCD_WriteReg
RAM:2406E318                 MOV     R1, 0x3D06
RAM:2406E320                 MOV     R0, #0x34
RAM:2406E324                 BL      LCD_WriteReg
RAM:2406E328                 ADD     R1, R4, #3
RAM:2406E32C                 MOV     R0, #0x35
RAM:2406E330                 BL      LCD_WriteReg
RAM:2406E334                 MOV     R1, 0xC05
RAM:2406E33C                 MOV     R0, #0x36
RAM:2406E340                 BL      LCD_WriteReg
RAM:2406E344                 MOV     R0, #0x37
RAM:2406E348                 MOV     R1, #0x218
RAM:2406E34C                 BL      LCD_WriteReg
RAM:2406E350                 MOV     R0, #0x38
RAM:2406E354                 MOV     R1, #6
RAM:2406E358                 BL      LCD_WriteReg
RAM:2406E35C                 SUB     R4, R4, #0x500
RAM:2406E360                 MOV     R0, #0x39
RAM:2406E364                 MOV     R1, #4
RAM:2406E368                 BL      LCD_WriteReg
RAM:2406E36C                 ADD     R1, R4, #5
RAM:2406E370                 MOV     R0, #0x3A
RAM:2406E374                 BL      LCD_WriteReg
RAM:2406E378                 MOV     R1, R4
RAM:2406E37C                 MOV     R0, #0x3B
RAM:2406E380                 BL      LCD_WriteReg
RAM:2406E384                 MOV     R1, #0x20C
RAM:2406E388                 SUB     R4, R4, #0x600
RAM:2406E38C                 ADD     R1, R1, #3
RAM:2406E390                 MOV     R0, #0x3C
RAM:2406E394                 BL      LCD_WriteReg
RAM:2406E398                 ADD     R1, R4, #0xF
RAM:2406E39C                 MOV     R0, #0x3D
RAM:2406E3A0                 BL      LCD_WriteReg
RAM:2406E3A4                 MOV     R1, 0x203
RAM:2406E3AC                 MOV     R0, #0x3E
RAM:2406E3B0                 BL      LCD_WriteReg
RAM:2406E3B4                 ADD     R1, R4, #1
RAM:2406E3B8                 MOV     R0, #0x3F
RAM:2406E3BC                 BL      LCD_WriteReg
RAM:2406E3C0                 MOV     R0, #0x50
RAM:2406E3C4                 MOV     R1, #0
RAM:2406E3C8                 BL      LCD_WriteReg
RAM:2406E3CC                 MOV     R0, #0x51
RAM:2406E3D0                 MOV     R1, #0xEF
RAM:2406E3D4                 BL      LCD_WriteReg
RAM:2406E3D8                 MOV     R0, #0x52
RAM:2406E3DC                 MOV     R1, #0
RAM:2406E3E0                 BL      LCD_WriteReg
RAM:2406E3E4                 MOV     R1, 0x13F
RAM:2406E3EC                 MOV     R0, #0x53
RAM:2406E3F0                 BL      LCD_WriteReg
RAM:2406E3F4                 MOV     R0, #0x60
RAM:2406E3F8                 MOV     R1, #0x2700
RAM:2406E3FC                 BL      LCD_WriteReg
RAM:2406E400                 MOV     R0, #0x61
RAM:2406E404                 MOV     R1, #1
RAM:2406E408                 BL      LCD_WriteReg
RAM:2406E40C                 MOV     R0, #0x6A
RAM:2406E410                 MOV     R1, #0
RAM:2406E414                 BL      LCD_WriteReg
RAM:2406E418                 MOV     R0, #0x80
RAM:2406E41C                 MOV     R1, #0
RAM:2406E420                 BL      LCD_WriteReg
RAM:2406E424                 MOV     R0, #0x81
RAM:2406E428                 MOV     R1, #0
RAM:2406E42C                 BL      LCD_WriteReg
RAM:2406E430                 MOV     R0, #0x82
RAM:2406E434                 MOV     R1, #0
RAM:2406E438                 BL      LCD_WriteReg
RAM:2406E43C                 MOV     R0, #0x83
RAM:2406E440                 MOV     R1, #0
RAM:2406E444                 BL      LCD_WriteReg
RAM:2406E448                 MOV     R0, #0x84
RAM:2406E44C                 MOV     R1, #0
RAM:2406E450                 BL      LCD_WriteReg
RAM:2406E454                 MOV     R0, #0x85
RAM:2406E458                 MOV     R1, #0
RAM:2406E45C                 BL      LCD_WriteReg
RAM:2406E460                 MOV     R0, #0x90
RAM:2406E464                 MOV     R1, #0x10
RAM:2406E468                 BL      LCD_WriteReg
RAM:2406E46C                 MOV     R0, #0x92
RAM:2406E470                 MOV     R1, #0
RAM:2406E474                 BL      LCD_WriteReg
RAM:2406E478                 ADD     R1, R7, #3
RAM:2406E47C                 MOV     R0, #0x93
RAM:2406E480                 BL      LCD_WriteReg
RAM:2406E484                 MOV     R0, #0x95
RAM:2406E488                 MOV     R1, #0x110
RAM:2406E48C                 BL      LCD_WriteReg
RAM:2406E490                 MOV     R0, #0x97
RAM:2406E494                 MOV     R1, #0
RAM:2406E498                 BL      LCD_WriteReg
RAM:2406E49C                 MOV     R0, #0x98
RAM:2406E4A0                 MOV     R1, #0
RAM:2406E4A4                 BL      LCD_WriteReg
RAM:2406E4A8                 MOV     R1, #0x5400
RAM:2406E4AC                 ADD     R1, R1, R6
RAM:2406E4B0                 MOV     R0, #0xF0
RAM:2406E4B4                 BL      LCD_WriteReg
RAM:2406E4B8                 MOV     R0, #0xF3
RAM:2406E4BC                 MOV     R1, #0x10
RAM:2406E4C0                 BL      LCD_WriteReg
RAM:2406E4C4                 MOV     R0, #0xF4
RAM:2406E4C8                 MOV     R1, #0x1F
RAM:2406E4CC                 BL      LCD_WriteReg
RAM:2406E4D0                 MOV     R1, #0
RAM:2406E4D4                 MOV     R0, #0xF0
RAM:2406E4D8                 BL      LCD_WriteReg
RAM:2406E4DC                 MOV     R0, #0x64
RAM:2406E4E0                 BL      delay_base
RAM:2406E4E4                 MOV     R1, 0x173
RAM:2406E4EC                 MOV     R0, #7
RAM:2406E4F0                 BL      LCD_WriteReg
RAM:2406E4F4                 MOV     R0, #0x20
RAM:2406E4F8                 MOV     R1, #0
RAM:2406E4FC                 BL      LCD_WriteReg
RAM:2406E500                 MOV     R0, #0x21
RAM:2406E504                 MOV     R1, #0
RAM:2406E508                 BL      LCD_WriteReg
RAM:2406E50C                 MOV     R1, #0x20
RAM:2406E510                 MOV     R0, #0x2B
RAM:2406E514                 BL      LCD_WriteReg
RAM:2406E518                 MOV     R0, #0x22
RAM:2406E51C                 BL      LCD_SetRegAddr
RAM:2406E520                 MOV     R2, #0x24
RAM:2406E524                 STRB    R2, [R5,#0x195]
RAM:2406E528                 LDRB    R3, [R5,#0x1B2]
RAM:2406E52C                 BIC     R3, R3, #1
RAM:2406E530                 STRB    R3, [R5,#0x1B2]
RAM:2406E534                 LDRB    R2, [R5,#0x1BA]
RAM:2406E538                 ORR     R2, R2, #1
RAM:2406E53C                 STRB    R2, [R5,#0x1BA]
RAM:2406E540                 LDRB    R3, [R5,#0x1B2]
RAM:2406E544                 LDR     R2, =gfx_magic_id
RAM:2406E548                 ORR     R3, R3, #1
RAM:2406E54C                 STRB    R3, [R5,#0x1B2]
RAM:2406E550                 LDR     R0, [R2]
RAM:2406E554                 BL      more_gfx_magic
RAM:2406E558                 MOV     R0, #0
RAM:2406E55C                 BL      set_a203_bit0_inv
RAM:2406E560                 LDR     R3, =fb_height
RAM:2406E564                 LDR     R12, =fb_param_b
RAM:2406E568                 LDR     R0, [R3]
RAM:2406E56C                 LDR     R2, =fb_width
RAM:2406E570                 LDR     R3, =fb_param_a
RAM:2406E574                 LDR     R1, [R2]
RAM:2406E578                 LDR     R2, [R3]
RAM:2406E57C                 LDR     R3, [R12]
RAM:2406E580                 BL      set_fb_size_params
RAM:2406E584                 MOV     R0, #1
RAM:2406E588                 ADD     SP, SP, #4
RAM:2406E58C                 LDMFD   SP!, {R4-R7,LR}
RAM:2406E590                 B       or_a00f
RAM:2406E590 ; ---------------------------------------------------------------------------
RAM:2406E594 off_2406E594    DCD lcd_type_code_or_smth ; DATA XREF: lcd_init_8r
RAM:2406E598 off_2406E598    DCD gfx_magic_id        ; DATA XREF: lcd_init_8+400r
RAM:2406E59C off_2406E59C    DCD fb_height           ; DATA XREF: lcd_init_8+41Cr
RAM:2406E5A0 off_2406E5A0    DCD fb_param_b          ; DATA XREF: lcd_init_8+420r
RAM:2406E5A4 off_2406E5A4    DCD fb_width            ; DATA XREF: lcd_init_8+428r
RAM:2406E5A8 off_2406E5A8    DCD fb_param_a          ; DATA XREF: lcd_init_8+42Cr
RAM:2406E5A8 ; End of function lcd_init_8
RAM:2406E5A8
RAM:2406E5AC
RAM:2406E5AC ; =============== S U B R O U T I N E =======================================
RAM:2406E5AC
RAM:2406E5AC
RAM:2406E5AC lcd_init_16                             ; CODE XREF: lcd_master_init:l16p
RAM:2406E5AC                                         ; lcd_master_init+294p
RAM:2406E5AC                 LDR     R3, =lcd_type_code_or_smth
RAM:2406E5B0                 STMFD   SP!, {R4-R7,LR}
RAM:2406E5B4                 MOV     R6, #8
RAM:2406E5B8                 SUB     SP, SP, #4
RAM:2406E5BC                 STRB    R6, [R3]
RAM:2406E5C0                 MOV     R0, #1
RAM:2406E5C4                 MOV     R5, 0x1000A000
RAM:2406E5CC                 BL      set_a000_enable_lcd_maybe
RAM:2406E5D0                 MOV     R0, #1
RAM:2406E5D4                 BL      or_a00f
RAM:2406E5D8                 LDRB    R3, [R5,#0x1B9]
RAM:2406E5DC                 MOV     R4, 0xFFFFFF80
RAM:2406E5E0                 ORR     R3, R3, R4
RAM:2406E5E4                 STRB    R3, [R5,#0x1B9]
RAM:2406E5E8                 LDRB    R2, [R5,#0x1B1]
RAM:2406E5EC                 MOV     R0, #0xA
RAM:2406E5F0                 AND     R2, R2, #0x7F
RAM:2406E5F4                 STRB    R2, [R5,#0x1B1]
RAM:2406E5F8                 BL      delay_base
RAM:2406E5FC                 LDRB    R3, [R5,#0x1B1]
RAM:2406E600                 MOV     R0, #0x3E8
RAM:2406E604                 ORR     R3, R3, R4
RAM:2406E608                 STRB    R3, [R5,#0x1B1]
RAM:2406E60C                 BL      delay_base
RAM:2406E610                 MOV     R0, #0
RAM:2406E614                 MOV     R1, R0
RAM:2406E618                 BL      LCD_WriteReg
RAM:2406E61C                 MOV     R0, #0xC8
RAM:2406E620                 BL      delay_base
RAM:2406E624                 MOV     R0, #1
RAM:2406E628                 MOV     R1, #0
RAM:2406E62C                 BL      LCD_WriteReg
RAM:2406E630                 MOV     R0, #2
RAM:2406E634                 MOV     R1, #0x500
RAM:2406E638                 BL      LCD_WriteReg
RAM:2406E63C                 MOV     R0, #3
RAM:2406E640                 MOV     R1, #0x1080
RAM:2406E644                 BL      LCD_WriteReg
RAM:2406E648                 MOV     R0, #4
RAM:2406E64C                 MOV     R1, #0
RAM:2406E650                 BL      LCD_WriteReg
RAM:2406E654                 MOV     R1, #0x204
RAM:2406E658                 MOV     R0, R6
RAM:2406E65C                 ADD     R1, R1, #3
RAM:2406E660                 BL      LCD_WriteReg
RAM:2406E664                 MOV     R0, #9
RAM:2406E668                 MOV     R1, #0
RAM:2406E66C                 BL      LCD_WriteReg
RAM:2406E670                 MOV     R0, #0xA
RAM:2406E674                 MOV     R1, #0
RAM:2406E678                 BL      LCD_WriteReg
RAM:2406E67C                 MOV     R0, #0xC
RAM:2406E680                 MOV     R1, #0
RAM:2406E684                 BL      LCD_WriteReg
RAM:2406E688                 MOV     R0, #0xD
RAM:2406E68C                 MOV     R1, #0
RAM:2406E690                 BL      LCD_WriteReg
RAM:2406E694                 MOV     R7, #0x100
RAM:2406E698                 MOV     R0, #0xF
RAM:2406E69C                 MOV     R1, #0
RAM:2406E6A0                 BL      LCD_WriteReg
RAM:2406E6A4                 ADD     R1, R7, #1
RAM:2406E6A8                 MOV     R0, #7
RAM:2406E6AC                 BL      LCD_WriteReg
RAM:2406E6B0                 MOV     R0, #0xA
RAM:2406E6B4                 BL      delay_base
RAM:2406E6B8                 MOV     R1, 0x10B0
RAM:2406E6C0                 MOV     R0, #0x10
RAM:2406E6C4                 BL      LCD_WriteReg
RAM:2406E6C8                 MOV     R0, #0xA
RAM:2406E6CC                 BL      delay_base
RAM:2406E6D0                 MOV     R1, #7
RAM:2406E6D4                 MOV     R0, #0x11
RAM:2406E6D8                 BL      LCD_WriteReg
RAM:2406E6DC                 MOV     R0, #0xA
RAM:2406E6E0                 BL      delay_base
RAM:2406E6E4                 MOV     R1, #1
RAM:2406E6E8                 MOV     R0, #0x17
RAM:2406E6EC                 BL      LCD_WriteReg
RAM:2406E6F0                 MOV     R0, #0xA
RAM:2406E6F4                 BL      delay_base
RAM:2406E6F8                 MOV     R1, 0x13B
RAM:2406E700                 MOV     R0, #0x12
RAM:2406E704                 BL      LCD_WriteReg
RAM:2406E708                 MOV     R0, #0xA
RAM:2406E70C                 BL      delay_base
RAM:2406E710                 MOV     R1, #0x200
RAM:2406E714                 MOV     R0, #0x13
RAM:2406E718                 BL      LCD_WriteReg
RAM:2406E71C                 MOV     R0, #0xA
RAM:2406E720                 BL      delay_base
RAM:2406E724                 MOV     R1, R6
RAM:2406E728                 MOV     R0, #0x29
RAM:2406E72C                 BL      LCD_WriteReg
RAM:2406E730                 MOV     R1, R6
RAM:2406E734                 MOV     R0, #0x2A
RAM:2406E738                 BL      LCD_WriteReg
RAM:2406E73C                 MOV     R0, #0x64
RAM:2406E740                 BL      delay_base
RAM:2406E744                 MOV     R0, #0x30
RAM:2406E748                 MOV     R1, #2
RAM:2406E74C                 BL      LCD_WriteReg
RAM:2406E750                 MOV     R0, #0x31
RAM:2406E754                 MOV     R1, #0x720
RAM:2406E758                 BL      LCD_WriteReg
RAM:2406E75C                 MOV     R1, 0x924
RAM:2406E764                 MOV     R0, #0x32
RAM:2406E768                 BL      LCD_WriteReg
RAM:2406E76C                 MOV     R1, 0x3F10
RAM:2406E774                 MOV     R0, #0x33
RAM:2406E778                 BL      LCD_WriteReg
RAM:2406E77C                 MOV     R1, 0x3D06
RAM:2406E784                 MOV     R0, #0x34
RAM:2406E788                 BL      LCD_WriteReg
RAM:2406E78C                 MOV     R1, 0x1003
RAM:2406E794                 MOV     R0, #0x35
RAM:2406E798                 BL      LCD_WriteReg
RAM:2406E79C                 MOV     R1, 0xC05
RAM:2406E7A4                 MOV     R0, #0x36
RAM:2406E7A8                 BL      LCD_WriteReg
RAM:2406E7AC                 MOV     R0, #0x37
RAM:2406E7B0                 MOV     R1, #0x218
RAM:2406E7B4                 BL      LCD_WriteReg
RAM:2406E7B8                 MOV     R0, #0x38
RAM:2406E7BC                 MOV     R1, #6
RAM:2406E7C0                 BL      LCD_WriteReg
RAM:2406E7C4                 ADD     R4, R4, #0xB80
RAM:2406E7C8                 MOV     R0, #0x39
RAM:2406E7CC                 MOV     R1, #4
RAM:2406E7D0                 BL      LCD_WriteReg
RAM:2406E7D4                 ADD     R1, R4, #5
RAM:2406E7D8                 MOV     R0, #0x3A
RAM:2406E7DC                 BL      LCD_WriteReg
RAM:2406E7E0                 MOV     R1, R4
RAM:2406E7E4                 MOV     R0, #0x3B
RAM:2406E7E8                 BL      LCD_WriteReg
RAM:2406E7EC                 MOV     R1, #0x20C
RAM:2406E7F0                 SUB     R4, R4, #0x600
RAM:2406E7F4                 ADD     R1, R1, #3
RAM:2406E7F8                 MOV     R0, #0x3C
RAM:2406E7FC                 BL      LCD_WriteReg
RAM:2406E800                 ADD     R1, R4, #0xF
RAM:2406E804                 MOV     R0, #0x3D
RAM:2406E808                 BL      LCD_WriteReg
RAM:2406E80C                 MOV     R1, 0x203
RAM:2406E814                 MOV     R0, #0x3E
RAM:2406E818                 BL      LCD_WriteReg
RAM:2406E81C                 ADD     R1, R4, #1
RAM:2406E820                 MOV     R0, #0x3F
RAM:2406E824                 BL      LCD_WriteReg
RAM:2406E828                 MOV     R0, #0x50
RAM:2406E82C                 MOV     R1, #0
RAM:2406E830                 BL      LCD_WriteReg
RAM:2406E834                 MOV     R0, #0x51
RAM:2406E838                 MOV     R1, #0xEF
RAM:2406E83C                 BL      LCD_WriteReg
RAM:2406E840                 MOV     R0, #0x52
RAM:2406E844                 MOV     R1, #0
RAM:2406E848                 BL      LCD_WriteReg
RAM:2406E84C                 MOV     R1, 0x13F
RAM:2406E854                 MOV     R0, #0x53
RAM:2406E858                 BL      LCD_WriteReg
RAM:2406E85C                 MOV     R0, #0x60
RAM:2406E860                 MOV     R1, #0x2700
RAM:2406E864                 BL      LCD_WriteReg
RAM:2406E868                 MOV     R0, #0x61
RAM:2406E86C                 MOV     R1, #1
RAM:2406E870                 BL      LCD_WriteReg
RAM:2406E874                 MOV     R0, #0x6A
RAM:2406E878                 MOV     R1, #0
RAM:2406E87C                 BL      LCD_WriteReg
RAM:2406E880                 MOV     R0, #0x80
RAM:2406E884                 MOV     R1, #0
RAM:2406E888                 BL      LCD_WriteReg
RAM:2406E88C                 MOV     R0, #0x81
RAM:2406E890                 MOV     R1, #0
RAM:2406E894                 BL      LCD_WriteReg
RAM:2406E898                 MOV     R0, #0x82
RAM:2406E89C                 MOV     R1, #0
RAM:2406E8A0                 BL      LCD_WriteReg
RAM:2406E8A4                 MOV     R0, #0x83
RAM:2406E8A8                 MOV     R1, #0
RAM:2406E8AC                 BL      LCD_WriteReg
RAM:2406E8B0                 MOV     R0, #0x84
RAM:2406E8B4                 MOV     R1, #0
RAM:2406E8B8                 BL      LCD_WriteReg
RAM:2406E8BC                 MOV     R0, #0x85
RAM:2406E8C0                 MOV     R1, #0
RAM:2406E8C4                 BL      LCD_WriteReg
RAM:2406E8C8                 MOV     R0, #0x90
RAM:2406E8CC                 MOV     R1, #0x10
RAM:2406E8D0                 BL      LCD_WriteReg
RAM:2406E8D4                 MOV     R0, #0x92
RAM:2406E8D8                 MOV     R1, #0
RAM:2406E8DC                 BL      LCD_WriteReg
RAM:2406E8E0                 ADD     R1, R7, #3
RAM:2406E8E4                 MOV     R0, #0x93
RAM:2406E8E8                 BL      LCD_WriteReg
RAM:2406E8EC                 MOV     R0, #0x95
RAM:2406E8F0                 MOV     R1, #0x110
RAM:2406E8F4                 BL      LCD_WriteReg
RAM:2406E8F8                 MOV     R0, #0x97
RAM:2406E8FC                 MOV     R1, #0
RAM:2406E900                 BL      LCD_WriteReg
RAM:2406E904                 MOV     R0, #0x98
RAM:2406E908                 MOV     R1, #0
RAM:2406E90C                 BL      LCD_WriteReg
RAM:2406E910                 MOV     R1, #0x5400
RAM:2406E914                 ADD     R1, R1, R6
RAM:2406E918                 MOV     R0, #0xF0
RAM:2406E91C                 BL      LCD_WriteReg
RAM:2406E920                 MOV     R0, #0xF3
RAM:2406E924                 MOV     R1, #0x10
RAM:2406E928                 BL      LCD_WriteReg
RAM:2406E92C                 MOV     R0, #0xF4
RAM:2406E930                 MOV     R1, #0x1F
RAM:2406E934                 BL      LCD_WriteReg
RAM:2406E938                 MOV     R1, #0
RAM:2406E93C                 MOV     R0, #0xF0
RAM:2406E940                 BL      LCD_WriteReg
RAM:2406E944                 MOV     R0, #0x64
RAM:2406E948                 BL      delay_base
RAM:2406E94C                 MOV     R1, 0x173
RAM:2406E954                 MOV     R0, #7
RAM:2406E958                 BL      LCD_WriteReg
RAM:2406E95C                 MOV     R0, #0x20
RAM:2406E960                 MOV     R1, #0
RAM:2406E964                 BL      LCD_WriteReg
RAM:2406E968                 MOV     R0, #0x21
RAM:2406E96C                 MOV     R1, #0
RAM:2406E970                 BL      LCD_WriteReg
RAM:2406E974                 MOV     R1, #0x20
RAM:2406E978                 MOV     R0, #0x2B
RAM:2406E97C                 BL      LCD_WriteReg
RAM:2406E980                 MOV     R0, #0x22
RAM:2406E984                 BL      LCD_SetRegAddr
RAM:2406E988                 MOV     R2, #0x24
RAM:2406E98C                 STRB    R2, [R5,#0x195]
RAM:2406E990                 LDRB    R3, [R5,#0x1B2]
RAM:2406E994                 BIC     R3, R3, #1
RAM:2406E998                 STRB    R3, [R5,#0x1B2]
RAM:2406E99C                 LDRB    R2, [R5,#0x1BA]
RAM:2406E9A0                 ORR     R2, R2, #1
RAM:2406E9A4                 STRB    R2, [R5,#0x1BA]
RAM:2406E9A8                 LDRB    R3, [R5,#0x1B2]
RAM:2406E9AC                 LDR     R2, =gfx_magic_id
RAM:2406E9B0                 ORR     R3, R3, #1
RAM:2406E9B4                 STRB    R3, [R5,#0x1B2]
RAM:2406E9B8                 LDR     R0, [R2]
RAM:2406E9BC                 BL      more_gfx_magic
RAM:2406E9C0                 MOV     R0, #0
RAM:2406E9C4                 BL      set_a203_bit0_inv
RAM:2406E9C8                 LDR     R3, =fb_height
RAM:2406E9CC                 LDR     R12, =fb_param_b
RAM:2406E9D0                 LDR     R0, [R3]
RAM:2406E9D4                 LDR     R2, =fb_width
RAM:2406E9D8                 LDR     R3, =fb_param_a
RAM:2406E9DC                 LDR     R1, [R2]
RAM:2406E9E0                 LDR     R2, [R3]
RAM:2406E9E4                 LDR     R3, [R12]
RAM:2406E9E8                 BL      set_fb_size_params
RAM:2406E9EC                 MOV     R0, #1
RAM:2406E9F0                 ADD     SP, SP, #4
RAM:2406E9F4                 LDMFD   SP!, {R4-R7,LR}
RAM:2406E9F8                 B       or_a00f
RAM:2406E9F8 ; ---------------------------------------------------------------------------
RAM:2406E9FC off_2406E9FC    DCD lcd_type_code_or_smth ; DATA XREF: lcd_init_16r
RAM:2406EA00 off_2406EA00    DCD gfx_magic_id        ; DATA XREF: lcd_init_16+400r
RAM:2406EA04 off_2406EA04    DCD fb_height           ; DATA XREF: lcd_init_16+41Cr
RAM:2406EA08 off_2406EA08    DCD fb_param_b          ; DATA XREF: lcd_init_16+420r
RAM:2406EA0C off_2406EA0C    DCD fb_width            ; DATA XREF: lcd_init_16+428r
RAM:2406EA10 off_2406EA10    DCD fb_param_a          ; DATA XREF: lcd_init_16+42Cr
RAM:2406EA10 ; End of function lcd_init_16
RAM:2406EA10
RAM:2406EA14
RAM:2406EA14 ; =============== S U B R O U T I N E =======================================
RAM:2406EA14
RAM:2406EA14
RAM:2406EA14 lcd_init_4                              ; CODE XREF: lcd_master_init:l4p
RAM:2406EA14                                         ; lcd_master_init+210p
RAM:2406EA14                 LDR     R3, =lcd_type_code_or_smth
RAM:2406EA18                 STMFD   SP!, {R4,R5,R7,LR}
RAM:2406EA1C                 MOV     R7, #4
RAM:2406EA20                 STRB    R7, [R3]
RAM:2406EA24                 MOV     R0, #1
RAM:2406EA28                 MOV     R5, 0x1000A000
RAM:2406EA30                 BL      set_a000_enable_lcd_maybe
RAM:2406EA34                 MOV     R0, #1
RAM:2406EA38                 BL      or_a00f
RAM:2406EA3C                 LDRB    R3, [R5,#0x1B9]
RAM:2406EA40                 MOV     R4, 0xFFFFFF80
RAM:2406EA44                 ORR     R3, R3, R4
RAM:2406EA48                 STRB    R3, [R5,#0x1B9]
RAM:2406EA4C                 LDRB    R2, [R5,#0x1B1]
RAM:2406EA50                 MOV     R0, #0xA
RAM:2406EA54                 AND     R2, R2, #0x7F
RAM:2406EA58                 STRB    R2, [R5,#0x1B1]
RAM:2406EA5C                 BL      delay_base
RAM:2406EA60                 LDRB    R3, [R5,#0x1B1]
RAM:2406EA64                 MOV     R0, #0x3E8
RAM:2406EA68                 ORR     R3, R3, R4
RAM:2406EA6C                 STRB    R3, [R5,#0x1B1]
RAM:2406EA70                 BL      delay_base
RAM:2406EA74                 MOV     R0, #0x11
RAM:2406EA78                 BL      LCD_SetRegAddr
RAM:2406EA7C                 MOV     R0, #0x78
RAM:2406EA80                 BL      delay_base
RAM:2406EA84                 MOV     R0, #0xB1
RAM:2406EA88                 BL      LCD_SetRegAddr
RAM:2406EA8C                 MOV     R0, #0x28
RAM:2406EA90                 BL      LCD_WriteRegData
RAM:2406EA94                 MOV     R0, #2
RAM:2406EA98                 BL      LCD_WriteRegData
RAM:2406EA9C                 MOV     R0, #2
RAM:2406EAA0                 BL      LCD_WriteRegData
RAM:2406EAA4                 MOV     R0, #0xB2
RAM:2406EAA8                 BL      LCD_SetRegAddr
RAM:2406EAAC                 MOV     R0, #0x2A
RAM:2406EAB0                 BL      LCD_WriteRegData
RAM:2406EAB4                 MOV     R0, #2
RAM:2406EAB8                 BL      LCD_WriteRegData
RAM:2406EABC                 MOV     R0, #2
RAM:2406EAC0                 BL      LCD_WriteRegData
RAM:2406EAC4                 MOV     R0, #0xBC
RAM:2406EAC8                 BL      LCD_SetRegAddr
RAM:2406EACC                 MOV     R0, #0x32
RAM:2406EAD0                 BL      delay_base
RAM:2406EAD4                 MOV     R0, #0xC2
RAM:2406EAD8                 BL      LCD_SetRegAddr
RAM:2406EADC                 MOV     R0, #2
RAM:2406EAE0                 BL      LCD_WriteRegData
RAM:2406EAE4                 MOV     R0, #0xD6
RAM:2406EAE8                 BL      LCD_WriteRegData
RAM:2406EAEC                 MOV     R0, #0x86
RAM:2406EAF0                 BL      LCD_WriteRegData
RAM:2406EAF4                 MOV     R0, #0
RAM:2406EAF8                 BL      LCD_WriteRegData
RAM:2406EAFC                 MOV     R0, #0
RAM:2406EB00                 BL      LCD_WriteRegData
RAM:2406EB04                 MOV     R0, #0xC3
RAM:2406EB08                 BL      LCD_SetRegAddr
RAM:2406EB0C                 MOV     R0, #1
RAM:2406EB10                 BL      LCD_WriteRegData
RAM:2406EB14                 MOV     R0, #0x66
RAM:2406EB18                 BL      LCD_WriteRegData
RAM:2406EB1C                 MOV     R0, #1
RAM:2406EB20                 BL      LCD_WriteRegData
RAM:2406EB24                 MOV     R0, #0
RAM:2406EB28                 BL      LCD_WriteRegData
RAM:2406EB2C                 MOV     R0, #0
RAM:2406EB30                 BL      LCD_WriteRegData
RAM:2406EB34                 MOV     R0, #0x32
RAM:2406EB38                 BL      delay_base
RAM:2406EB3C                 MOV     R0, #0xF4
RAM:2406EB40                 BL      LCD_SetRegAddr
RAM:2406EB44                 MOV     R0, #0xFF
RAM:2406EB48                 BL      LCD_WriteRegData
RAM:2406EB4C                 MOV     R0, #0x3F
RAM:2406EB50                 BL      LCD_WriteRegData
RAM:2406EB54                 MOV     R0, #0x19
RAM:2406EB58                 BL      delay_base
RAM:2406EB5C                 MOV     R0, #0xFB
RAM:2406EB60                 BL      LCD_SetRegAddr
RAM:2406EB64                 MOV     R0, #0x7F
RAM:2406EB68                 BL      LCD_WriteRegData
RAM:2406EB6C                 MOV     R0, #0xC5
RAM:2406EB70                 BL      LCD_SetRegAddr
RAM:2406EB74                 MOV     R0, #0xC0
RAM:2406EB78                 BL      LCD_WriteRegData
RAM:2406EB7C                 MOV     R0, #0x19
RAM:2406EB80                 BL      LCD_WriteRegData
RAM:2406EB84                 MOV     R0, #0xC6
RAM:2406EB88                 BL      LCD_SetRegAddr
RAM:2406EB8C                 MOV     R0, #0x26
RAM:2406EB90                 BL      LCD_WriteRegData
RAM:2406EB94                 MOV     R0, #0
RAM:2406EB98                 BL      LCD_WriteRegData
RAM:2406EB9C                 MOV     R0, #0x32
RAM:2406EBA0                 BL      delay_base
RAM:2406EBA4                 MOV     R0, #0xC0
RAM:2406EBA8                 BL      LCD_SetRegAddr
RAM:2406EBAC                 MOV     R0, #0
RAM:2406EBB0                 BL      LCD_WriteRegData
RAM:2406EBB4                 MOV     R0, #0x35
RAM:2406EBB8                 BL      LCD_SetRegAddr
RAM:2406EBBC                 MOV     R0, #0
RAM:2406EBC0                 BL      LCD_WriteRegData
RAM:2406EBC4                 MOV     R0, #0x32
RAM:2406EBC8                 BL      delay_base
RAM:2406EBCC                 MOV     R0, #0xB6
RAM:2406EBD0                 BL      LCD_SetRegAddr
RAM:2406EBD4                 MOV     R0, #2
RAM:2406EBD8                 BL      LCD_WriteRegData
RAM:2406EBDC                 MOV     R0, R7
RAM:2406EBE0                 BL      LCD_WriteRegData
RAM:2406EBE4                 MOV     R0, #0x3A
RAM:2406EBE8                 BL      LCD_SetRegAddr
RAM:2406EBEC                 MOV     R0, #5
RAM:2406EBF0                 BL      LCD_WriteRegData
RAM:2406EBF4                 MOV     R0, #0xC8
RAM:2406EBF8                 BL      delay_base
RAM:2406EBFC                 MOV     R0, #0x29
RAM:2406EC00                 BL      LCD_SetRegAddr
RAM:2406EC04                 MOV     R0, #0x2A
RAM:2406EC08                 BL      LCD_SetRegAddr
RAM:2406EC0C                 MOV     R0, #0
RAM:2406EC10                 BL      LCD_WriteRegData
RAM:2406EC14                 MOV     R0, #0
RAM:2406EC18                 BL      LCD_WriteRegData
RAM:2406EC1C                 MOV     R0, #0
RAM:2406EC20                 BL      LCD_WriteRegData
RAM:2406EC24                 MOV     R0, #0xEF
RAM:2406EC28                 BL      LCD_WriteRegData
RAM:2406EC2C                 MOV     R0, #0x2B
RAM:2406EC30                 BL      LCD_SetRegAddr
RAM:2406EC34                 MOV     R0, #0
RAM:2406EC38                 BL      LCD_WriteRegData
RAM:2406EC3C                 MOV     R0, #0
RAM:2406EC40                 BL      LCD_WriteRegData
RAM:2406EC44                 MOV     R0, #1
RAM:2406EC48                 BL      LCD_WriteRegData
RAM:2406EC4C                 MOV     R0, #0x3F
RAM:2406EC50                 BL      LCD_WriteRegData
RAM:2406EC54                 MOV     R0, #0x36
RAM:2406EC58                 BL      LCD_SetRegAddr
RAM:2406EC5C                 MOV     R0, #0x10
RAM:2406EC60                 BL      LCD_WriteRegData
RAM:2406EC64                 MOV     R0, #0x2C
RAM:2406EC68                 BL      LCD_SetRegAddr
RAM:2406EC6C                 MOV     R3, #0x24
RAM:2406EC70                 STRB    R3, [R5,#0x195]
RAM:2406EC74                 LDMFD   SP!, {R4,R5,R7,PC}
RAM:2406EC74 ; ---------------------------------------------------------------------------
RAM:2406EC78 off_2406EC78    DCD lcd_type_code_or_smth ; DATA XREF: lcd_init_4r
RAM:2406EC78 ; End of function lcd_init_4
RAM:2406EC78
RAM:2406EC7C
RAM:2406EC7C ; =============== S U B R O U T I N E =======================================
RAM:2406EC7C
RAM:2406EC7C
RAM:2406EC7C lcd_init_5                              ; CODE XREF: lcd_master_init:l5p
RAM:2406EC7C                 STMFD   SP!, {R4,R5,LR}
RAM:2406EC80                 MOV     R0, #1
RAM:2406EC84                 SUB     SP, SP, #4
RAM:2406EC88                 MOV     R5, 0x1000A000
RAM:2406EC90                 BL      set_a000_enable_lcd_maybe
RAM:2406EC94                 MOV     R0, #1
RAM:2406EC98                 BL      or_a00f
RAM:2406EC9C                 LDRB    R3, [R5,#0x1B9]
RAM:2406ECA0                 MOV     R4, 0xFFFFFF80
RAM:2406ECA4                 ORR     R3, R3, R4
RAM:2406ECA8                 STRB    R3, [R5,#0x1B9]
RAM:2406ECAC                 LDRB    R2, [R5,#0x1B1]
RAM:2406ECB0                 MOV     R0, #0xA
RAM:2406ECB4                 AND     R2, R2, #0x7F
RAM:2406ECB8                 STRB    R2, [R5,#0x1B1]
RAM:2406ECBC                 BL      delay_base
RAM:2406ECC0                 LDRB    R3, [R5,#0x1B1]
RAM:2406ECC4                 MOV     R0, #0x3E8
RAM:2406ECC8                 ORR     R3, R3, R4
RAM:2406ECCC                 STRB    R3, [R5,#0x1B1]
RAM:2406ECD0                 BL      delay_base
RAM:2406ECD4                 MOV     R0, #0x46
RAM:2406ECD8                 MOV     R1, #0x95
RAM:2406ECDC                 BL      LCD_WriteReg
RAM:2406ECE0                 MOV     R0, #0x47
RAM:2406ECE4                 MOV     R1, #0x51
RAM:2406ECE8                 BL      LCD_WriteReg
RAM:2406ECEC                 MOV     R0, #0x48
RAM:2406ECF0                 MOV     R1, #0
RAM:2406ECF4                 BL      LCD_WriteReg
RAM:2406ECF8                 MOV     R0, #0x49
RAM:2406ECFC                 MOV     R1, #0x36
RAM:2406ED00                 BL      LCD_WriteReg
RAM:2406ED04                 MOV     R0, #0x4A
RAM:2406ED08                 MOV     R1, #0x11
RAM:2406ED0C                 BL      LCD_WriteReg
RAM:2406ED10                 MOV     R0, #0x4B
RAM:2406ED14                 MOV     R1, #0x66
RAM:2406ED18                 BL      LCD_WriteReg
RAM:2406ED1C                 MOV     R0, #0x4C
RAM:2406ED20                 MOV     R1, #0x14
RAM:2406ED24                 BL      LCD_WriteReg
RAM:2406ED28                 MOV     R0, #0x4D
RAM:2406ED2C                 MOV     R1, #0x77
RAM:2406ED30                 BL      LCD_WriteReg
RAM:2406ED34                 MOV     R0, #0x4E
RAM:2406ED38                 MOV     R1, #0x13
RAM:2406ED3C                 BL      LCD_WriteReg
RAM:2406ED40                 MOV     R0, #0x4F
RAM:2406ED44                 MOV     R1, #0x4C
RAM:2406ED48                 BL      LCD_WriteReg
RAM:2406ED4C                 MOV     R0, #0x50
RAM:2406ED50                 MOV     R1, #0x46
RAM:2406ED54                 BL      LCD_WriteReg
RAM:2406ED58                 MOV     R0, #0x51
RAM:2406ED5C                 MOV     R1, #0x46
RAM:2406ED60                 BL      LCD_WriteReg
RAM:2406ED64                 MOV     R0, #2
RAM:2406ED68                 MOV     R1, #0
RAM:2406ED6C                 BL      LCD_WriteReg
RAM:2406ED70                 MOV     R0, #3
RAM:2406ED74                 MOV     R1, #0
RAM:2406ED78                 BL      LCD_WriteReg
RAM:2406ED7C                 MOV     R0, #4
RAM:2406ED80                 MOV     R1, #0
RAM:2406ED84                 BL      LCD_WriteReg
RAM:2406ED88                 MOV     R0, #5
RAM:2406ED8C                 MOV     R1, #0xEF
RAM:2406ED90                 BL      LCD_WriteReg
RAM:2406ED94                 MOV     R0, #6
RAM:2406ED98                 MOV     R1, #0
RAM:2406ED9C                 BL      LCD_WriteReg
RAM:2406EDA0                 MOV     R0, #7
RAM:2406EDA4                 MOV     R1, #0
RAM:2406EDA8                 BL      LCD_WriteReg
RAM:2406EDAC                 MOV     R0, #8
RAM:2406EDB0                 MOV     R1, #1
RAM:2406EDB4                 BL      LCD_WriteReg
RAM:2406EDB8                 MOV     R0, #9
RAM:2406EDBC                 MOV     R1, #0x3F
RAM:2406EDC0                 BL      LCD_WriteReg
RAM:2406EDC4                 MOV     R0, #0x90
RAM:2406EDC8                 MOV     R1, #0x7F
RAM:2406EDCC                 BL      LCD_WriteReg
RAM:2406EDD0                 MOV     R0, #1
RAM:2406EDD4                 MOV     R1, #6
RAM:2406EDD8                 BL      LCD_WriteReg
RAM:2406EDDC                 MOV     R0, #0x16
RAM:2406EDE0                 MOV     R1, #0x48
RAM:2406EDE4                 BL      LCD_WriteReg
RAM:2406EDE8                 MOV     R0, #0x23
RAM:2406EDEC                 MOV     R1, #0x95
RAM:2406EDF0                 BL      LCD_WriteReg
RAM:2406EDF4                 MOV     R0, #0x24
RAM:2406EDF8                 MOV     R1, #0x95
RAM:2406EDFC                 BL      LCD_WriteReg
RAM:2406EE00                 MOV     R0, #0x25
RAM:2406EE04                 MOV     R1, #0xFF
RAM:2406EE08                 BL      LCD_WriteReg
RAM:2406EE0C                 MOV     R0, #0x27
RAM:2406EE10                 MOV     R1, #6
RAM:2406EE14                 BL      LCD_WriteReg
RAM:2406EE18                 MOV     R0, #0x28
RAM:2406EE1C                 MOV     R1, #6
RAM:2406EE20                 BL      LCD_WriteReg
RAM:2406EE24                 MOV     R0, #0x29
RAM:2406EE28                 MOV     R1, #6
RAM:2406EE2C                 BL      LCD_WriteReg
RAM:2406EE30                 MOV     R0, #0x2A
RAM:2406EE34                 MOV     R1, #6
RAM:2406EE38                 BL      LCD_WriteReg
RAM:2406EE3C                 MOV     R0, #0x2C
RAM:2406EE40                 MOV     R1, #6
RAM:2406EE44                 BL      LCD_WriteReg
RAM:2406EE48                 MOV     R0, #0x2D
RAM:2406EE4C                 MOV     R1, #6
RAM:2406EE50                 BL      LCD_WriteReg
RAM:2406EE54                 MOV     R0, #0x3A
RAM:2406EE58                 MOV     R1, #1
RAM:2406EE5C                 BL      LCD_WriteReg
RAM:2406EE60                 MOV     R0, #0x3B
RAM:2406EE64                 MOV     R1, #1
RAM:2406EE68                 BL      LCD_WriteReg
RAM:2406EE6C                 MOV     R0, #0x3C
RAM:2406EE70                 MOV     R1, #0xF0
RAM:2406EE74                 BL      LCD_WriteReg
RAM:2406EE78                 MOV     R1, #0
RAM:2406EE7C                 MOV     R0, #0x3D
RAM:2406EE80                 BL      LCD_WriteReg
RAM:2406EE84                 MOV     R0, #0x14
RAM:2406EE88                 BL      delay_base
RAM:2406EE8C                 MOV     R0, #0x10
RAM:2406EE90                 MOV     R1, #0xA6
RAM:2406EE94                 BL      LCD_WriteReg
RAM:2406EE98                 MOV     R0, #0x19
RAM:2406EE9C                 MOV     R1, #0x49
RAM:2406EEA0                 BL      LCD_WriteReg
RAM:2406EEA4                 MOV     R1, #0xC
RAM:2406EEA8                 MOV     R0, #0x93
RAM:2406EEAC                 BL      LCD_WriteReg
RAM:2406EEB0                 MOV     R0, #0xA
RAM:2406EEB4                 BL      delay_base
RAM:2406EEB8                 MOV     R0, #0x20
RAM:2406EEBC                 MOV     R1, #0x40
RAM:2406EEC0                 BL      LCD_WriteReg
RAM:2406EEC4                 MOV     R0, #0x1D
RAM:2406EEC8                 MOV     R1, #7
RAM:2406EECC                 BL      LCD_WriteReg
RAM:2406EED0                 MOV     R0, #0x1E
RAM:2406EED4                 MOV     R1, #0
RAM:2406EED8                 BL      LCD_WriteReg
RAM:2406EEDC                 MOV     R0, #0x1F
RAM:2406EEE0                 MOV     R1, #4
RAM:2406EEE4                 BL      LCD_WriteReg
RAM:2406EEE8                 MOV     R0, #0x44
RAM:2406EEEC                 MOV     R1, #0x2C
RAM:2406EEF0                 BL      LCD_WriteReg
RAM:2406EEF4                 MOV     R1, #0x10
RAM:2406EEF8                 MOV     R0, #0x45
RAM:2406EEFC                 BL      LCD_WriteReg
RAM:2406EF00                 MOV     R0, #0x32
RAM:2406EF04                 BL      delay_base
RAM:2406EF08                 MOV     R1, #6
RAM:2406EF0C                 MOV     R0, #0x1C
RAM:2406EF10                 BL      LCD_WriteReg
RAM:2406EF14                 MOV     R0, #0xA
RAM:2406EF18                 BL      delay_base
RAM:2406EF1C                 MOV     R1, #0x80
RAM:2406EF20                 MOV     R0, #0x43
RAM:2406EF24                 BL      LCD_WriteReg
RAM:2406EF28                 MOV     R0, #0x14
RAM:2406EF2C                 BL      delay_base
RAM:2406EF30                 MOV     R1, #0x18
RAM:2406EF34                 MOV     R0, #0x1B
RAM:2406EF38                 BL      LCD_WriteReg
RAM:2406EF3C                 MOV     R0, #0x14
RAM:2406EF40                 BL      delay_base
RAM:2406EF44                 MOV     R1, #0x10
RAM:2406EF48                 MOV     R0, #0x1B
RAM:2406EF4C                 BL      LCD_WriteReg
RAM:2406EF50                 MOV     R0, #0x14
RAM:2406EF54                 BL      delay_base
RAM:2406EF58                 MOV     R1, #4
RAM:2406EF5C                 MOV     R0, #0x26
RAM:2406EF60                 BL      LCD_WriteReg
RAM:2406EF64                 MOV     R0, #0x64
RAM:2406EF68                 BL      delay_base
RAM:2406EF6C                 MOV     R0, #0x26
RAM:2406EF70                 MOV     R1, #0x24
RAM:2406EF74                 BL      LCD_WriteReg
RAM:2406EF78                 MOV     R1, #0x2C
RAM:2406EF7C                 MOV     R0, #0x26
RAM:2406EF80                 BL      LCD_WriteReg
RAM:2406EF84                 MOV     R0, #0x64
RAM:2406EF88                 BL      delay_base
RAM:2406EF8C                 MOV     R0, #0x26
RAM:2406EF90                 MOV     R1, #0x3C
RAM:2406EF94                 BL      LCD_WriteReg
RAM:2406EF98                 MOV     R0, #0x35
RAM:2406EF9C                 MOV     R1, #0x38
RAM:2406EFA0                 BL      LCD_WriteReg
RAM:2406EFA4                 MOV     R0, #0x36
RAM:2406EFA8                 MOV     R1, #0x78
RAM:2406EFAC                 BL      LCD_WriteReg
RAM:2406EFB0                 MOV     R0, #0x3E
RAM:2406EFB4                 MOV     R1, #0x38
RAM:2406EFB8                 BL      LCD_WriteReg
RAM:2406EFBC                 MOV     R0, #0x40
RAM:2406EFC0                 MOV     R1, #0xF
RAM:2406EFC4                 BL      LCD_WriteReg
RAM:2406EFC8                 MOV     R0, #0x41
RAM:2406EFCC                 MOV     R1, #0xF0
RAM:2406EFD0                 BL      LCD_WriteReg
RAM:2406EFD4                 MOV     R0, #0x57
RAM:2406EFD8                 MOV     R1, #2
RAM:2406EFDC                 BL      LCD_WriteReg
RAM:2406EFE0                 MOV     R0, #0x56
RAM:2406EFE4                 MOV     R1, #0x84
RAM:2406EFE8                 BL      LCD_WriteReg
RAM:2406EFEC                 MOV     R0, #0x57
RAM:2406EFF0                 MOV     R1, #0
RAM:2406EFF4                 BL      LCD_WriteReg
RAM:2406EFF8                 MOV     R1, #0x46
RAM:2406EFFC                 MOV     R0, #0x70
RAM:2406F000                 BL      LCD_WriteReg
RAM:2406F004                 MOV     R0, #0xC8
RAM:2406F008                 BL      delay_base
RAM:2406F00C                 MOV     R0, #0x22
RAM:2406F010                 BL      LCD_SetRegAddr
RAM:2406F014                 MOV     R3, #0x24
RAM:2406F018                 STRB    R3, [R5,#0x195]
RAM:2406F01C                 ADD     SP, SP, #4
RAM:2406F020                 LDMFD   SP!, {R4,R5,PC}
RAM:2406F020 ; End of function lcd_init_5
RAM:2406F020
RAM:2406F024
RAM:2406F024 ; =============== S U B R O U T I N E =======================================
RAM:2406F024
RAM:2406F024
RAM:2406F024 unknown_lcd_init
RAM:2406F024                 LDR     R3, =lcd_type_code_or_smth
RAM:2406F028                 MOV     R2, #2
RAM:2406F02C                 STMFD   SP!, {R4,R5,LR}
RAM:2406F030                 MOV     R0, #1
RAM:2406F034                 SUB     SP, SP, #4
RAM:2406F038                 STRB    R2, [R3]
RAM:2406F03C                 MOV     R5, 0x1000A000
RAM:2406F044                 BL      set_a000_enable_lcd_maybe
RAM:2406F048                 MOV     R0, #1
RAM:2406F04C                 BL      or_a00f
RAM:2406F050                 LDRB    R3, [R5,#0x1B9]
RAM:2406F054                 MOV     R4, 0xFFFFFF80
RAM:2406F058                 ORR     R3, R3, R4
RAM:2406F05C                 STRB    R3, [R5,#0x1B9]
RAM:2406F060                 LDRB    R2, [R5,#0x1B1]
RAM:2406F064                 MOV     R0, #0xA
RAM:2406F068                 AND     R2, R2, #0x7F
RAM:2406F06C                 STRB    R2, [R5,#0x1B1]
RAM:2406F070                 BL      delay_base
RAM:2406F074                 LDRB    R3, [R5,#0x1B1]
RAM:2406F078                 MOV     R1, #0x8000
RAM:2406F07C                 ORR     R3, R3, R4
RAM:2406F080                 STRB    R3, [R5,#0x1B1]
RAM:2406F084                 MOV     R0, #0xE5
RAM:2406F088                 BL      LCD_WriteReg
RAM:2406F08C                 MOV     R0, #0x3E8
RAM:2406F090                 BL      delay_base
RAM:2406F094                 MOV     R0, #0
RAM:2406F098                 MOV     R1, #1
RAM:2406F09C                 BL      LCD_WriteReg
RAM:2406F0A0                 MOV     R0, #1
RAM:2406F0A4                 MOV     R1, #0x100
RAM:2406F0A8                 BL      LCD_WriteReg
RAM:2406F0AC                 MOV     R1, 0x1038
RAM:2406F0B4                 MOV     R0, #3
RAM:2406F0B8                 BL      LCD_WriteReg
RAM:2406F0BC                 MOV     R1, 0x10B0
RAM:2406F0C4                 MOV     R0, #3
RAM:2406F0C8                 BL      LCD_WriteReg
RAM:2406F0CC                 ADD     R4, R4, #0x280
RAM:2406F0D0                 MOV     R0, #4
RAM:2406F0D4                 MOV     R1, #0
RAM:2406F0D8                 BL      LCD_WriteReg
RAM:2406F0DC                 ADD     R1, R4, #2
RAM:2406F0E0                 MOV     R0, #8
RAM:2406F0E4                 BL      LCD_WriteReg
RAM:2406F0E8                 MOV     R0, #9
RAM:2406F0EC                 MOV     R1, #0
RAM:2406F0F0                 BL      LCD_WriteReg
RAM:2406F0F4                 MOV     R0, #0xA
RAM:2406F0F8                 MOV     R1, #0
RAM:2406F0FC                 BL      LCD_WriteReg
RAM:2406F100                 MOV     R0, #0xC
RAM:2406F104                 MOV     R1, #0
RAM:2406F108                 BL      LCD_WriteReg
RAM:2406F10C                 MOV     R0, #0xD
RAM:2406F110                 MOV     R1, #0
RAM:2406F114                 BL      LCD_WriteReg
RAM:2406F118                 MOV     R0, #0xF
RAM:2406F11C                 MOV     R1, #0
RAM:2406F120                 BL      LCD_WriteReg
RAM:2406F124                 MOV     R0, #0x10
RAM:2406F128                 MOV     R1, #0
RAM:2406F12C                 BL      LCD_WriteReg
RAM:2406F130                 MOV     R0, #0x11
RAM:2406F134                 MOV     R1, #7
RAM:2406F138                 BL      LCD_WriteReg
RAM:2406F13C                 MOV     R0, #0x12
RAM:2406F140                 MOV     R1, #0
RAM:2406F144                 BL      LCD_WriteReg
RAM:2406F148                 MOV     R1, #0
RAM:2406F14C                 MOV     R0, #0x13
RAM:2406F150                 BL      LCD_WriteReg
RAM:2406F154                 MOV     R0, #0x19
RAM:2406F158                 BL      delay_base
RAM:2406F15C                 MOV     R1, 0x17B0
RAM:2406F164                 MOV     R0, #0x10
RAM:2406F168                 BL      LCD_WriteReg
RAM:2406F16C                 MOV     R1, 0x137
RAM:2406F174                 MOV     R0, #0x11
RAM:2406F178                 BL      LCD_WriteReg
RAM:2406F17C                 MOV     R0, #0x19
RAM:2406F180                 BL      delay_base
RAM:2406F184                 MOV     R1, #0x13C
RAM:2406F188                 MOV     R0, #0x12
RAM:2406F18C                 BL      LCD_WriteReg
RAM:2406F190                 MOV     R0, #0x19
RAM:2406F194                 BL      delay_base
RAM:2406F198                 MOV     R0, #0x13
RAM:2406F19C                 MOV     R1, #0x1800
RAM:2406F1A0                 BL      LCD_WriteReg
RAM:2406F1A4                 MOV     R1, #0x16
RAM:2406F1A8                 MOV     R0, #0x29
RAM:2406F1AC                 BL      LCD_WriteReg
RAM:2406F1B0                 MOV     R0, #0x19
RAM:2406F1B4                 BL      delay_base
RAM:2406F1B8                 MOV     R0, #0x20
RAM:2406F1BC                 MOV     R1, #0
RAM:2406F1C0                 BL      LCD_WriteReg
RAM:2406F1C4                 MOV     R0, #0x21
RAM:2406F1C8                 MOV     R1, #0
RAM:2406F1CC                 BL      LCD_WriteReg
RAM:2406F1D0                 MOV     R0, #0x2B
RAM:2406F1D4                 MOV     R1, #0x20
RAM:2406F1D8                 BL      LCD_WriteReg
RAM:2406F1DC                 MOV     R0, #0x30
RAM:2406F1E0                 MOV     R1, #6
RAM:2406F1E4                 BL      LCD_WriteReg
RAM:2406F1E8                 MOV     R1, 0x407
RAM:2406F1F0                 MOV     R0, #0x31
RAM:2406F1F4                 BL      LCD_WriteReg
RAM:2406F1F8                 MOV     R1, R4
RAM:2406F1FC                 MOV     R0, #0x32
RAM:2406F200                 BL      LCD_WriteReg
RAM:2406F204                 MOV     R0, #0x35
RAM:2406F208                 MOV     R1, #7
RAM:2406F20C                 BL      LCD_WriteReg
RAM:2406F210                 MOV     R1, 0xF07
RAM:2406F218                 MOV     R0, #0x36
RAM:2406F21C                 BL      LCD_WriteReg
RAM:2406F220                 MOV     R1, 0x506
RAM:2406F228                 MOV     R0, #0x37
RAM:2406F22C                 BL      LCD_WriteReg
RAM:2406F230                 ADD     R1, R4, #3
RAM:2406F234                 MOV     R0, #0x38
RAM:2406F238                 ADD     R4, R4, #0x400
RAM:2406F23C                 BL      LCD_WriteReg
RAM:2406F240                 ADD     R1, R4, #7
RAM:2406F244                 MOV     R0, #0x39
RAM:2406F248                 BL      LCD_WriteReg
RAM:2406F24C                 ADD     R1, R4, #1
RAM:2406F250                 MOV     R0, #0x3C
RAM:2406F254                 BL      LCD_WriteReg
RAM:2406F258                 MOV     R0, #0x3D
RAM:2406F25C                 MOV     R1, #0x1F00
RAM:2406F260                 BL      LCD_WriteReg
RAM:2406F264                 MOV     R0, #0x50
RAM:2406F268                 MOV     R1, #0
RAM:2406F26C                 BL      LCD_WriteReg
RAM:2406F270                 MOV     R0, #0x51
RAM:2406F274                 MOV     R1, #0xEF
RAM:2406F278                 BL      LCD_WriteReg
RAM:2406F27C                 MOV     R0, #0x52
RAM:2406F280                 MOV     R1, #0
RAM:2406F284                 BL      LCD_WriteReg
RAM:2406F288                 MOV     R1, 0x13F
RAM:2406F290                 MOV     R0, #0x53
RAM:2406F294                 BL      LCD_WriteReg
RAM:2406F298                 MOV     R0, #0x60
RAM:2406F29C                 MOV     R1, #0x2700
RAM:2406F2A0                 BL      LCD_WriteReg
RAM:2406F2A4                 MOV     R0, #0x61
RAM:2406F2A8                 MOV     R1, #1
RAM:2406F2AC                 BL      LCD_WriteReg
RAM:2406F2B0                 MOV     R0, #0x6A
RAM:2406F2B4                 MOV     R1, #0
RAM:2406F2B8                 BL      LCD_WriteReg
RAM:2406F2BC                 MOV     R0, #0x80
RAM:2406F2C0                 MOV     R1, #0
RAM:2406F2C4                 BL      LCD_WriteReg
RAM:2406F2C8                 MOV     R0, #0x81
RAM:2406F2CC                 MOV     R1, #0
RAM:2406F2D0                 BL      LCD_WriteReg
RAM:2406F2D4                 MOV     R0, #0x82
RAM:2406F2D8                 MOV     R1, #0
RAM:2406F2DC                 BL      LCD_WriteReg
RAM:2406F2E0                 MOV     R0, #0x83
RAM:2406F2E4                 MOV     R1, #0
RAM:2406F2E8                 BL      LCD_WriteReg
RAM:2406F2EC                 MOV     R0, #0x84
RAM:2406F2F0                 MOV     R1, #0
RAM:2406F2F4                 BL      LCD_WriteReg
RAM:2406F2F8                 MOV     R0, #0x85
RAM:2406F2FC                 MOV     R1, #0
RAM:2406F300                 BL      LCD_WriteReg
RAM:2406F304                 MOV     R0, #0x90
RAM:2406F308                 MOV     R1, #0x13
RAM:2406F30C                 BL      LCD_WriteReg
RAM:2406F310                 MOV     R0, #0x92
RAM:2406F314                 MOV     R1, #0
RAM:2406F318                 BL      LCD_WriteReg
RAM:2406F31C                 MOV     R0, #0x93
RAM:2406F320                 MOV     R1, #3
RAM:2406F324                 BL      LCD_WriteReg
RAM:2406F328                 MOV     R0, #0x95
RAM:2406F32C                 MOV     R1, #0x110
RAM:2406F330                 BL      LCD_WriteReg
RAM:2406F334                 MOV     R0, #0x97
RAM:2406F338                 MOV     R1, #0
RAM:2406F33C                 BL      LCD_WriteReg
RAM:2406F340                 MOV     R0, #0x98
RAM:2406F344                 MOV     R1, #0
RAM:2406F348                 BL      LCD_WriteReg
RAM:2406F34C                 MOV     R1, #1
RAM:2406F350                 MOV     R0, #7
RAM:2406F354                 BL      LCD_WriteReg
RAM:2406F358                 MOV     R0, #0x19
RAM:2406F35C                 BL      delay_base
RAM:2406F360                 MOV     R0, #7
RAM:2406F364                 MOV     R1, #0x21
RAM:2406F368                 BL      LCD_WriteReg
RAM:2406F36C                 MOV     R1, #0x23
RAM:2406F370                 MOV     R0, #7
RAM:2406F374                 BL      LCD_WriteReg
RAM:2406F378                 MOV     R0, #0x19
RAM:2406F37C                 BL      delay_base
RAM:2406F380                 MOV     R1, 0x173
RAM:2406F388                 MOV     R0, #7
RAM:2406F38C                 BL      LCD_WriteReg
RAM:2406F390                 MOV     R0, #0xC8
RAM:2406F394                 BL      delay_base
RAM:2406F398                 MOV     R0, #0x22
RAM:2406F39C                 BL      LCD_SetRegAddr
RAM:2406F3A0                 MOV     R2, #0x24
RAM:2406F3A4                 STRB    R2, [R5,#0x195]
RAM:2406F3A8                 LDRB    R3, [R5,#0x1B2]
RAM:2406F3AC                 BIC     R3, R3, #1
RAM:2406F3B0                 STRB    R3, [R5,#0x1B2]
RAM:2406F3B4                 LDRB    R2, [R5,#0x1BA]
RAM:2406F3B8                 ORR     R2, R2, #1
RAM:2406F3BC                 STRB    R2, [R5,#0x1BA]
RAM:2406F3C0                 LDRB    R3, [R5,#0x1B2]
RAM:2406F3C4                 LDR     R2, =gfx_magic_id
RAM:2406F3C8                 ORR     R3, R3, #1
RAM:2406F3CC                 STRB    R3, [R5,#0x1B2]
RAM:2406F3D0                 LDR     R0, [R2]
RAM:2406F3D4                 BL      more_gfx_magic
RAM:2406F3D8                 MOV     R0, #0
RAM:2406F3DC                 BL      set_a203_bit0_inv
RAM:2406F3E0                 LDR     R3, =fb_height
RAM:2406F3E4                 LDR     R12, =fb_param_b
RAM:2406F3E8                 LDR     R0, [R3]
RAM:2406F3EC                 LDR     R2, =fb_width
RAM:2406F3F0                 LDR     R3, =fb_param_a
RAM:2406F3F4                 LDR     R1, [R2]
RAM:2406F3F8                 LDR     R2, [R3]
RAM:2406F3FC                 LDR     R3, [R12]
RAM:2406F400                 BL      set_fb_size_params
RAM:2406F404                 MOV     R0, #1
RAM:2406F408                 ADD     SP, SP, #4
RAM:2406F40C                 LDMFD   SP!, {R4,R5,LR}
RAM:2406F410                 B       or_a00f
RAM:2406F410 ; ---------------------------------------------------------------------------
RAM:2406F414 off_2406F414    DCD lcd_type_code_or_smth ; DATA XREF: unknown_lcd_initr
RAM:2406F418 off_2406F418    DCD gfx_magic_id        ; DATA XREF: unknown_lcd_init+3A0r
RAM:2406F41C off_2406F41C    DCD fb_height           ; DATA XREF: unknown_lcd_init+3BCr
RAM:2406F420 off_2406F420    DCD fb_param_b          ; DATA XREF: unknown_lcd_init+3C0r
RAM:2406F424 off_2406F424    DCD fb_width            ; DATA XREF: unknown_lcd_init+3C8r
RAM:2406F428 off_2406F428    DCD fb_param_a          ; DATA XREF: unknown_lcd_init+3CCr
RAM:2406F428 ; End of function unknown_lcd_init
RAM:2406F428
RAM:2406F42C
RAM:2406F42C ; =============== S U B R O U T I N E =======================================
RAM:2406F42C
RAM:2406F42C
RAM:2406F42C lcd_init_12                             ; CODE XREF: lcd_master_init:l12p
RAM:2406F42C                 STMFD   SP!, {R4-R6,LR}
RAM:2406F430                 MOV     R0, #1
RAM:2406F434                 MOV     R5, 0x1000A000
RAM:2406F43C                 BL      set_a000_enable_lcd_maybe
RAM:2406F440                 MOV     R0, #1
RAM:2406F444                 BL      or_a00f
RAM:2406F448                 LDRB    R3, [R5,#0x1B9]
RAM:2406F44C                 MOV     R4, 0xFFFFFF80
RAM:2406F450                 ORR     R3, R3, R4
RAM:2406F454                 STRB    R3, [R5,#0x1B9]
RAM:2406F458                 LDRB    R2, [R5,#0x1B1]
RAM:2406F45C                 MOV     R0, #0xA
RAM:2406F460                 AND     R2, R2, #0x7F
RAM:2406F464                 STRB    R2, [R5,#0x1B1]
RAM:2406F468                 BL      delay_base
RAM:2406F46C                 LDRB    R3, [R5,#0x1B1]
RAM:2406F470                 MOV     R1, #0x3000
RAM:2406F474                 ORR     R3, R3, R4
RAM:2406F478                 STRB    R3, [R5,#0x1B1]
RAM:2406F47C                 ADD     R1, R1, #8
RAM:2406F480                 MOV     R0, #0xE3
RAM:2406F484                 BL      LCD_WriteReg
RAM:2406F488                 MOV     R0, #0xE7
RAM:2406F48C                 MOV     R1, #0x12
RAM:2406F490                 BL      LCD_WriteReg
RAM:2406F494                 MOV     R1, 0x1231
RAM:2406F49C                 MOV     R0, #0xEF
RAM:2406F4A0                 BL      LCD_WriteReg
RAM:2406F4A4                 MOV     R0, #1
RAM:2406F4A8                 MOV     R1, #0x100
RAM:2406F4AC                 BL      LCD_WriteReg
RAM:2406F4B0                 MOV     R0, #2
RAM:2406F4B4                 MOV     R1, #0x700
RAM:2406F4B8                 BL      LCD_WriteReg
RAM:2406F4BC                 MOV     R1, #0x1000
RAM:2406F4C0                 ADD     R4, R4, #0x284
RAM:2406F4C4                 ADD     R1, R1, #0x30
RAM:2406F4C8                 MOV     R0, #3
RAM:2406F4CC                 BL      LCD_WriteReg
RAM:2406F4D0                 ADD     R6, R4, #3
RAM:2406F4D4                 MOV     R0, #4
RAM:2406F4D8                 MOV     R1, #0
RAM:2406F4DC                 BL      LCD_WriteReg
RAM:2406F4E0                 MOV     R1, R6
RAM:2406F4E4                 MOV     R0, #8
RAM:2406F4E8                 BL      LCD_WriteReg
RAM:2406F4EC                 MOV     R0, #9
RAM:2406F4F0                 MOV     R1, #0
RAM:2406F4F4                 BL      LCD_WriteReg
RAM:2406F4F8                 MOV     R0, #0xA
RAM:2406F4FC                 MOV     R1, #0
RAM:2406F500                 BL      LCD_WriteReg
RAM:2406F504                 MOV     R0, #0xC
RAM:2406F508                 MOV     R1, #0
RAM:2406F50C                 BL      LCD_WriteReg
RAM:2406F510                 MOV     R0, #0xD
RAM:2406F514                 MOV     R1, #0
RAM:2406F518                 BL      LCD_WriteReg
RAM:2406F51C                 MOV     R0, #0xF
RAM:2406F520                 MOV     R1, #0
RAM:2406F524                 BL      LCD_WriteReg
RAM:2406F528                 MOV     R0, #0x10
RAM:2406F52C                 MOV     R1, #0
RAM:2406F530                 BL      LCD_WriteReg
RAM:2406F534                 MOV     R0, #0x11
RAM:2406F538                 MOV     R1, #7
RAM:2406F53C                 BL      LCD_WriteReg
RAM:2406F540                 MOV     R0, #0x12
RAM:2406F544                 MOV     R1, #0
RAM:2406F548                 BL      LCD_WriteReg
RAM:2406F54C                 MOV     R1, #0
RAM:2406F550                 MOV     R0, #0x13
RAM:2406F554                 BL      LCD_WriteReg
RAM:2406F558                 MOV     R0, #0xC8
RAM:2406F55C                 BL      delay_base
RAM:2406F560                 MOV     R1, 0x1290
RAM:2406F568                 MOV     R0, #0x10
RAM:2406F56C                 BL      LCD_WriteReg
RAM:2406F570                 MOV     R1, 0x227
RAM:2406F578                 MOV     R0, #0x11
RAM:2406F57C                 BL      LCD_WriteReg
RAM:2406F580                 MOV     R0, #0x32
RAM:2406F584                 BL      delay_base
RAM:2406F588                 MOV     R1, #0x1A
RAM:2406F58C                 MOV     R0, #0x12
RAM:2406F590                 BL      LCD_WriteReg
RAM:2406F594                 MOV     R0, #0x32
RAM:2406F598                 BL      delay_base
RAM:2406F59C                 MOV     R0, #0x13
RAM:2406F5A0                 MOV     R1, #0x1600
RAM:2406F5A4                 BL      LCD_WriteReg
RAM:2406F5A8                 MOV     R0, #0x29
RAM:2406F5AC                 MOV     R1, #0x1D
RAM:2406F5B0                 BL      LCD_WriteReg
RAM:2406F5B4                 MOV     R1, #0xB
RAM:2406F5B8                 MOV     R0, #0x2B
RAM:2406F5BC                 BL      LCD_WriteReg
RAM:2406F5C0                 MOV     R0, #0x32
RAM:2406F5C4                 BL      delay_base
RAM:2406F5C8                 MOV     R0, #0x20
RAM:2406F5CC                 MOV     R1, #0
RAM:2406F5D0                 BL      LCD_WriteReg
RAM:2406F5D4                 MOV     R0, #0x21
RAM:2406F5D8                 MOV     R1, #0
RAM:2406F5DC                 BL      LCD_WriteReg
RAM:2406F5E0                 MOV     R1, R4
RAM:2406F5E4                 MOV     R0, #0x30
RAM:2406F5E8                 BL      LCD_WriteReg
RAM:2406F5EC                 MOV     R1, 0x507
RAM:2406F5F4                 MOV     R0, #0x31
RAM:2406F5F8                 BL      LCD_WriteReg
RAM:2406F5FC                 MOV     R1, R4
RAM:2406F600                 MOV     R0, #0x32
RAM:2406F604                 BL      LCD_WriteReg
RAM:2406F608                 MOV     R1, 0x107
RAM:2406F610                 MOV     R0, #0x35
RAM:2406F614                 ADD     R4, R4, #0x100
RAM:2406F618                 BL      LCD_WriteReg
RAM:2406F61C                 ADD     R4, R4, #1
RAM:2406F620                 MOV     R1, R6
RAM:2406F624                 MOV     R0, #0x36
RAM:2406F628                 BL      LCD_WriteReg
RAM:2406F62C                 MOV     R1, R4
RAM:2406F630                 MOV     R0, #0x37
RAM:2406F634                 BL      LCD_WriteReg
RAM:2406F638                 MOV     R0, #0x38
RAM:2406F63C                 MOV     R1, #2
RAM:2406F640                 BL      LCD_WriteReg
RAM:2406F644                 MOV     R1, R4
RAM:2406F648                 MOV     R0, #0x39
RAM:2406F64C                 BL      LCD_WriteReg
RAM:2406F650                 MOV     R1, #0x700
RAM:2406F654                 MOV     R4, #0x600
RAM:2406F658                 ADD     R1, R1, #1
RAM:2406F65C                 MOV     R0, #0x3C
RAM:2406F660                 BL      LCD_WriteReg
RAM:2406F664                 ADD     R1, R4, #0xA
RAM:2406F668                 MOV     R0, #0x3D
RAM:2406F66C                 BL      LCD_WriteReg
RAM:2406F670                 MOV     R0, #0x50
RAM:2406F674                 MOV     R1, #0
RAM:2406F678                 BL      LCD_WriteReg
RAM:2406F67C                 MOV     R0, #0x51
RAM:2406F680                 MOV     R1, #0xEF
RAM:2406F684                 BL      LCD_WriteReg
RAM:2406F688                 MOV     R0, #0x52
RAM:2406F68C                 MOV     R1, #0
RAM:2406F690                 BL      LCD_WriteReg
RAM:2406F694                 MOV     R1, 0x13F
RAM:2406F69C                 MOV     R0, #0x53
RAM:2406F6A0                 BL      LCD_WriteReg
RAM:2406F6A4                 MOV     R0, #0x60
RAM:2406F6A8                 MOV     R1, #0xA700
RAM:2406F6AC                 BL      LCD_WriteReg
RAM:2406F6B0                 MOV     R0, #0x61
RAM:2406F6B4                 MOV     R1, #1
RAM:2406F6B8                 BL      LCD_WriteReg
RAM:2406F6BC                 MOV     R0, #0x6A
RAM:2406F6C0                 MOV     R1, #0
RAM:2406F6C4                 BL      LCD_WriteReg
RAM:2406F6C8                 MOV     R0, #0x80
RAM:2406F6CC                 MOV     R1, #0
RAM:2406F6D0                 BL      LCD_WriteReg
RAM:2406F6D4                 MOV     R0, #0x81
RAM:2406F6D8                 MOV     R1, #0
RAM:2406F6DC                 BL      LCD_WriteReg
RAM:2406F6E0                 MOV     R0, #0x82
RAM:2406F6E4                 MOV     R1, #0
RAM:2406F6E8                 BL      LCD_WriteReg
RAM:2406F6EC                 MOV     R0, #0x83
RAM:2406F6F0                 MOV     R1, #0
RAM:2406F6F4                 BL      LCD_WriteReg
RAM:2406F6F8                 MOV     R0, #0x84
RAM:2406F6FC                 MOV     R1, #0
RAM:2406F700                 BL      LCD_WriteReg
RAM:2406F704                 MOV     R0, #0x85
RAM:2406F708                 MOV     R1, #0
RAM:2406F70C                 BL      LCD_WriteReg
RAM:2406F710                 MOV     R0, #0x90
RAM:2406F714                 MOV     R1, #0x10
RAM:2406F718                 BL      LCD_WriteReg
RAM:2406F71C                 MOV     R1, R4
RAM:2406F720                 MOV     R0, #0x92
RAM:2406F724                 BL      LCD_WriteReg
RAM:2406F728                 MOV     R0, #0x93
RAM:2406F72C                 MOV     R1, #3
RAM:2406F730                 BL      LCD_WriteReg
RAM:2406F734                 MOV     R0, #0x95
RAM:2406F738                 MOV     R1, #0x110
RAM:2406F73C                 BL      LCD_WriteReg
RAM:2406F740                 MOV     R0, #0x97
RAM:2406F744                 MOV     R1, #0
RAM:2406F748                 BL      LCD_WriteReg
RAM:2406F74C                 MOV     R0, #0x98
RAM:2406F750                 MOV     R1, #0
RAM:2406F754                 BL      LCD_WriteReg
RAM:2406F758                 MOV     R1, 0x133
RAM:2406F760                 MOV     R0, #7
RAM:2406F764                 BL      LCD_WriteReg
RAM:2406F768                 MOV     R0, #0xC8
RAM:2406F76C                 BL      delay_base
RAM:2406F770                 MOV     R0, #0x22
RAM:2406F774                 BL      LCD_SetRegAddr
RAM:2406F778                 MOV     R2, #0x24
RAM:2406F77C                 STRB    R2, [R5,#0x195]
RAM:2406F780                 LDRB    R3, [R5,#0x1B2]
RAM:2406F784                 BIC     R3, R3, #1
RAM:2406F788                 STRB    R3, [R5,#0x1B2]
RAM:2406F78C                 LDRB    R2, [R5,#0x1BA]
RAM:2406F790                 ORR     R2, R2, #1
RAM:2406F794                 STRB    R2, [R5,#0x1BA]
RAM:2406F798                 LDRB    R3, [R5,#0x1B2]
RAM:2406F79C                 LDR     R2, =gfx_magic_id
RAM:2406F7A0                 ORR     R3, R3, #1
RAM:2406F7A4                 STRB    R3, [R5,#0x1B2]
RAM:2406F7A8                 LDR     R0, [R2]
RAM:2406F7AC                 BL      more_gfx_magic
RAM:2406F7B0                 MOV     R0, #0
RAM:2406F7B4                 BL      set_a203_bit0_inv
RAM:2406F7B8                 LDR     R3, =fb_height
RAM:2406F7BC                 LDR     R12, =fb_param_b
RAM:2406F7C0                 LDR     R0, [R3]
RAM:2406F7C4                 LDR     R2, =fb_width
RAM:2406F7C8                 LDR     R3, =fb_param_a
RAM:2406F7CC                 LDR     R1, [R2]
RAM:2406F7D0                 LDR     R2, [R3]
RAM:2406F7D4                 LDR     R3, [R12]
RAM:2406F7D8                 BL      set_fb_size_params
RAM:2406F7DC                 MOV     R0, #1
RAM:2406F7E0                 LDMFD   SP!, {R4-R6,LR}
RAM:2406F7E4                 B       or_a00f
RAM:2406F7E4 ; ---------------------------------------------------------------------------
RAM:2406F7E8 off_2406F7E8    DCD gfx_magic_id        ; DATA XREF: lcd_init_12+370r
RAM:2406F7EC off_2406F7EC    DCD fb_height           ; DATA XREF: lcd_init_12+38Cr
RAM:2406F7F0 off_2406F7F0    DCD fb_param_b          ; DATA XREF: lcd_init_12+390r
RAM:2406F7F4 off_2406F7F4    DCD fb_width            ; DATA XREF: lcd_init_12+398r
RAM:2406F7F8 off_2406F7F8    DCD fb_param_a          ; DATA XREF: lcd_init_12+39Cr
RAM:2406F7F8 ; End of function lcd_init_12
RAM:2406F7F8
RAM:2406F7FC
RAM:2406F7FC ; =============== S U B R O U T I N E =======================================
RAM:2406F7FC
RAM:2406F7FC
RAM:2406F7FC lcd_something_1
RAM:2406F7FC
RAM:2406F7FC var_4           = -4
RAM:2406F7FC
RAM:2406F7FC                 TST     R0, #0xFF
RAM:2406F800                 MOV     R1, #0x1080
RAM:2406F804                 MOVEQ   R1, #0x1080
RAM:2406F808                 STR     LR, [SP,#var_4]!
RAM:2406F80C                 MOV     R0, #3
RAM:2406F810                 SUB     SP, SP, #4
RAM:2406F814                 MOVEQ   R0, #3
RAM:2406F818                 ADDEQ   R1, R1, #0x30
RAM:2406F81C                 BL      LCD_WriteReg
RAM:2406F820                 MOV     R0, #0xC8
RAM:2406F824                 BL      delay_base
RAM:2406F828                 MOV     R0, #0x22
RAM:2406F82C                 ADD     SP, SP, #4
RAM:2406F830                 LDR     LR, [SP+4+var_4],#4
RAM:2406F834                 B       LCD_SetRegAddr
RAM:2406F834 ; End of function lcd_something_1
RAM:2406F834
RAM:2406F838
RAM:2406F838 ; =============== S U B R O U T I N E =======================================
RAM:2406F838
RAM:2406F838
RAM:2406F838 lcd_init_11                             ; CODE XREF: lcd_master_init:l11p
RAM:2406F838                 STMFD   SP!, {R4-R6,LR}
RAM:2406F83C                 MOV     R0, #1
RAM:2406F840                 MOV     R5, 0x1000A000
RAM:2406F848                 BL      set_a000_enable_lcd_maybe
RAM:2406F84C                 MOV     R0, #1
RAM:2406F850                 BL      or_a00f
RAM:2406F854                 LDRB    R3, [R5,#0x1B9]
RAM:2406F858                 MOV     R4, 0xFFFFFF80
RAM:2406F85C                 ORR     R3, R3, R4
RAM:2406F860                 STRB    R3, [R5,#0x1B9]
RAM:2406F864                 LDRB    R2, [R5,#0x1B1]
RAM:2406F868                 MOV     R0, #0xA
RAM:2406F86C                 AND     R2, R2, #0x7F
RAM:2406F870                 STRB    R2, [R5,#0x1B1]
RAM:2406F874                 BL      delay_base
RAM:2406F878                 LDRB    R3, [R5,#0x1B1]
RAM:2406F87C                 MOV     R1, #0x3000
RAM:2406F880                 ORR     R3, R3, R4
RAM:2406F884                 STRB    R3, [R5,#0x1B1]
RAM:2406F888                 ADD     R1, R1, #8
RAM:2406F88C                 MOV     R0, #0xE3
RAM:2406F890                 BL      LCD_WriteReg
RAM:2406F894                 MOV     R0, #0xE7
RAM:2406F898                 MOV     R1, #0x12
RAM:2406F89C                 BL      LCD_WriteReg
RAM:2406F8A0                 MOV     R1, 0x1231
RAM:2406F8A8                 MOV     R0, #0xEF
RAM:2406F8AC                 BL      LCD_WriteReg
RAM:2406F8B0                 MOV     R0, #0x3E8
RAM:2406F8B4                 BL      delay_base
RAM:2406F8B8                 MOV     R1, #1
RAM:2406F8BC                 MOV     R0, #0
RAM:2406F8C0                 BL      LCD_WriteReg
RAM:2406F8C4                 MOV     R0, #0x3E8
RAM:2406F8C8                 BL      delay_base
RAM:2406F8CC                 MOV     R0, #1
RAM:2406F8D0                 MOV     R1, #0x100
RAM:2406F8D4                 BL      LCD_WriteReg
RAM:2406F8D8                 MOV     R0, #2
RAM:2406F8DC                 MOV     R1, #0x700
RAM:2406F8E0                 BL      LCD_WriteReg
RAM:2406F8E4                 MOV     R1, 0x1030
RAM:2406F8EC                 MOV     R0, #3
RAM:2406F8F0                 BL      LCD_WriteReg
RAM:2406F8F4                 MOV     R6, #0x204
RAM:2406F8F8                 MOV     R0, #4
RAM:2406F8FC                 MOV     R1, #0
RAM:2406F900                 BL      LCD_WriteReg
RAM:2406F904                 ADD     R1, R6, #3
RAM:2406F908                 MOV     R0, #8
RAM:2406F90C                 BL      LCD_WriteReg
RAM:2406F910                 MOV     R0, #9
RAM:2406F914                 MOV     R1, #0
RAM:2406F918                 BL      LCD_WriteReg
RAM:2406F91C                 MOV     R0, #0xA
RAM:2406F920                 MOV     R1, #0
RAM:2406F924                 BL      LCD_WriteReg
RAM:2406F928                 MOV     R0, #0xC
RAM:2406F92C                 MOV     R1, #0
RAM:2406F930                 BL      LCD_WriteReg
RAM:2406F934                 MOV     R0, #0xD
RAM:2406F938                 MOV     R1, #0
RAM:2406F93C                 BL      LCD_WriteReg
RAM:2406F940                 MOV     R0, #0xF
RAM:2406F944                 MOV     R1, #0
RAM:2406F948                 BL      LCD_WriteReg
RAM:2406F94C                 MOV     R0, #0x10
RAM:2406F950                 MOV     R1, #0
RAM:2406F954                 BL      LCD_WriteReg
RAM:2406F958                 MOV     R0, #0x11
RAM:2406F95C                 MOV     R1, #7
RAM:2406F960                 BL      LCD_WriteReg
RAM:2406F964                 MOV     R0, #0x12
RAM:2406F968                 MOV     R1, #0
RAM:2406F96C                 BL      LCD_WriteReg
RAM:2406F970                 MOV     R1, #3
RAM:2406F974                 MOV     R0, #0x13
RAM:2406F978                 BL      LCD_WriteReg
RAM:2406F97C                 MOV     R0, #0x19
RAM:2406F980                 BL      delay_base
RAM:2406F984                 MOV     R1, 0x1290
RAM:2406F98C                 MOV     R0, #0x10
RAM:2406F990                 BL      LCD_WriteReg
RAM:2406F994                 MOV     R1, 0x227
RAM:2406F99C                 MOV     R0, #0x11
RAM:2406F9A0                 BL      LCD_WriteReg
RAM:2406F9A4                 MOV     R0, #0x19
RAM:2406F9A8                 BL      delay_base
RAM:2406F9AC                 MOV     R1, #0x1B
RAM:2406F9B0                 MOV     R0, #0x12
RAM:2406F9B4                 BL      LCD_WriteReg
RAM:2406F9B8                 MOV     R0, #0x19
RAM:2406F9BC                 BL      delay_base
RAM:2406F9C0                 MOV     R1, 0x1503
RAM:2406F9C8                 MOV     R0, #0x13
RAM:2406F9CC                 BL      LCD_WriteReg
RAM:2406F9D0                 MOV     R1, #3
RAM:2406F9D4                 MOV     R0, #0x29
RAM:2406F9D8                 BL      LCD_WriteReg
RAM:2406F9DC                 MOV     R0, #0x19
RAM:2406F9E0                 BL      delay_base
RAM:2406F9E4                 MOV     R0, #0x2B
RAM:2406F9E8                 MOV     R1, #0xD
RAM:2406F9EC                 BL      LCD_WriteReg
RAM:2406F9F0                 MOV     R0, #0x30
RAM:2406F9F4                 MOV     R1, #4
RAM:2406F9F8                 BL      LCD_WriteReg
RAM:2406F9FC                 MOV     R1, 0x307
RAM:2406FA04                 MOV     R0, #0x31
RAM:2406FA08                 BL      LCD_WriteReg
RAM:2406FA0C                 MOV     R0, #0x32
RAM:2406FA10                 MOV     R1, #2
RAM:2406FA14                 BL      LCD_WriteReg
RAM:2406FA18                 ADD     R4, R4, #0x480
RAM:2406FA1C                 ADD     R1, R6, #2
RAM:2406FA20                 MOV     R0, #0x35
RAM:2406FA24                 BL      LCD_WriteReg
RAM:2406FA28                 ADD     R1, R4, #8
RAM:2406FA2C                 MOV     R0, #0x36
RAM:2406FA30                 BL      LCD_WriteReg
RAM:2406FA34                 MOV     R1, 0x507
RAM:2406FA3C                 MOV     R0, #0x37
RAM:2406FA40                 BL      LCD_WriteReg
RAM:2406FA44                 MOV     R1, R6
RAM:2406FA48                 MOV     R0, #0x38
RAM:2406FA4C                 BL      LCD_WriteReg
RAM:2406FA50                 MOV     R1, 0x707
RAM:2406FA58                 MOV     R0, #0x39
RAM:2406FA5C                 BL      LCD_WriteReg
RAM:2406FA60                 ADD     R1, R4, #5
RAM:2406FA64                 MOV     R0, #0x3C
RAM:2406FA68                 BL      LCD_WriteReg
RAM:2406FA6C                 MOV     R1, 0xF02
RAM:2406FA74                 MOV     R0, #0x3D
RAM:2406FA78                 BL      LCD_WriteReg
RAM:2406FA7C                 MOV     R0, #0x50
RAM:2406FA80                 MOV     R1, #0
RAM:2406FA84                 BL      LCD_WriteReg
RAM:2406FA88                 MOV     R0, #0x51
RAM:2406FA8C                 MOV     R1, #0xEF
RAM:2406FA90                 BL      LCD_WriteReg
RAM:2406FA94                 MOV     R0, #0x52
RAM:2406FA98                 MOV     R1, #0
RAM:2406FA9C                 BL      LCD_WriteReg
RAM:2406FAA0                 MOV     R1, 0x13F
RAM:2406FAA8                 MOV     R0, #0x53
RAM:2406FAAC                 BL      LCD_WriteReg
RAM:2406FAB0                 MOV     R0, #0x60
RAM:2406FAB4                 MOV     R1, #0xA700
RAM:2406FAB8                 BL      LCD_WriteReg
RAM:2406FABC                 MOV     R0, #0x61
RAM:2406FAC0                 MOV     R1, #1
RAM:2406FAC4                 BL      LCD_WriteReg
RAM:2406FAC8                 MOV     R0, #0x6A
RAM:2406FACC                 MOV     R1, #0
RAM:2406FAD0                 BL      LCD_WriteReg
RAM:2406FAD4                 MOV     R0, #0x80
RAM:2406FAD8                 MOV     R1, #0
RAM:2406FADC                 BL      LCD_WriteReg
RAM:2406FAE0                 MOV     R0, #0x81
RAM:2406FAE4                 MOV     R1, #0
RAM:2406FAE8                 BL      LCD_WriteReg
RAM:2406FAEC                 MOV     R0, #0x82
RAM:2406FAF0                 MOV     R1, #0
RAM:2406FAF4                 BL      LCD_WriteReg
RAM:2406FAF8                 MOV     R0, #0x83
RAM:2406FAFC                 MOV     R1, #0
RAM:2406FB00                 BL      LCD_WriteReg
RAM:2406FB04                 MOV     R0, #0x84
RAM:2406FB08                 MOV     R1, #0
RAM:2406FB0C                 BL      LCD_WriteReg
RAM:2406FB10                 MOV     R0, #0x85
RAM:2406FB14                 MOV     R1, #0
RAM:2406FB18                 BL      LCD_WriteReg
RAM:2406FB1C                 MOV     R0, #0x90
RAM:2406FB20                 MOV     R1, #0x10
RAM:2406FB24                 BL      LCD_WriteReg
RAM:2406FB28                 MOV     R0, #0x92
RAM:2406FB2C                 MOV     R1, #0
RAM:2406FB30                 BL      LCD_WriteReg
RAM:2406FB34                 MOV     R0, #0x93
RAM:2406FB38                 MOV     R1, #3
RAM:2406FB3C                 BL      LCD_WriteReg
RAM:2406FB40                 MOV     R0, #0x95
RAM:2406FB44                 MOV     R1, #0x110
RAM:2406FB48                 BL      LCD_WriteReg
RAM:2406FB4C                 MOV     R0, #0x97
RAM:2406FB50                 MOV     R1, #0
RAM:2406FB54                 BL      LCD_WriteReg
RAM:2406FB58                 MOV     R0, #0x98
RAM:2406FB5C                 MOV     R1, #0
RAM:2406FB60                 BL      LCD_WriteReg
RAM:2406FB64                 MOV     R1, 0x133
RAM:2406FB6C                 MOV     R0, #7
RAM:2406FB70                 BL      LCD_WriteReg
RAM:2406FB74                 MOV     R0, #0xC8
RAM:2406FB78                 BL      delay_base
RAM:2406FB7C                 MOV     R0, #0x22
RAM:2406FB80                 BL      LCD_SetRegAddr
RAM:2406FB84                 MOV     R2, #0x24
RAM:2406FB88                 STRB    R2, [R5,#0x195]
RAM:2406FB8C                 LDRB    R3, [R5,#0x1B2]
RAM:2406FB90                 BIC     R3, R3, #1
RAM:2406FB94                 STRB    R3, [R5,#0x1B2]
RAM:2406FB98                 LDRB    R2, [R5,#0x1BA]
RAM:2406FB9C                 ORR     R2, R2, #1
RAM:2406FBA0                 STRB    R2, [R5,#0x1BA]
RAM:2406FBA4                 LDRB    R3, [R5,#0x1B2]
RAM:2406FBA8                 LDR     R2, =gfx_magic_id
RAM:2406FBAC                 ORR     R3, R3, #1
RAM:2406FBB0                 STRB    R3, [R5,#0x1B2]
RAM:2406FBB4                 LDR     R0, [R2]
RAM:2406FBB8                 BL      more_gfx_magic
RAM:2406FBBC                 MOV     R0, #0
RAM:2406FBC0                 BL      set_a203_bit0_inv
RAM:2406FBC4                 LDR     R3, =fb_height
RAM:2406FBC8                 LDR     R12, =fb_param_b
RAM:2406FBCC                 LDR     R0, [R3]
RAM:2406FBD0                 LDR     R2, =fb_width
RAM:2406FBD4                 LDR     R3, =fb_param_a
RAM:2406FBD8                 LDR     R1, [R2]
RAM:2406FBDC                 LDR     R2, [R3]
RAM:2406FBE0                 LDR     R3, [R12]
RAM:2406FBE4                 BL      set_fb_size_params
RAM:2406FBE8                 MOV     R0, #1
RAM:2406FBEC                 LDMFD   SP!, {R4-R6,LR}
RAM:2406FBF0                 B       or_a00f
RAM:2406FBF0 ; ---------------------------------------------------------------------------
RAM:2406FBF4 off_2406FBF4    DCD gfx_magic_id        ; DATA XREF: lcd_init_11+370r
RAM:2406FBF8 off_2406FBF8    DCD fb_height           ; DATA XREF: lcd_init_11+38Cr
RAM:2406FBFC off_2406FBFC    DCD fb_param_b          ; DATA XREF: lcd_init_11+390r
RAM:2406FC00 off_2406FC00    DCD fb_width            ; DATA XREF: lcd_init_11+398r
RAM:2406FC04 off_2406FC04    DCD fb_param_a          ; DATA XREF: lcd_init_11+39Cr
RAM:2406FC04 ; End of function lcd_init_11
RAM:2406FC04
RAM:2406FC08
RAM:2406FC08 ; =============== S U B R O U T I N E =======================================
RAM:2406FC08
RAM:2406FC08
RAM:2406FC08 lcd_init_13                             ; CODE XREF: lcd_master_init:l13p
RAM:2406FC08                 STMFD   SP!, {R4-R7,LR}
RAM:2406FC0C                 MOV     R0, #1
RAM:2406FC10                 SUB     SP, SP, #4
RAM:2406FC14                 MOV     R5, 0x1000A000
RAM:2406FC1C                 BL      set_a000_enable_lcd_maybe
RAM:2406FC20                 MOV     R0, #1
RAM:2406FC24                 BL      or_a00f
RAM:2406FC28                 LDRB    R3, [R5,#0x1B9]
RAM:2406FC2C                 MOV     R4, 0xFFFFFF80
RAM:2406FC30                 ORR     R3, R3, R4
RAM:2406FC34                 STRB    R3, [R5,#0x1B9]
RAM:2406FC38                 LDRB    R2, [R5,#0x1B1]
RAM:2406FC3C                 MOV     R0, #0xA
RAM:2406FC40                 AND     R2, R2, #0x7F
RAM:2406FC44                 STRB    R2, [R5,#0x1B1]
RAM:2406FC48                 BL      delay_base
RAM:2406FC4C                 LDRB    R3, [R5,#0x1B1]
RAM:2406FC50                 MOV     R1, #0x3000
RAM:2406FC54                 ORR     R3, R3, R4
RAM:2406FC58                 STRB    R3, [R5,#0x1B1]
RAM:2406FC5C                 ADD     R1, R1, #8
RAM:2406FC60                 MOV     R0, #0xE3
RAM:2406FC64                 BL      LCD_WriteReg
RAM:2406FC68                 MOV     R0, #0xE7
RAM:2406FC6C                 MOV     R1, #0x12
RAM:2406FC70                 BL      LCD_WriteReg
RAM:2406FC74                 MOV     R1, 0x1231
RAM:2406FC7C                 MOV     R0, #0xEF
RAM:2406FC80                 BL      LCD_WriteReg
RAM:2406FC84                 MOV     R0, #1
RAM:2406FC88                 MOV     R1, #0x100
RAM:2406FC8C                 BL      LCD_WriteReg
RAM:2406FC90                 MOV     R0, #2
RAM:2406FC94                 MOV     R1, #0x700
RAM:2406FC98                 BL      LCD_WriteReg
RAM:2406FC9C                 MOV     R1, 0x1030
RAM:2406FCA4                 MOV     R0, #3
RAM:2406FCA8                 BL      LCD_WriteReg
RAM:2406FCAC                 MOV     R7, #0x204
RAM:2406FCB0                 MOV     R0, #4
RAM:2406FCB4                 MOV     R1, #0
RAM:2406FCB8                 BL      LCD_WriteReg
RAM:2406FCBC                 ADD     R1, R7, #3
RAM:2406FCC0                 MOV     R0, #8
RAM:2406FCC4                 BL      LCD_WriteReg
RAM:2406FCC8                 MOV     R0, #9
RAM:2406FCCC                 MOV     R1, #0
RAM:2406FCD0                 BL      LCD_WriteReg
RAM:2406FCD4                 MOV     R0, #0xA
RAM:2406FCD8                 MOV     R1, #0
RAM:2406FCDC                 BL      LCD_WriteReg
RAM:2406FCE0                 MOV     R0, #0xC
RAM:2406FCE4                 MOV     R1, #0
RAM:2406FCE8                 BL      LCD_WriteReg
RAM:2406FCEC                 MOV     R0, #0xD
RAM:2406FCF0                 MOV     R1, #0
RAM:2406FCF4                 BL      LCD_WriteReg
RAM:2406FCF8                 MOV     R0, #0xF
RAM:2406FCFC                 MOV     R1, #0
RAM:2406FD00                 BL      LCD_WriteReg
RAM:2406FD04                 MOV     R0, #0x10
RAM:2406FD08                 MOV     R1, #0
RAM:2406FD0C                 BL      LCD_WriteReg
RAM:2406FD10                 MOV     R0, #0x11
RAM:2406FD14                 MOV     R1, #7
RAM:2406FD18                 BL      LCD_WriteReg
RAM:2406FD1C                 MOV     R0, #0x12
RAM:2406FD20                 MOV     R1, #0
RAM:2406FD24                 BL      LCD_WriteReg
RAM:2406FD28                 MOV     R1, #0
RAM:2406FD2C                 MOV     R0, #0x13
RAM:2406FD30                 BL      LCD_WriteReg
RAM:2406FD34                 MOV     R0, #0xC8
RAM:2406FD38                 BL      delay_base
RAM:2406FD3C                 MOV     R1, 0x1490
RAM:2406FD44                 MOV     R0, #0x10
RAM:2406FD48                 BL      LCD_WriteReg
RAM:2406FD4C                 MOV     R1, 0x227
RAM:2406FD54                 MOV     R0, #0x11
RAM:2406FD58                 BL      LCD_WriteReg
RAM:2406FD5C                 MOV     R0, #0x32
RAM:2406FD60                 BL      delay_base
RAM:2406FD64                 MOV     R1, #0x19
RAM:2406FD68                 MOV     R0, #0x12
RAM:2406FD6C                 BL      LCD_WriteReg
RAM:2406FD70                 MOV     R0, #0x32
RAM:2406FD74                 BL      delay_base
RAM:2406FD78                 MOV     R0, #0x13
RAM:2406FD7C                 MOV     R1, #0xA00
RAM:2406FD80                 BL      LCD_WriteReg
RAM:2406FD84                 MOV     R0, #0x29
RAM:2406FD88                 MOV     R1, #1
RAM:2406FD8C                 BL      LCD_WriteReg
RAM:2406FD90                 MOV     R1, #0xD
RAM:2406FD94                 MOV     R0, #0x2B
RAM:2406FD98                 BL      LCD_WriteReg
RAM:2406FD9C                 MOV     R0, #0x32
RAM:2406FDA0                 BL      delay_base
RAM:2406FDA4                 MOV     R0, #0x20
RAM:2406FDA8                 MOV     R1, #0
RAM:2406FDAC                 BL      LCD_WriteReg
RAM:2406FDB0                 ADD     R4, R4, #0x384
RAM:2406FDB4                 MOV     R0, #0x21
RAM:2406FDB8                 MOV     R1, #0
RAM:2406FDBC                 BL      LCD_WriteReg
RAM:2406FDC0                 ADD     R6, R4, #3
RAM:2406FDC4                 ADD     R1, R4, #1
RAM:2406FDC8                 MOV     R0, #0x30
RAM:2406FDCC                 BL      LCD_WriteReg
RAM:2406FDD0                 MOV     R1, R6
RAM:2406FDD4                 MOV     R0, #0x31
RAM:2406FDD8                 BL      LCD_WriteReg
RAM:2406FDDC                 MOV     R0, #0x32
RAM:2406FDE0                 MOV     R1, #3
RAM:2406FDE4                 BL      LCD_WriteReg
RAM:2406FDE8                 MOV     R0, #0x35
RAM:2406FDEC                 MOV     R1, #4
RAM:2406FDF0                 BL      LCD_WriteReg
RAM:2406FDF4                 MOV     R1, 0x302
RAM:2406FDFC                 MOV     R0, #0x36
RAM:2406FE00                 BL      LCD_WriteReg
RAM:2406FE04                 MOV     R1, 0x407
RAM:2406FE0C                 MOV     R0, #0x37
RAM:2406FE10                 BL      LCD_WriteReg
RAM:2406FE14                 MOV     R0, #0x38
RAM:2406FE18                 MOV     R1, #4
RAM:2406FE1C                 BL      LCD_WriteReg
RAM:2406FE20                 MOV     R1, R7
RAM:2406FE24                 MOV     R0, #0x39
RAM:2406FE28                 BL      LCD_WriteReg
RAM:2406FE2C                 MOV     R1, R6
RAM:2406FE30                 MOV     R0, #0x3C
RAM:2406FE34                 BL      LCD_WriteReg
RAM:2406FE38                 MOV     R0, #0x3D
RAM:2406FE3C                 MOV     R1, #0xC
RAM:2406FE40                 BL      LCD_WriteReg
RAM:2406FE44                 MOV     R0, #0x50
RAM:2406FE48                 MOV     R1, #0
RAM:2406FE4C                 BL      LCD_WriteReg
RAM:2406FE50                 MOV     R0, #0x51
RAM:2406FE54                 MOV     R1, #0xEF
RAM:2406FE58                 BL      LCD_WriteReg
RAM:2406FE5C                 MOV     R0, #0x52
RAM:2406FE60                 MOV     R1, #0
RAM:2406FE64                 BL      LCD_WriteReg
RAM:2406FE68                 MOV     R1, 0x13F
RAM:2406FE70                 MOV     R0, #0x53
RAM:2406FE74                 BL      LCD_WriteReg
RAM:2406FE78                 MOV     R0, #0x60
RAM:2406FE7C                 MOV     R1, #0xA700
RAM:2406FE80                 BL      LCD_WriteReg
RAM:2406FE84                 MOV     R0, #0x61
RAM:2406FE88                 MOV     R1, #1
RAM:2406FE8C                 BL      LCD_WriteReg
RAM:2406FE90                 MOV     R0, #0x6A
RAM:2406FE94                 MOV     R1, #0
RAM:2406FE98                 BL      LCD_WriteReg
RAM:2406FE9C                 MOV     R0, #0x80
RAM:2406FEA0                 MOV     R1, #0
RAM:2406FEA4                 BL      LCD_WriteReg
RAM:2406FEA8                 MOV     R0, #0x81
RAM:2406FEAC                 MOV     R1, #0
RAM:2406FEB0                 BL      LCD_WriteReg
RAM:2406FEB4                 MOV     R0, #0x82
RAM:2406FEB8                 MOV     R1, #0
RAM:2406FEBC                 BL      LCD_WriteReg
RAM:2406FEC0                 MOV     R0, #0x83
RAM:2406FEC4                 MOV     R1, #0
RAM:2406FEC8                 BL      LCD_WriteReg
RAM:2406FECC                 MOV     R0, #0x84
RAM:2406FED0                 MOV     R1, #0
RAM:2406FED4                 BL      LCD_WriteReg
RAM:2406FED8                 MOV     R0, #0x85
RAM:2406FEDC                 MOV     R1, #0
RAM:2406FEE0                 BL      LCD_WriteReg
RAM:2406FEE4                 MOV     R0, #0x90
RAM:2406FEE8                 MOV     R1, #0x10
RAM:2406FEEC                 BL      LCD_WriteReg
RAM:2406FEF0                 MOV     R0, #0x92
RAM:2406FEF4                 MOV     R1, #0x600
RAM:2406FEF8                 BL      LCD_WriteReg
RAM:2406FEFC                 MOV     R0, #0x93
RAM:2406FF00                 MOV     R1, #3
RAM:2406FF04                 BL      LCD_WriteReg
RAM:2406FF08                 MOV     R0, #0x95
RAM:2406FF0C                 MOV     R1, #0x110
RAM:2406FF10                 BL      LCD_WriteReg
RAM:2406FF14                 MOV     R0, #0x97
RAM:2406FF18                 MOV     R1, #0
RAM:2406FF1C                 BL      LCD_WriteReg
RAM:2406FF20                 MOV     R0, #0x98
RAM:2406FF24                 MOV     R1, #0
RAM:2406FF28                 BL      LCD_WriteReg
RAM:2406FF2C                 MOV     R1, 0x133
RAM:2406FF34                 MOV     R0, #7
RAM:2406FF38                 BL      LCD_WriteReg
RAM:2406FF3C                 MOV     R0, #0xC8
RAM:2406FF40                 BL      delay_base
RAM:2406FF44                 MOV     R0, #0x22
RAM:2406FF48                 BL      LCD_SetRegAddr
RAM:2406FF4C                 MOV     R2, #0x24
RAM:2406FF50                 STRB    R2, [R5,#0x195]
RAM:2406FF54                 LDRB    R3, [R5,#0x1B2]
RAM:2406FF58                 BIC     R3, R3, #1
RAM:2406FF5C                 STRB    R3, [R5,#0x1B2]
RAM:2406FF60                 LDRB    R2, [R5,#0x1BA]
RAM:2406FF64                 ORR     R2, R2, #1
RAM:2406FF68                 STRB    R2, [R5,#0x1BA]
RAM:2406FF6C                 LDRB    R3, [R5,#0x1B2]
RAM:2406FF70                 LDR     R2, =gfx_magic_id
RAM:2406FF74                 ORR     R3, R3, #1
RAM:2406FF78                 STRB    R3, [R5,#0x1B2]
RAM:2406FF7C                 LDR     R0, [R2]
RAM:2406FF80                 BL      more_gfx_magic
RAM:2406FF84                 MOV     R0, #0
RAM:2406FF88                 BL      set_a203_bit0_inv
RAM:2406FF8C                 LDR     R3, =fb_height
RAM:2406FF90                 LDR     R12, =fb_param_b
RAM:2406FF94                 LDR     R0, [R3]
RAM:2406FF98                 LDR     R2, =fb_width
RAM:2406FF9C                 LDR     R3, =fb_param_a
RAM:2406FFA0                 LDR     R1, [R2]
RAM:2406FFA4                 LDR     R2, [R3]
RAM:2406FFA8                 LDR     R3, [R12]
RAM:2406FFAC                 BL      set_fb_size_params
RAM:2406FFB0                 MOV     R0, #1
RAM:2406FFB4                 ADD     SP, SP, #4
RAM:2406FFB8                 LDMFD   SP!, {R4-R7,LR}
RAM:2406FFBC                 B       or_a00f
RAM:2406FFBC ; ---------------------------------------------------------------------------
RAM:2406FFC0 off_2406FFC0    DCD gfx_magic_id        ; DATA XREF: lcd_init_13+368r
RAM:2406FFC4 off_2406FFC4    DCD fb_height           ; DATA XREF: lcd_init_13+384r
RAM:2406FFC8 off_2406FFC8    DCD fb_param_b          ; DATA XREF: lcd_init_13+388r
RAM:2406FFCC off_2406FFCC    DCD fb_width            ; DATA XREF: lcd_init_13+390r
RAM:2406FFD0 off_2406FFD0    DCD fb_param_a          ; DATA XREF: lcd_init_13+394r
RAM:2406FFD0 ; End of function lcd_init_13
RAM:2406FFD0
RAM:2406FFD4
RAM:2406FFD4 ; =============== S U B R O U T I N E =======================================
RAM:2406FFD4
RAM:2406FFD4
RAM:2406FFD4 lcd_init_14                             ; CODE XREF: lcd_master_init:l14p
RAM:2406FFD4                 STMFD   SP!, {R4,R5,LR}
RAM:2406FFD8                 MOV     R0, #1
RAM:2406FFDC                 SUB     SP, SP, #4
RAM:2406FFE0                 MOV     R4, 0x1000A000
RAM:2406FFE8                 BL      set_a000_enable_lcd_maybe
RAM:2406FFEC                 MOV     R0, #1
RAM:2406FFF0                 BL      or_a00f
RAM:2406FFF4                 LDRB    R3, [R4,#0x1B9]
RAM:2406FFF8                 MOV     R5, 0xFFFFFF80
RAM:2406FFFC                 ORR     R3, R3, R5
RAM:24070000                 STRB    R3, [R4,#0x1B9]
RAM:24070004                 LDRB    R2, [R4,#0x1B1]
RAM:24070008                 MOV     R0, #0xA
RAM:2407000C                 AND     R2, R2, #0x7F
RAM:24070010                 STRB    R2, [R4,#0x1B1]
RAM:24070014                 BL      delay_base
RAM:24070018                 LDRB    R3, [R4,#0x1B1]
RAM:2407001C                 MOV     R1, #0x3000
RAM:24070020                 ORR     R3, R3, R5
RAM:24070024                 STRB    R3, [R4,#0x1B1]
RAM:24070028                 ADD     R1, R1, #8
RAM:2407002C                 MOV     R0, #0xE3
RAM:24070030                 BL      LCD_WriteReg
RAM:24070034                 ADD     R5, R5, #0x1280
RAM:24070038                 MOV     R0, #0xE7
RAM:2407003C                 MOV     R1, #0x12
RAM:24070040                 BL      LCD_WriteReg
RAM:24070044                 ADD     R1, R5, #0x31
RAM:24070048                 MOV     R0, #0xEF
RAM:2407004C                 BL      LCD_WriteReg
RAM:24070050                 MOV     R0, #1
RAM:24070054                 MOV     R1, #0x100
RAM:24070058                 BL      LCD_WriteReg
RAM:2407005C                 MOV     R0, #2
RAM:24070060                 MOV     R1, #0x700
RAM:24070064                 BL      LCD_WriteReg
RAM:24070068                 MOV     R1, 0x1030
RAM:24070070                 MOV     R0, #3
RAM:24070074                 BL      LCD_WriteReg
RAM:24070078                 MOV     R0, #4
RAM:2407007C                 MOV     R1, #0
RAM:24070080                 BL      LCD_WriteReg
RAM:24070084                 MOV     R1, 0x202
RAM:2407008C                 MOV     R0, #8
RAM:24070090                 BL      LCD_WriteReg
RAM:24070094                 MOV     R0, #9
RAM:24070098                 MOV     R1, #0
RAM:2407009C                 BL      LCD_WriteReg
RAM:240700A0                 MOV     R0, #0xA
RAM:240700A4                 MOV     R1, #0
RAM:240700A8                 BL      LCD_WriteReg
RAM:240700AC                 MOV     R0, #0xC
RAM:240700B0                 MOV     R1, #0
RAM:240700B4                 BL      LCD_WriteReg
RAM:240700B8                 MOV     R0, #0xD
RAM:240700BC                 MOV     R1, #0
RAM:240700C0                 BL      LCD_WriteReg
RAM:240700C4                 MOV     R0, #0xF
RAM:240700C8                 MOV     R1, #0
RAM:240700CC                 BL      LCD_WriteReg
RAM:240700D0                 MOV     R0, #0x10
RAM:240700D4                 MOV     R1, #0
RAM:240700D8                 BL      LCD_WriteReg
RAM:240700DC                 MOV     R0, #0x11
RAM:240700E0                 MOV     R1, #7
RAM:240700E4                 BL      LCD_WriteReg
RAM:240700E8                 MOV     R0, #0x12
RAM:240700EC                 MOV     R1, #0
RAM:240700F0                 BL      LCD_WriteReg
RAM:240700F4                 MOV     R1, #0
RAM:240700F8                 MOV     R0, #0x13
RAM:240700FC                 BL      LCD_WriteReg
RAM:24070100                 MOV     R0, #0xC8
RAM:24070104                 BL      delay_base
RAM:24070108                 MOV     R1, 0x1290
RAM:24070110                 MOV     R0, #0x10
RAM:24070114                 BL      LCD_WriteReg
RAM:24070118                 MOV     R1, 0x227
RAM:24070120                 MOV     R0, #0x11
RAM:24070124                 BL      LCD_WriteReg
RAM:24070128                 MOV     R0, #0x32
RAM:2407012C                 BL      delay_base
RAM:24070130                 MOV     R1, #0x1B
RAM:24070134                 MOV     R0, #0x12
RAM:24070138                 BL      LCD_WriteReg
RAM:2407013C                 MOV     R0, #0x32
RAM:24070140                 BL      delay_base
RAM:24070144                 MOV     R1, R5
RAM:24070148                 MOV     R0, #0x13
RAM:2407014C                 BL      LCD_WriteReg
RAM:24070150                 MOV     R0, #0x29
RAM:24070154                 MOV     R1, #0
RAM:24070158                 BL      LCD_WriteReg
RAM:2407015C                 MOV     R1, #0xC
RAM:24070160                 MOV     R0, #0x2B
RAM:24070164                 BL      LCD_WriteReg
RAM:24070168                 MOV     R0, #0x32
RAM:2407016C                 BL      delay_base
RAM:24070170                 MOV     R0, #0x20
RAM:24070174                 MOV     R1, #0
RAM:24070178                 BL      LCD_WriteReg
RAM:2407017C                 MOV     R0, #0x21
RAM:24070180                 MOV     R1, #0
RAM:24070184                 BL      LCD_WriteReg
RAM:24070188                 MOV     R0, #0x30
RAM:2407018C                 MOV     R1, #0
RAM:24070190                 BL      LCD_WriteReg
RAM:24070194                 MOV     R1, 0x406
RAM:2407019C                 MOV     R0, #0x31
RAM:240701A0                 BL      LCD_WriteReg
RAM:240701A4                 MOV     R0, #0x32
RAM:240701A8                 MOV     R1, #4
RAM:240701AC                 BL      LCD_WriteReg
RAM:240701B0                 MOV     R1, 0x305
RAM:240701B8                 MOV     R0, #0x35
RAM:240701BC                 BL      LCD_WriteReg
RAM:240701C0                 MOV     R0, #0x36
RAM:240701C4                 MOV     R1, #4
RAM:240701C8                 BL      LCD_WriteReg
RAM:240701CC                 MOV     R1, 0x207
RAM:240701D4                 MOV     R0, #0x37
RAM:240701D8                 BL      LCD_WriteReg
RAM:240701DC                 MOV     R1, 0x103
RAM:240701E4                 MOV     R0, #0x38
RAM:240701E8                 BL      LCD_WriteReg
RAM:240701EC                 MOV     R1, 0x707
RAM:240701F4                 MOV     R0, #0x39
RAM:240701F8                 BL      LCD_WriteReg
RAM:240701FC                 MOV     R1, 0x503
RAM:24070204                 MOV     R0, #0x3C
RAM:24070208                 BL      LCD_WriteReg
RAM:2407020C                 MOV     R0, #0x3D
RAM:24070210                 MOV     R1, #4
RAM:24070214                 BL      LCD_WriteReg
RAM:24070218                 MOV     R0, #0x50
RAM:2407021C                 MOV     R1, #0
RAM:24070220                 BL      LCD_WriteReg
RAM:24070224                 MOV     R0, #0x51
RAM:24070228                 MOV     R1, #0xEF
RAM:2407022C                 BL      LCD_WriteReg
RAM:24070230                 MOV     R0, #0x52
RAM:24070234                 MOV     R1, #0
RAM:24070238                 BL      LCD_WriteReg
RAM:2407023C                 MOV     R1, 0x13F
RAM:24070244                 MOV     R0, #0x53
RAM:24070248                 BL      LCD_WriteReg
RAM:2407024C                 MOV     R0, #0x60
RAM:24070250                 MOV     R1, #0xA700
RAM:24070254                 BL      LCD_WriteReg
RAM:24070258                 MOV     R0, #0x61
RAM:2407025C                 MOV     R1, #1
RAM:24070260                 BL      LCD_WriteReg
RAM:24070264                 MOV     R0, #0x6A
RAM:24070268                 MOV     R1, #0
RAM:2407026C                 BL      LCD_WriteReg
RAM:24070270                 MOV     R0, #0x80
RAM:24070274                 MOV     R1, #0
RAM:24070278                 BL      LCD_WriteReg
RAM:2407027C                 MOV     R0, #0x81
RAM:24070280                 MOV     R1, #0
RAM:24070284                 BL      LCD_WriteReg
RAM:24070288                 MOV     R0, #0x82
RAM:2407028C                 MOV     R1, #0
RAM:24070290                 BL      LCD_WriteReg
RAM:24070294                 MOV     R0, #0x83
RAM:24070298                 MOV     R1, #0
RAM:2407029C                 BL      LCD_WriteReg
RAM:240702A0                 MOV     R0, #0x84
RAM:240702A4                 MOV     R1, #0
RAM:240702A8                 BL      LCD_WriteReg
RAM:240702AC                 MOV     R0, #0x85
RAM:240702B0                 MOV     R1, #0
RAM:240702B4                 BL      LCD_WriteReg
RAM:240702B8                 MOV     R0, #0x90
RAM:240702BC                 MOV     R1, #0x10
RAM:240702C0                 BL      LCD_WriteReg
RAM:240702C4                 MOV     R0, #0x92
RAM:240702C8                 MOV     R1, #0x600
RAM:240702CC                 BL      LCD_WriteReg
RAM:240702D0                 MOV     R1, 0x133
RAM:240702D8                 MOV     R0, #7
RAM:240702DC                 BL      LCD_WriteReg
RAM:240702E0                 MOV     R0, #0xC8
RAM:240702E4                 BL      delay_base
RAM:240702E8                 MOV     R0, #0x22
RAM:240702EC                 BL      LCD_SetRegAddr
RAM:240702F0                 MOV     R2, #0x24
RAM:240702F4                 STRB    R2, [R4,#0x195]
RAM:240702F8                 LDRB    R3, [R4,#0x1B2]
RAM:240702FC                 BIC     R3, R3, #1
RAM:24070300                 STRB    R3, [R4,#0x1B2]
RAM:24070304                 LDRB    R2, [R4,#0x1BA]
RAM:24070308                 ORR     R2, R2, #1
RAM:2407030C                 STRB    R2, [R4,#0x1BA]
RAM:24070310                 LDRB    R3, [R4,#0x1B2]
RAM:24070314                 LDR     R2, =gfx_magic_id
RAM:24070318                 ORR     R3, R3, #1
RAM:2407031C                 STRB    R3, [R4,#0x1B2]
RAM:24070320                 LDR     R0, [R2]
RAM:24070324                 BL      more_gfx_magic
RAM:24070328                 MOV     R0, #0
RAM:2407032C                 BL      set_a203_bit0_inv
RAM:24070330                 LDR     R3, =fb_height
RAM:24070334                 LDR     R12, =fb_param_b
RAM:24070338                 LDR     R0, [R3]
RAM:2407033C                 LDR     R2, =fb_width
RAM:24070340                 LDR     R3, =fb_param_a
RAM:24070344                 LDR     R1, [R2]
RAM:24070348                 LDR     R2, [R3]
RAM:2407034C                 LDR     R3, [R12]
RAM:24070350                 BL      set_fb_size_params
RAM:24070354                 MOV     R0, #1
RAM:24070358                 ADD     SP, SP, #4
RAM:2407035C                 LDMFD   SP!, {R4,R5,LR}
RAM:24070360                 B       or_a00f
RAM:24070360 ; ---------------------------------------------------------------------------
RAM:24070364 off_24070364    DCD gfx_magic_id        ; DATA XREF: lcd_init_14+340r
RAM:24070368 off_24070368    DCD fb_height           ; DATA XREF: lcd_init_14+35Cr
RAM:2407036C off_2407036C    DCD fb_param_b          ; DATA XREF: lcd_init_14+360r
RAM:24070370 off_24070370    DCD fb_width            ; DATA XREF: lcd_init_14+368r
RAM:24070374 off_24070374    DCD fb_param_a          ; DATA XREF: lcd_init_14+36Cr
RAM:24070374 ; End of function lcd_init_14
RAM:24070374
RAM:24070378
RAM:24070378 ; =============== S U B R O U T I N E =======================================
RAM:24070378
RAM:24070378
RAM:24070378 lcd_init_17                             ; CODE XREF: lcd_master_init:l17p
RAM:24070378                 STMFD   SP!, {R4-R6,LR}
RAM:2407037C                 MOV     R0, #1
RAM:24070380                 MOV     R5, 0x1000A000
RAM:24070388                 BL      set_a000_enable_lcd_maybe
RAM:2407038C                 MOV     R0, #1
RAM:24070390                 BL      or_a00f
RAM:24070394                 LDRB    R3, [R5,#0x1B9]
RAM:24070398                 MOV     R4, 0xFFFFFF80
RAM:2407039C                 ORR     R3, R3, R4
RAM:240703A0                 STRB    R3, [R5,#0x1B9]
RAM:240703A4                 LDRB    R2, [R5,#0x1B1]
RAM:240703A8                 MOV     R0, #0xA
RAM:240703AC                 AND     R2, R2, #0x7F
RAM:240703B0                 STRB    R2, [R5,#0x1B1]
RAM:240703B4                 BL      delay_base
RAM:240703B8                 LDRB    R3, [R5,#0x1B1]
RAM:240703BC                 MOV     R1, #0x3000
RAM:240703C0                 ORR     R3, R3, R4
RAM:240703C4                 STRB    R3, [R5,#0x1B1]
RAM:240703C8                 ADD     R1, R1, #8
RAM:240703CC                 MOV     R0, #0xE3
RAM:240703D0                 BL      LCD_WriteReg
RAM:240703D4                 MOV     R0, #0xE7
RAM:240703D8                 MOV     R1, #0x12
RAM:240703DC                 BL      LCD_WriteReg
RAM:240703E0                 MOV     R1, 0x1231
RAM:240703E8                 MOV     R0, #0xEF
RAM:240703EC                 BL      LCD_WriteReg
RAM:240703F0                 MOV     R0, #1
RAM:240703F4                 MOV     R1, #0x100
RAM:240703F8                 BL      LCD_WriteReg
RAM:240703FC                 MOV     R0, #2
RAM:24070400                 MOV     R1, #0x700
RAM:24070404                 BL      LCD_WriteReg
RAM:24070408                 MOV     R1, 0x1030
RAM:24070410                 MOV     R0, #3
RAM:24070414                 BL      LCD_WriteReg
RAM:24070418                 MOV     R6, #0x204
RAM:2407041C                 MOV     R0, #4
RAM:24070420                 MOV     R1, #0
RAM:24070424                 BL      LCD_WriteReg
RAM:24070428                 ADD     R1, R6, #3
RAM:2407042C                 MOV     R0, #8
RAM:24070430                 BL      LCD_WriteReg
RAM:24070434                 MOV     R0, #9
RAM:24070438                 MOV     R1, #0
RAM:2407043C                 BL      LCD_WriteReg
RAM:24070440                 MOV     R0, #0xA
RAM:24070444                 MOV     R1, #0
RAM:24070448                 BL      LCD_WriteReg
RAM:2407044C                 MOV     R0, #0xC
RAM:24070450                 MOV     R1, #0
RAM:24070454                 BL      LCD_WriteReg
RAM:24070458                 MOV     R0, #0xD
RAM:2407045C                 MOV     R1, #0
RAM:24070460                 BL      LCD_WriteReg
RAM:24070464                 MOV     R0, #0xF
RAM:24070468                 MOV     R1, #0
RAM:2407046C                 BL      LCD_WriteReg
RAM:24070470                 MOV     R0, #0x10
RAM:24070474                 MOV     R1, #0
RAM:24070478                 BL      LCD_WriteReg
RAM:2407047C                 MOV     R0, #0x11
RAM:24070480                 MOV     R1, #7
RAM:24070484                 BL      LCD_WriteReg
RAM:24070488                 MOV     R0, #0x12
RAM:2407048C                 MOV     R1, #0
RAM:24070490                 BL      LCD_WriteReg
RAM:24070494                 MOV     R1, #0
RAM:24070498                 MOV     R0, #0x13
RAM:2407049C                 BL      LCD_WriteReg
RAM:240704A0                 MOV     R0, #0xC8
RAM:240704A4                 BL      delay_base
RAM:240704A8                 MOV     R1, 0x1490
RAM:240704B0                 MOV     R0, #0x10
RAM:240704B4                 BL      LCD_WriteReg
RAM:240704B8                 MOV     R1, 0x227
RAM:240704C0                 MOV     R0, #0x11
RAM:240704C4                 BL      LCD_WriteReg
RAM:240704C8                 MOV     R0, #0x32
RAM:240704CC                 BL      delay_base
RAM:240704D0                 MOV     R1, #0x1A
RAM:240704D4                 MOV     R0, #0x12
RAM:240704D8                 BL      LCD_WriteReg
RAM:240704DC                 MOV     R0, #0x32
RAM:240704E0                 BL      delay_base
RAM:240704E4                 MOV     R0, #0x13
RAM:240704E8                 MOV     R1, #0x1400
RAM:240704EC                 BL      LCD_WriteReg
RAM:240704F0                 MOV     R0, #0x29
RAM:240704F4                 MOV     R1, #0x16
RAM:240704F8                 BL      LCD_WriteReg
RAM:240704FC                 MOV     R1, #0xD
RAM:24070500                 MOV     R0, #0x2B
RAM:24070504                 BL      LCD_WriteReg
RAM:24070508                 MOV     R0, #0x32
RAM:2407050C                 BL      delay_base
RAM:24070510                 MOV     R0, #0x20
RAM:24070514                 MOV     R1, #0
RAM:24070518                 BL      LCD_WriteReg
RAM:2407051C                 MOV     R0, #0x21
RAM:24070520                 MOV     R1, #0
RAM:24070524                 BL      LCD_WriteReg
RAM:24070528                 ADD     R4, R4, #0x580
RAM:2407052C                 MOV     R0, #0x30
RAM:24070530                 MOV     R1, #0
RAM:24070534                 BL      LCD_WriteReg
RAM:24070538                 ADD     R1, R4, #5
RAM:2407053C                 MOV     R0, #0x31
RAM:24070540                 BL      LCD_WriteReg
RAM:24070544                 MOV     R0, #0x32
RAM:24070548                 MOV     R1, #7
RAM:2407054C                 BL      LCD_WriteReg
RAM:24070550                 ADD     R1, R4, #2
RAM:24070554                 MOV     R0, #0x35
RAM:24070558                 BL      LCD_WriteReg
RAM:2407055C                 MOV     R1, 0x807
RAM:24070564                 MOV     R0, #0x36
RAM:24070568                 BL      LCD_WriteReg
RAM:2407056C                 MOV     R0, #0x37
RAM:24070570                 MOV     R1, #7
RAM:24070574                 BL      LCD_WriteReg
RAM:24070578                 MOV     R1, 0x202
RAM:24070580                 MOV     R0, #0x38
RAM:24070584                 BL      LCD_WriteReg
RAM:24070588                 MOV     R1, 0x707
RAM:24070590                 MOV     R0, #0x39
RAM:24070594                 BL      LCD_WriteReg
RAM:24070598                 ADD     R1, R6, #1
RAM:2407059C                 MOV     R0, #0x3C
RAM:240705A0                 BL      LCD_WriteReg
RAM:240705A4                 MOV     R1, 0x608
RAM:240705AC                 MOV     R0, #0x3D
RAM:240705B0                 BL      LCD_WriteReg
RAM:240705B4                 MOV     R0, #0x50
RAM:240705B8                 MOV     R1, #0
RAM:240705BC                 BL      LCD_WriteReg
RAM:240705C0                 MOV     R0, #0x51
RAM:240705C4                 MOV     R1, #0xEF
RAM:240705C8                 BL      LCD_WriteReg
RAM:240705CC                 MOV     R0, #0x52
RAM:240705D0                 MOV     R1, #0
RAM:240705D4                 BL      LCD_WriteReg
RAM:240705D8                 MOV     R1, 0x13F
RAM:240705E0                 MOV     R0, #0x53
RAM:240705E4                 BL      LCD_WriteReg
RAM:240705E8                 MOV     R0, #0x60
RAM:240705EC                 MOV     R1, #0xA700
RAM:240705F0                 BL      LCD_WriteReg
RAM:240705F4                 MOV     R0, #0x61
RAM:240705F8                 MOV     R1, #1
RAM:240705FC                 BL      LCD_WriteReg
RAM:24070600                 MOV     R0, #0x6A
RAM:24070604                 MOV     R1, #0
RAM:24070608                 BL      LCD_WriteReg
RAM:2407060C                 MOV     R0, #0x80
RAM:24070610                 MOV     R1, #0
RAM:24070614                 BL      LCD_WriteReg
RAM:24070618                 MOV     R0, #0x81
RAM:2407061C                 MOV     R1, #0
RAM:24070620                 BL      LCD_WriteReg
RAM:24070624                 MOV     R0, #0x82
RAM:24070628                 MOV     R1, #0
RAM:2407062C                 BL      LCD_WriteReg
RAM:24070630                 MOV     R0, #0x83
RAM:24070634                 MOV     R1, #0
RAM:24070638                 BL      LCD_WriteReg
RAM:2407063C                 MOV     R0, #0x84
RAM:24070640                 MOV     R1, #0
RAM:24070644                 BL      LCD_WriteReg
RAM:24070648                 MOV     R0, #0x85
RAM:2407064C                 MOV     R1, #0
RAM:24070650                 BL      LCD_WriteReg
RAM:24070654                 MOV     R0, #0x90
RAM:24070658                 MOV     R1, #0x10
RAM:2407065C                 BL      LCD_WriteReg
RAM:24070660                 MOV     R0, #0x92
RAM:24070664                 MOV     R1, #0
RAM:24070668                 BL      LCD_WriteReg
RAM:2407066C                 MOV     R0, #0x93
RAM:24070670                 MOV     R1, #3
RAM:24070674                 BL      LCD_WriteReg
RAM:24070678                 MOV     R0, #0x95
RAM:2407067C                 MOV     R1, #0x110
RAM:24070680                 BL      LCD_WriteReg
RAM:24070684                 MOV     R0, #0x97
RAM:24070688                 MOV     R1, #0
RAM:2407068C                 BL      LCD_WriteReg
RAM:24070690                 MOV     R0, #0x98
RAM:24070694                 MOV     R1, #0
RAM:24070698                 BL      LCD_WriteReg
RAM:2407069C                 MOV     R1, 0x133
RAM:240706A4                 MOV     R0, #7
RAM:240706A8                 BL      LCD_WriteReg
RAM:240706AC                 MOV     R0, #0xC8
RAM:240706B0                 BL      delay_base
RAM:240706B4                 MOV     R0, #0x22
RAM:240706B8                 BL      LCD_SetRegAddr
RAM:240706BC                 MOV     R2, #0x24
RAM:240706C0                 STRB    R2, [R5,#0x195]
RAM:240706C4                 LDRB    R3, [R5,#0x1B2]
RAM:240706C8                 BIC     R3, R3, #1
RAM:240706CC                 STRB    R3, [R5,#0x1B2]
RAM:240706D0                 LDRB    R2, [R5,#0x1BA]
RAM:240706D4                 ORR     R2, R2, #1
RAM:240706D8                 STRB    R2, [R5,#0x1BA]
RAM:240706DC                 LDRB    R3, [R5,#0x1B2]
RAM:240706E0                 LDR     R2, =gfx_magic_id
RAM:240706E4                 ORR     R3, R3, #1
RAM:240706E8                 STRB    R3, [R5,#0x1B2]
RAM:240706EC                 LDR     R0, [R2]
RAM:240706F0                 BL      more_gfx_magic
RAM:240706F4                 MOV     R0, #0
RAM:240706F8                 BL      set_a203_bit0_inv
RAM:240706FC                 LDR     R3, =fb_height
RAM:24070700                 LDR     R12, =fb_param_b
RAM:24070704                 LDR     R0, [R3]
RAM:24070708                 LDR     R2, =fb_width
RAM:2407070C                 LDR     R3, =fb_param_a
RAM:24070710                 LDR     R1, [R2]
RAM:24070714                 LDR     R2, [R3]
RAM:24070718                 LDR     R3, [R12]
RAM:2407071C                 BL      set_fb_size_params
RAM:24070720                 MOV     R0, #1
RAM:24070724                 LDMFD   SP!, {R4-R6,LR}
RAM:24070728                 B       or_a00f
RAM:24070728 ; ---------------------------------------------------------------------------
RAM:2407072C off_2407072C    DCD gfx_magic_id        ; DATA XREF: lcd_init_17+368r
RAM:24070730 off_24070730    DCD fb_height           ; DATA XREF: lcd_init_17+384r
RAM:24070734 off_24070734    DCD fb_param_b          ; DATA XREF: lcd_init_17+388r
RAM:24070738 off_24070738    DCD fb_width            ; DATA XREF: lcd_init_17+390r
RAM:2407073C off_2407073C    DCD fb_param_a          ; DATA XREF: lcd_init_17+394r
RAM:2407073C ; End of function lcd_init_17
RAM:2407073C
RAM:24070740
RAM:24070740 ; =============== S U B R O U T I N E =======================================
RAM:24070740
RAM:24070740
RAM:24070740 lcd_init_18                             ; CODE XREF: lcd_master_init:l18p
RAM:24070740                 STMFD   SP!, {R4,R5,LR}
RAM:24070744                 MOV     R0, #1
RAM:24070748                 SUB     SP, SP, #4
RAM:2407074C                 MOV     R5, 0x1000A000
RAM:24070754                 BL      set_a000_enable_lcd_maybe
RAM:24070758                 MOV     R0, #1
RAM:2407075C                 BL      or_a00f
RAM:24070760                 LDRB    R3, [R5,#0x1B9]
RAM:24070764                 MOV     R4, 0xFFFFFF80
RAM:24070768                 ORR     R3, R3, R4
RAM:2407076C                 STRB    R3, [R5,#0x1B9]
RAM:24070770                 LDRB    R2, [R5,#0x1B1]
RAM:24070774                 MOV     R0, #0xC8
RAM:24070778                 AND     R2, R2, #0x7F
RAM:2407077C                 STRB    R2, [R5,#0x1B1]
RAM:24070780                 BL      delay_base
RAM:24070784                 LDRB    R3, [R5,#0x1B1]
RAM:24070788                 MOV     R0, #0x12C
RAM:2407078C                 ORR     R3, R3, R4
RAM:24070790                 STRB    R3, [R5,#0x1B1]
RAM:24070794                 BL      delay_base
RAM:24070798                 MOV     R1, 0x3008
RAM:240707A0                 MOV     R0, #0xE3
RAM:240707A4                 BL      LCD_WriteReg
RAM:240707A8                 MOV     R0, #0xE7
RAM:240707AC                 MOV     R1, #0x12
RAM:240707B0                 BL      LCD_WriteReg
RAM:240707B4                 MOV     R1, 0x1231
RAM:240707BC                 MOV     R0, #0xEF
RAM:240707C0                 BL      LCD_WriteReg
RAM:240707C4                 MOV     R0, #1
RAM:240707C8                 MOV     R1, #0x100
RAM:240707CC                 BL      LCD_WriteReg
RAM:240707D0                 MOV     R0, #2
RAM:240707D4                 MOV     R1, #0x700
RAM:240707D8                 BL      LCD_WriteReg
RAM:240707DC                 MOV     R1, 0x1030
RAM:240707E4                 MOV     R0, #3
RAM:240707E8                 BL      LCD_WriteReg
RAM:240707EC                 MOV     R0, #4
RAM:240707F0                 MOV     R1, #0
RAM:240707F4                 BL      LCD_WriteReg
RAM:240707F8                 MOV     R1, 0x202
RAM:24070800                 MOV     R0, #8
RAM:24070804                 BL      LCD_WriteReg
RAM:24070808                 MOV     R0, #9
RAM:2407080C                 MOV     R1, #0
RAM:24070810                 BL      LCD_WriteReg
RAM:24070814                 MOV     R0, #0xA
RAM:24070818                 MOV     R1, #0
RAM:2407081C                 BL      LCD_WriteReg
RAM:24070820                 MOV     R0, #0xC
RAM:24070824                 MOV     R1, #0
RAM:24070828                 BL      LCD_WriteReg
RAM:2407082C                 MOV     R0, #0xD
RAM:24070830                 MOV     R1, #0
RAM:24070834                 BL      LCD_WriteReg
RAM:24070838                 MOV     R0, #0xF
RAM:2407083C                 MOV     R1, #0
RAM:24070840                 BL      LCD_WriteReg
RAM:24070844                 MOV     R0, #0x10
RAM:24070848                 MOV     R1, #0
RAM:2407084C                 BL      LCD_WriteReg
RAM:24070850                 MOV     R0, #0x11
RAM:24070854                 MOV     R1, #7
RAM:24070858                 BL      LCD_WriteReg
RAM:2407085C                 MOV     R0, #0x12
RAM:24070860                 MOV     R1, #0
RAM:24070864                 BL      LCD_WriteReg
RAM:24070868                 MOV     R1, #0
RAM:2407086C                 MOV     R0, #0x13
RAM:24070870                 BL      LCD_WriteReg
RAM:24070874                 MOV     R0, #0xC8
RAM:24070878                 BL      delay_base
RAM:2407087C                 MOV     R1, 0x1690
RAM:24070884                 MOV     R0, #0x10
RAM:24070888                 BL      LCD_WriteReg
RAM:2407088C                 MOV     R1, 0x227
RAM:24070894                 MOV     R0, #0x11
RAM:24070898                 BL      LCD_WriteReg
RAM:2407089C                 MOV     R0, #0x32
RAM:240708A0                 BL      delay_base
RAM:240708A4                 MOV     R1, #0x1B
RAM:240708A8                 MOV     R0, #0x12
RAM:240708AC                 BL      LCD_WriteReg
RAM:240708B0                 MOV     R0, #0x32
RAM:240708B4                 BL      delay_base
RAM:240708B8                 MOV     R0, #0x13
RAM:240708BC                 MOV     R1, #0x1800
RAM:240708C0                 BL      LCD_WriteReg
RAM:240708C4                 MOV     R0, #0x29
RAM:240708C8                 MOV     R1, #0x21
RAM:240708CC                 BL      LCD_WriteReg
RAM:240708D0                 MOV     R1, #8
RAM:240708D4                 MOV     R0, #0x2B
RAM:240708D8                 BL      LCD_WriteReg
RAM:240708DC                 MOV     R0, #0x32
RAM:240708E0                 BL      delay_base
RAM:240708E4                 MOV     R0, #0x20
RAM:240708E8                 MOV     R1, #0
RAM:240708EC                 BL      LCD_WriteReg
RAM:240708F0                 MOV     R0, #0x21
RAM:240708F4                 MOV     R1, #0
RAM:240708F8                 BL      LCD_WriteReg
RAM:240708FC                 ADD     R4, R4, #0x580
RAM:24070900                 MOV     R0, #0x30
RAM:24070904                 MOV     R1, #0
RAM:24070908                 BL      LCD_WriteReg
RAM:2407090C                 ADD     R1, R4, #7
RAM:24070910                 MOV     R0, #0x31
RAM:24070914                 BL      LCD_WriteReg
RAM:24070918                 MOV     R0, #0x32
RAM:2407091C                 MOV     R1, #4
RAM:24070920                 BL      LCD_WriteReg
RAM:24070924                 MOV     R1, 0x205
RAM:2407092C                 MOV     R0, #0x35
RAM:24070930                 BL      LCD_WriteReg
RAM:24070934                 MOV     R0, #0x36
RAM:24070938                 MOV     R1, #4
RAM:2407093C                 BL      LCD_WriteReg
RAM:24070940                 MOV     R1, 0x307
RAM:24070948                 MOV     R0, #0x37
RAM:2407094C                 BL      LCD_WriteReg
RAM:24070950                 MOV     R0, #0x38
RAM:24070954                 MOV     R1, #2
RAM:24070958                 BL      LCD_WriteReg
RAM:2407095C                 MOV     R1, 0x707
RAM:24070964                 MOV     R0, #0x39
RAM:24070968                 BL      LCD_WriteReg
RAM:2407096C                 ADD     R1, R4, #2
RAM:24070970                 MOV     R0, #0x3C
RAM:24070974                 BL      LCD_WriteReg
RAM:24070978                 MOV     R0, #0x3D
RAM:2407097C                 MOV     R1, #4
RAM:24070980                 BL      LCD_WriteReg
RAM:24070984                 MOV     R0, #0x50
RAM:24070988                 MOV     R1, #0
RAM:2407098C                 BL      LCD_WriteReg
RAM:24070990                 MOV     R0, #0x51
RAM:24070994                 MOV     R1, #0xEF
RAM:24070998                 BL      LCD_WriteReg
RAM:2407099C                 MOV     R0, #0x52
RAM:240709A0                 MOV     R1, #0
RAM:240709A4                 BL      LCD_WriteReg
RAM:240709A8                 MOV     R1, 0x13F
RAM:240709B0                 MOV     R0, #0x53
RAM:240709B4                 BL      LCD_WriteReg
RAM:240709B8                 MOV     R0, #0x60
RAM:240709BC                 MOV     R1, #0xA700
RAM:240709C0                 BL      LCD_WriteReg
RAM:240709C4                 MOV     R0, #0x61
RAM:240709C8                 MOV     R1, #1
RAM:240709CC                 BL      LCD_WriteReg
RAM:240709D0                 MOV     R0, #0x6A
RAM:240709D4                 MOV     R1, #0
RAM:240709D8                 BL      LCD_WriteReg
RAM:240709DC                 MOV     R0, #0x80
RAM:240709E0                 MOV     R1, #0
RAM:240709E4                 BL      LCD_WriteReg
RAM:240709E8                 MOV     R0, #0x81
RAM:240709EC                 MOV     R1, #0
RAM:240709F0                 BL      LCD_WriteReg
RAM:240709F4                 MOV     R0, #0x82
RAM:240709F8                 MOV     R1, #0
RAM:240709FC                 BL      LCD_WriteReg
RAM:24070A00                 MOV     R0, #0x83
RAM:24070A04                 MOV     R1, #0
RAM:24070A08                 BL      LCD_WriteReg
RAM:24070A0C                 MOV     R0, #0x84
RAM:24070A10                 MOV     R1, #0
RAM:24070A14                 BL      LCD_WriteReg
RAM:24070A18                 MOV     R0, #0x85
RAM:24070A1C                 MOV     R1, #0
RAM:24070A20                 BL      LCD_WriteReg
RAM:24070A24                 MOV     R0, #0x90
RAM:24070A28                 MOV     R1, #0x10
RAM:24070A2C                 BL      LCD_WriteReg
RAM:24070A30                 MOV     R0, #0x92
RAM:24070A34                 MOV     R1, #0
RAM:24070A38                 BL      LCD_WriteReg
RAM:24070A3C                 MOV     R0, #0x93
RAM:24070A40                 MOV     R1, #3
RAM:24070A44                 BL      LCD_WriteReg
RAM:24070A48                 MOV     R0, #0x95
RAM:24070A4C                 MOV     R1, #0x110
RAM:24070A50                 BL      LCD_WriteReg
RAM:24070A54                 MOV     R0, #0x97
RAM:24070A58                 MOV     R1, #0
RAM:24070A5C                 BL      LCD_WriteReg
RAM:24070A60                 MOV     R0, #0x98
RAM:24070A64                 MOV     R1, #0
RAM:24070A68                 BL      LCD_WriteReg
RAM:24070A6C                 MOV     R1, 0x133
RAM:24070A74                 MOV     R0, #7
RAM:24070A78                 BL      LCD_WriteReg
RAM:24070A7C                 MOV     R0, #0xC8
RAM:24070A80                 BL      delay_base
RAM:24070A84                 MOV     R0, #0x22
RAM:24070A88                 BL      LCD_SetRegAddr
RAM:24070A8C                 MOV     R2, #0x24
RAM:24070A90                 STRB    R2, [R5,#0x195]
RAM:24070A94                 LDRB    R3, [R5,#0x1B2]
RAM:24070A98                 BIC     R3, R3, #1
RAM:24070A9C                 STRB    R3, [R5,#0x1B2]
RAM:24070AA0                 LDRB    R2, [R5,#0x1BA]
RAM:24070AA4                 ORR     R2, R2, #1
RAM:24070AA8                 STRB    R2, [R5,#0x1BA]
RAM:24070AAC                 LDRB    R3, [R5,#0x1B2]
RAM:24070AB0                 LDR     R2, =gfx_magic_id
RAM:24070AB4                 ORR     R3, R3, #1
RAM:24070AB8                 STRB    R3, [R5,#0x1B2]
RAM:24070ABC                 LDR     R0, [R2]
RAM:24070AC0                 BL      more_gfx_magic
RAM:24070AC4                 MOV     R0, #0
RAM:24070AC8                 BL      set_a203_bit0_inv
RAM:24070ACC                 LDR     R3, =fb_height
RAM:24070AD0                 LDR     R12, =fb_param_b
RAM:24070AD4                 LDR     R0, [R3]
RAM:24070AD8                 LDR     R2, =fb_width
RAM:24070ADC                 LDR     R3, =fb_param_a
RAM:24070AE0                 LDR     R1, [R2]
RAM:24070AE4                 LDR     R2, [R3]
RAM:24070AE8                 LDR     R3, [R12]
RAM:24070AEC                 BL      set_fb_size_params
RAM:24070AF0                 MOV     R0, #1
RAM:24070AF4                 ADD     SP, SP, #4
RAM:24070AF8                 LDMFD   SP!, {R4,R5,LR}
RAM:24070AFC                 B       or_a00f
RAM:24070AFC ; ---------------------------------------------------------------------------
RAM:24070B00 off_24070B00    DCD gfx_magic_id        ; DATA XREF: lcd_init_18+370r
RAM:24070B04 off_24070B04    DCD fb_height           ; DATA XREF: lcd_init_18+38Cr
RAM:24070B08 off_24070B08    DCD fb_param_b          ; DATA XREF: lcd_init_18+390r
RAM:24070B0C off_24070B0C    DCD fb_width            ; DATA XREF: lcd_init_18+398r
RAM:24070B10 off_24070B10    DCD fb_param_a          ; DATA XREF: lcd_init_18+39Cr
RAM:24070B10 ; End of function lcd_init_18
RAM:24070B10
RAM:24070B14
RAM:24070B14 ; =============== S U B R O U T I N E =======================================
RAM:24070B14
RAM:24070B14
RAM:24070B14 lcd_init_10                             ; CODE XREF: lcd_master_init:l10p
RAM:24070B14                 STMFD   SP!, {R4,R5,R7,LR}
RAM:24070B18                 MOV     R0, #1
RAM:24070B1C                 MOV     R5, 0x1000A000
RAM:24070B24                 BL      set_a000_enable_lcd_maybe
RAM:24070B28                 MOV     R0, #1
RAM:24070B2C                 BL      or_a00f
RAM:24070B30                 LDRB    R3, [R5,#0x1B9]
RAM:24070B34                 MOV     R4, 0xFFFFFF80
RAM:24070B38                 ORR     R3, R3, R4
RAM:24070B3C                 STRB    R3, [R5,#0x1B9]
RAM:24070B40                 LDRB    R2, [R5,#0x1B1]
RAM:24070B44                 MOV     R0, #0xA
RAM:24070B48                 AND     R2, R2, #0x7F
RAM:24070B4C                 STRB    R2, [R5,#0x1B1]
RAM:24070B50                 BL      delay_base
RAM:24070B54                 LDRB    R3, [R5,#0x1B1]
RAM:24070B58                 MOV     R1, #0x3000
RAM:24070B5C                 ORR     R3, R3, R4
RAM:24070B60                 STRB    R3, [R5,#0x1B1]
RAM:24070B64                 ADD     R1, R1, #8
RAM:24070B68                 MOV     R0, #0xE3
RAM:24070B6C                 BL      LCD_WriteReg
RAM:24070B70                 MOV     R0, #0xE7
RAM:24070B74                 MOV     R1, #0x12
RAM:24070B78                 BL      LCD_WriteReg
RAM:24070B7C                 MOV     R1, 0x1231
RAM:24070B84                 MOV     R0, #0xEF
RAM:24070B88                 BL      LCD_WriteReg
RAM:24070B8C                 MOV     R0, #1
RAM:24070B90                 MOV     R1, #0x100
RAM:24070B94                 BL      LCD_WriteReg
RAM:24070B98                 MOV     R0, #2
RAM:24070B9C                 MOV     R1, #0x700
RAM:24070BA0                 BL      LCD_WriteReg
RAM:24070BA4                 MOV     R1, 0x1030
RAM:24070BAC                 MOV     R0, #3
RAM:24070BB0                 BL      LCD_WriteReg
RAM:24070BB4                 MOV     R0, #4
RAM:24070BB8                 MOV     R1, #0
RAM:24070BBC                 BL      LCD_WriteReg
RAM:24070BC0                 MOV     R1, 0x207
RAM:24070BC8                 MOV     R0, #8
RAM:24070BCC                 BL      LCD_WriteReg
RAM:24070BD0                 MOV     R0, #9
RAM:24070BD4                 MOV     R1, #0
RAM:24070BD8                 BL      LCD_WriteReg
RAM:24070BDC                 MOV     R0, #0xA
RAM:24070BE0                 MOV     R1, #0
RAM:24070BE4                 BL      LCD_WriteReg
RAM:24070BE8                 MOV     R0, #0xC
RAM:24070BEC                 MOV     R1, #0
RAM:24070BF0                 BL      LCD_WriteReg
RAM:24070BF4                 MOV     R7, #0x1280
RAM:24070BF8                 MOV     R0, #0xD
RAM:24070BFC                 MOV     R1, #0
RAM:24070C00                 BL      LCD_WriteReg
RAM:24070C04                 ADD     R7, R7, #0x30
RAM:24070C08                 MOV     R0, #0xF
RAM:24070C0C                 MOV     R1, #0
RAM:24070C10                 BL      LCD_WriteReg
RAM:24070C14                 MOV     R1, R7
RAM:24070C18                 MOV     R0, #0x10
RAM:24070C1C                 BL      LCD_WriteReg
RAM:24070C20                 MOV     R0, #0x11
RAM:24070C24                 MOV     R1, #7
RAM:24070C28                 BL      LCD_WriteReg
RAM:24070C2C                 MOV     R0, #0x17
RAM:24070C30                 MOV     R1, #1
RAM:24070C34                 BL      LCD_WriteReg
RAM:24070C38                 MOV     R1, 0x1BB
RAM:24070C40                 MOV     R0, #0x12
RAM:24070C44                 BL      LCD_WriteReg
RAM:24070C48                 MOV     R1, #0x1C00
RAM:24070C4C                 MOV     R0, #0x13
RAM:24070C50                 BL      LCD_WriteReg
RAM:24070C54                 MOV     R0, #0xC8
RAM:24070C58                 BL      delay_base
RAM:24070C5C                 MOV     R1, #0x12
RAM:24070C60                 MOV     R0, #0x29
RAM:24070C64                 BL      LCD_WriteReg
RAM:24070C68                 MOV     R0, #0x32
RAM:24070C6C                 BL      delay_base
RAM:24070C70                 MOV     R0, #0x30
RAM:24070C74                 BL      LCD_SetRegAddr
RAM:24070C78                 MOV     R0, 0xB0D
RAM:24070C80                 BL      LCD_WriteRegData
RAM:24070C84                 MOV     R0, #0x31
RAM:24070C88                 BL      LCD_SetRegAddr
RAM:24070C8C                 MOV     R0, 0x1921
RAM:24070C94                 BL      LCD_WriteRegData
RAM:24070C98                 MOV     R0, #0x32
RAM:24070C9C                 BL      LCD_SetRegAddr
RAM:24070CA0                 MOV     R0, 0x1C25
RAM:24070CA8                 BL      LCD_WriteRegData
RAM:24070CAC                 MOV     R0, #0x33
RAM:24070CB0                 BL      LCD_SetRegAddr
RAM:24070CB4                 MOV     R0, 0x251C
RAM:24070CBC                 BL      LCD_WriteRegData
RAM:24070CC0                 MOV     R0, #0x34
RAM:24070CC4                 BL      LCD_SetRegAddr
RAM:24070CC8                 MOV     R0, 0x2119
RAM:24070CD0                 BL      LCD_WriteRegData
RAM:24070CD4                 MOV     R0, #0x35
RAM:24070CD8                 BL      LCD_SetRegAddr
RAM:24070CDC                 MOV     R0, 0xD0B
RAM:24070CE4                 BL      LCD_WriteRegData
RAM:24070CE8                 MOV     R0, #0x36
RAM:24070CEC                 BL      LCD_SetRegAddr
RAM:24070CF0                 MOV     R0, 0xF06
RAM:24070CF8                 BL      LCD_WriteRegData
RAM:24070CFC                 MOV     R0, #0x37
RAM:24070D00                 BL      LCD_SetRegAddr
RAM:24070D04                 MOV     R0, 0x60F
RAM:24070D0C                 BL      LCD_WriteRegData
RAM:24070D10                 MOV     R0, #0x38
RAM:24070D14                 BL      LCD_SetRegAddr
RAM:24070D18                 MOV     R0, 0x705
RAM:24070D20                 BL      LCD_WriteRegData
RAM:24070D24                 MOV     R0, #0x39
RAM:24070D28                 BL      LCD_SetRegAddr
RAM:24070D2C                 MOV     R0, #0x304
RAM:24070D30                 BL      LCD_WriteRegData
RAM:24070D34                 ADD     R4, R4, #0xE80
RAM:24070D38                 MOV     R0, #0x3A
RAM:24070D3C                 BL      LCD_SetRegAddr
RAM:24070D40                 ADD     R0, R4, #5
RAM:24070D44                 BL      LCD_WriteRegData
RAM:24070D48                 MOV     R0, #0x3B
RAM:24070D4C                 BL      LCD_SetRegAddr
RAM:24070D50                 ADD     R0, R4, #1
RAM:24070D54                 BL      LCD_WriteRegData
RAM:24070D58                 MOV     R0, #0x3C
RAM:24070D5C                 BL      LCD_SetRegAddr
RAM:24070D60                 MOV     R0, 0x10E
RAM:24070D68                 BL      LCD_WriteRegData
RAM:24070D6C                 SUB     R4, R4, #0x900
RAM:24070D70                 MOV     R0, #0x3D
RAM:24070D74                 BL      LCD_SetRegAddr
RAM:24070D78                 ADD     R0, R4, #0xE
RAM:24070D7C                 BL      LCD_WriteRegData
RAM:24070D80                 MOV     R0, #0x3E
RAM:24070D84                 BL      LCD_SetRegAddr
RAM:24070D88                 MOV     R0, 0x303
RAM:24070D90                 BL      LCD_WriteRegData
RAM:24070D94                 MOV     R0, #0x3F
RAM:24070D98                 BL      LCD_SetRegAddr
RAM:24070D9C                 ADD     R0, R4, #7
RAM:24070DA0                 BL      LCD_WriteRegData
RAM:24070DA4                 MOV     R0, #0x50
RAM:24070DA8                 BL      LCD_SetRegAddr
RAM:24070DAC                 MOV     R0, #0
RAM:24070DB0                 BL      LCD_WriteRegData
RAM:24070DB4                 MOV     R0, #0x51
RAM:24070DB8                 BL      LCD_SetRegAddr
RAM:24070DBC                 MOV     R0, #0xEF
RAM:24070DC0                 BL      LCD_WriteRegData
RAM:24070DC4                 MOV     R0, #0x52
RAM:24070DC8                 BL      LCD_SetRegAddr
RAM:24070DCC                 MOV     R0, #0
RAM:24070DD0                 BL      LCD_WriteRegData
RAM:24070DD4                 MOV     R0, #0x53
RAM:24070DD8                 BL      LCD_SetRegAddr
RAM:24070DDC                 MOV     R0, 0x13F
RAM:24070DE4                 BL      LCD_WriteRegData
RAM:24070DE8                 MOV     R0, #0x60
RAM:24070DEC                 BL      LCD_SetRegAddr
RAM:24070DF0                 MOV     R0, #0xA700
RAM:24070DF4                 BL      LCD_WriteRegData
RAM:24070DF8                 MOV     R0, #0x61
RAM:24070DFC                 BL      LCD_SetRegAddr
RAM:24070E00                 MOV     R0, #1
RAM:24070E04                 BL      LCD_WriteRegData
RAM:24070E08                 MOV     R0, #0x6A
RAM:24070E0C                 BL      LCD_SetRegAddr
RAM:24070E10                 MOV     R0, #0
RAM:24070E14                 BL      LCD_WriteRegData
RAM:24070E18                 MOV     R0, #0x80
RAM:24070E1C                 BL      LCD_SetRegAddr
RAM:24070E20                 MOV     R0, #0
RAM:24070E24                 BL      LCD_WriteRegData
RAM:24070E28                 MOV     R0, #0x81
RAM:24070E2C                 BL      LCD_SetRegAddr
RAM:24070E30                 MOV     R0, #0
RAM:24070E34                 BL      LCD_WriteRegData
RAM:24070E38                 MOV     R0, #0x82
RAM:24070E3C                 BL      LCD_SetRegAddr
RAM:24070E40                 MOV     R0, #0
RAM:24070E44                 BL      LCD_WriteRegData
RAM:24070E48                 MOV     R0, #0x83
RAM:24070E4C                 BL      LCD_SetRegAddr
RAM:24070E50                 MOV     R0, #0
RAM:24070E54                 BL      LCD_WriteRegData
RAM:24070E58                 MOV     R0, #0x84
RAM:24070E5C                 BL      LCD_SetRegAddr
RAM:24070E60                 MOV     R0, #0
RAM:24070E64                 BL      LCD_WriteRegData
RAM:24070E68                 MOV     R0, #0x85
RAM:24070E6C                 BL      LCD_SetRegAddr
RAM:24070E70                 MOV     R0, #0
RAM:24070E74                 BL      LCD_WriteRegData
RAM:24070E78                 MOV     R0, #0x90
RAM:24070E7C                 BL      LCD_SetRegAddr
RAM:24070E80                 MOV     R0, #0x16
RAM:24070E84                 BL      LCD_WriteRegData
RAM:24070E88                 MOV     R0, #0x92
RAM:24070E8C                 BL      LCD_SetRegAddr
RAM:24070E90                 MOV     R0, #0
RAM:24070E94                 BL      LCD_WriteRegData
RAM:24070E98                 MOV     R0, #0x93
RAM:24070E9C                 BL      LCD_SetRegAddr
RAM:24070EA0                 MOV     R0, 0x103
RAM:24070EA8                 BL      LCD_WriteRegData
RAM:24070EAC                 MOV     R0, #0x95
RAM:24070EB0                 BL      LCD_SetRegAddr
RAM:24070EB4                 MOV     R0, #0x110
RAM:24070EB8                 BL      LCD_WriteRegData
RAM:24070EBC                 MOV     R0, #0x97
RAM:24070EC0                 BL      LCD_SetRegAddr
RAM:24070EC4                 MOV     R0, #0
RAM:24070EC8                 BL      LCD_WriteRegData
RAM:24070ECC                 MOV     R0, #0x98
RAM:24070ED0                 BL      LCD_SetRegAddr
RAM:24070ED4                 MOV     R0, #0
RAM:24070ED8                 BL      LCD_WriteRegData
RAM:24070EDC                 MOV     R0, #0xF0
RAM:24070EE0                 BL      LCD_SetRegAddr
RAM:24070EE4                 MOV     R0, 0x5408
RAM:24070EEC                 BL      LCD_WriteRegData
RAM:24070EF0                 MOV     R0, #0xE0
RAM:24070EF4                 BL      LCD_SetRegAddr
RAM:24070EF8                 MOV     R0, #1
RAM:24070EFC                 BL      LCD_WriteRegData
RAM:24070F00                 MOV     R0, #0xF2
RAM:24070F04                 BL      LCD_SetRegAddr
RAM:24070F08                 MOV     R0, #0xDF
RAM:24070F0C                 BL      LCD_WriteRegData
RAM:24070F10                 MOV     R0, #0xF3
RAM:24070F14                 BL      LCD_SetRegAddr
RAM:24070F18                 MOV     R0, 0x6D06
RAM:24070F20                 BL      LCD_WriteRegData
RAM:24070F24                 MOV     R0, #0xF4
RAM:24070F28                 BL      LCD_SetRegAddr
RAM:24070F2C                 MOV     R0, #0x17
RAM:24070F30                 BL      LCD_WriteRegData
RAM:24070F34                 MOV     R0, #0xF0
RAM:24070F38                 BL      LCD_SetRegAddr
RAM:24070F3C                 MOV     R0, #0
RAM:24070F40                 BL      LCD_WriteRegData
RAM:24070F44                 MOV     R0, #0x10
RAM:24070F48                 BL      LCD_SetRegAddr
RAM:24070F4C                 MOV     R0, R7
RAM:24070F50                 BL      LCD_WriteRegData
RAM:24070F54                 MOV     R0, #0x11
RAM:24070F58                 BL      LCD_SetRegAddr
RAM:24070F5C                 MOV     R0, #7
RAM:24070F60                 BL      LCD_WriteRegData
RAM:24070F64                 MOV     R0, #0x12
RAM:24070F68                 BL      LCD_SetRegAddr
RAM:24070F6C                 MOV     R0, #0x138
RAM:24070F70                 BL      LCD_WriteRegData
RAM:24070F74                 MOV     R0, #0x13
RAM:24070F78                 BL      LCD_SetRegAddr
RAM:24070F7C                 MOV     R0, #0x1300
RAM:24070F80                 BL      LCD_WriteRegData
RAM:24070F84                 MOV     R0, #0x29
RAM:24070F88                 BL      LCD_SetRegAddr
RAM:24070F8C                 MOV     R0, #0xB
RAM:24070F90                 BL      LCD_WriteRegData
RAM:24070F94                 MOV     R0, #0x14
RAM:24070F98                 BL      delay_base
RAM:24070F9C                 MOV     R0, #7
RAM:24070FA0                 BL      LCD_SetRegAddr
RAM:24070FA4                 MOV     R0, 0x112
RAM:24070FAC                 BL      LCD_WriteRegData
RAM:24070FB0                 MOV     R0, #0x14
RAM:24070FB4                 BL      delay_base
RAM:24070FB8                 MOV     R0, #0xC8
RAM:24070FBC                 BL      delay_base
RAM:24070FC0                 MOV     R0, #0x22
RAM:24070FC4                 BL      LCD_SetRegAddr
RAM:24070FC8                 MOV     R2, #0x24
RAM:24070FCC                 STRB    R2, [R5,#0x195]
RAM:24070FD0                 LDRB    R3, [R5,#0x1B2]
RAM:24070FD4                 BIC     R3, R3, #1
RAM:24070FD8                 STRB    R3, [R5,#0x1B2]
RAM:24070FDC                 LDRB    R2, [R5,#0x1BA]
RAM:24070FE0                 ORR     R2, R2, #1
RAM:24070FE4                 STRB    R2, [R5,#0x1BA]
RAM:24070FE8                 LDRB    R3, [R5,#0x1B2]
RAM:24070FEC                 LDR     R2, =gfx_magic_id
RAM:24070FF0                 ORR     R3, R3, #1
RAM:24070FF4                 STRB    R3, [R5,#0x1B2]
RAM:24070FF8                 LDR     R0, [R2]
RAM:24070FFC                 BL      more_gfx_magic
RAM:24071000                 MOV     R0, #0
RAM:24071004                 BL      set_a203_bit0_inv
RAM:24071008                 LDR     R3, =fb_height
RAM:2407100C                 LDR     R12, =fb_param_b
RAM:24071010                 LDR     R0, [R3]
RAM:24071014                 LDR     R2, =fb_width
RAM:24071018                 LDR     R3, =fb_param_a
RAM:2407101C                 LDR     R1, [R2]
RAM:24071020                 LDR     R2, [R3]
RAM:24071024                 LDR     R3, [R12]
RAM:24071028                 BL      set_fb_size_params
RAM:2407102C                 MOV     R0, #1
RAM:24071030                 LDMFD   SP!, {R4,R5,R7,LR}
RAM:24071034                 B       or_a00f
RAM:24071034 ; ---------------------------------------------------------------------------
RAM:24071038 off_24071038    DCD gfx_magic_id        ; DATA XREF: lcd_init_10+4D8r
RAM:2407103C off_2407103C    DCD fb_height           ; DATA XREF: lcd_init_10+4F4r
RAM:24071040 off_24071040    DCD fb_param_b          ; DATA XREF: lcd_init_10+4F8r
RAM:24071044 off_24071044    DCD fb_width            ; DATA XREF: lcd_init_10+500r
RAM:24071048 off_24071048    DCD fb_param_a          ; DATA XREF: lcd_init_10+504r
RAM:24071048 ; End of function lcd_init_10
RAM:24071048
RAM:2407104C
RAM:2407104C ; =============== S U B R O U T I N E =======================================
RAM:2407104C
RAM:2407104C
RAM:2407104C lcd_init_15                             ; CODE XREF: lcd_master_init:l15p
RAM:2407104C                                         ; lcd_master_init+27Cp
RAM:2407104C                 STMFD   SP!, {R4,R5,LR}
RAM:24071050                 MOV     R0, #1
RAM:24071054                 SUB     SP, SP, #4
RAM:24071058                 MOV     R5, 0x1000A000
RAM:24071060                 BL      set_a000_enable_lcd_maybe
RAM:24071064                 MOV     R0, #1
RAM:24071068                 BL      or_a00f
RAM:2407106C                 LDRB    R3, [R5,#0x1B9]
RAM:24071070                 MOV     R4, 0xFFFFFF80
RAM:24071074                 ORR     R3, R3, R4
RAM:24071078                 STRB    R3, [R5,#0x1B9]
RAM:2407107C                 LDRB    R2, [R5,#0x1B1]
RAM:24071080                 MOV     R0, #0xA
RAM:24071084                 AND     R2, R2, #0x7F
RAM:24071088                 STRB    R2, [R5,#0x1B1]
RAM:2407108C                 BL      delay_base
RAM:24071090                 LDRB    R3, [R5,#0x1B1]
RAM:24071094                 MOV     R0, #0x3E8
RAM:24071098                 ORR     R3, R3, R4
RAM:2407109C                 STRB    R3, [R5,#0x1B1]
RAM:240710A0                 BL      delay_base
RAM:240710A4                 MOV     R0, #0x11
RAM:240710A8                 BL      LCD_SetRegAddr
RAM:240710AC                 MOV     R0, 0x1388
RAM:240710B4                 BL      delay_base
RAM:240710B8                 MOV     R0, #0xB1
RAM:240710BC                 BL      LCD_SetRegAddr
RAM:240710C0                 MOV     R0, #0x16
RAM:240710C4                 BL      LCD_WriteRegData
RAM:240710C8                 MOV     R0, #3
RAM:240710CC                 BL      LCD_WriteRegData
RAM:240710D0                 MOV     R0, #2
RAM:240710D4                 BL      LCD_WriteRegData
RAM:240710D8                 MOV     R0, #0xB2
RAM:240710DC                 BL      LCD_SetRegAddr
RAM:240710E0                 MOV     R0, #0x28
RAM:240710E4                 BL      LCD_WriteRegData
RAM:240710E8                 MOV     R0, #4
RAM:240710EC                 BL      LCD_WriteRegData
RAM:240710F0                 MOV     R0, #2
RAM:240710F4                 BL      LCD_WriteRegData
RAM:240710F8                 MOV     R0, #0xB3
RAM:240710FC                 BL      LCD_SetRegAddr
RAM:24071100                 MOV     R0, #0x28
RAM:24071104                 BL      LCD_WriteRegData
RAM:24071108                 MOV     R0, #4
RAM:2407110C                 BL      LCD_WriteRegData
RAM:24071110                 MOV     R0, #2
RAM:24071114                 BL      LCD_WriteRegData
RAM:24071118                 MOV     R0, #0x28
RAM:2407111C                 BL      LCD_WriteRegData
RAM:24071120                 MOV     R0, #4
RAM:24071124                 BL      LCD_WriteRegData
RAM:24071128                 MOV     R0, #2
RAM:2407112C                 BL      LCD_WriteRegData
RAM:24071130                 MOV     R0, #0xB4
RAM:24071134                 BL      LCD_SetRegAddr
RAM:24071138                 MOV     R0, #6
RAM:2407113C                 BL      LCD_WriteRegData
RAM:24071140                 MOV     R0, #0xB6
RAM:24071144                 BL      LCD_SetRegAddr
RAM:24071148                 MOV     R0, #3
RAM:2407114C                 BL      LCD_WriteRegData
RAM:24071150                 MOV     R0, #4
RAM:24071154                 BL      LCD_WriteRegData
RAM:24071158                 MOV     R0, #0x64
RAM:2407115C                 BL      delay_base
RAM:24071160                 MOV     R0, #0xC0
RAM:24071164                 BL      LCD_SetRegAddr
RAM:24071168                 MOV     R0, #5
RAM:2407116C                 BL      LCD_WriteRegData
RAM:24071170                 MOV     R0, #0xC1
RAM:24071174                 BL      LCD_SetRegAddr
RAM:24071178                 MOV     R0, #0xBB
RAM:2407117C                 BL      LCD_WriteRegData
RAM:24071180                 MOV     R0, #0
RAM:24071184                 BL      LCD_WriteRegData
RAM:24071188                 MOV     R0, #0xC2
RAM:2407118C                 BL      LCD_SetRegAddr
RAM:24071190                 MOV     R0, #1
RAM:24071194                 BL      LCD_WriteRegData
RAM:24071198                 MOV     R0, #0xDD
RAM:2407119C                 BL      LCD_WriteRegData
RAM:240711A0                 MOV     R0, #0x8D
RAM:240711A4                 BL      LCD_WriteRegData
RAM:240711A8                 MOV     R0, #0xDD
RAM:240711AC                 BL      LCD_WriteRegData
RAM:240711B0                 MOV     R0, #0xD
RAM:240711B4                 BL      LCD_WriteRegData
RAM:240711B8                 MOV     R0, #3
RAM:240711BC                 BL      LCD_WriteRegData
RAM:240711C0                 MOV     R0, #0
RAM:240711C4                 BL      LCD_WriteRegData
RAM:240711C8                 MOV     R0, #0xC3
RAM:240711CC                 BL      LCD_SetRegAddr
RAM:240711D0                 MOV     R0, #1
RAM:240711D4                 BL      LCD_WriteRegData
RAM:240711D8                 MOV     R0, #0xCC
RAM:240711DC                 BL      LCD_WriteRegData
RAM:240711E0                 MOV     R0, #0xC
RAM:240711E4                 BL      LCD_WriteRegData
RAM:240711E8                 MOV     R0, #0xCC
RAM:240711EC                 BL      LCD_WriteRegData
RAM:240711F0                 MOV     R0, #0xC
RAM:240711F4                 BL      LCD_WriteRegData
RAM:240711F8                 MOV     R0, #0
RAM:240711FC                 BL      LCD_WriteRegData
RAM:24071200                 MOV     R0, #0xC4
RAM:24071204                 BL      LCD_SetRegAddr
RAM:24071208                 MOV     R0, #1
RAM:2407120C                 BL      LCD_WriteRegData
RAM:24071210                 MOV     R0, #0xED
RAM:24071214                 BL      LCD_WriteRegData
RAM:24071218                 MOV     R0, #0xD
RAM:2407121C                 BL      LCD_WriteRegData
RAM:24071220                 MOV     R0, #0x33
RAM:24071224                 BL      LCD_WriteRegData
RAM:24071228                 MOV     R0, #3
RAM:2407122C                 BL      LCD_WriteRegData
RAM:24071230                 MOV     R0, #0
RAM:24071234                 BL      LCD_WriteRegData
RAM:24071238                 MOV     R0, #0xC5
RAM:2407123C                 BL      LCD_SetRegAddr
RAM:24071240                 MOV     R0, #0x2B
RAM:24071244                 BL      LCD_WriteRegData
RAM:24071248                 MOV     R0, #0x21
RAM:2407124C                 BL      LCD_WriteRegData
RAM:24071250                 MOV     R0, #0xC6
RAM:24071254                 BL      LCD_SetRegAddr
RAM:24071258                 MOV     R0, #0x18
RAM:2407125C                 BL      LCD_WriteRegData
RAM:24071260                 MOV     R0, #0
RAM:24071264                 BL      LCD_WriteRegData
RAM:24071268                 MOV     R0, #0xCC
RAM:2407126C                 BL      LCD_SetRegAddr
RAM:24071270                 MOV     R0, #1
RAM:24071274                 BL      LCD_WriteRegData
RAM:24071278                 MOV     R0, #0x64
RAM:2407127C                 BL      delay_base
RAM:24071280                 MOV     R0, #0xE0
RAM:24071284                 BL      LCD_SetRegAddr
RAM:24071288                 MOV     R0, #1
RAM:2407128C                 BL      LCD_WriteRegData
RAM:24071290                 MOV     R0, #0xB
RAM:24071294                 BL      LCD_WriteRegData
RAM:24071298                 MOV     R0, #0x19
RAM:2407129C                 BL      LCD_WriteRegData
RAM:240712A0                 MOV     R0, #0x1C
RAM:240712A4                 BL      LCD_WriteRegData
RAM:240712A8                 MOV     R0, #0x1B
RAM:240712AC                 BL      LCD_WriteRegData
RAM:240712B0                 MOV     R0, #0x19
RAM:240712B4                 BL      LCD_WriteRegData
RAM:240712B8                 MOV     R0, #0x18
RAM:240712BC                 BL      LCD_WriteRegData
RAM:240712C0                 MOV     R0, #0x19
RAM:240712C4                 BL      LCD_WriteRegData
RAM:240712C8                 MOV     R0, #0x1A
RAM:240712CC                 BL      LCD_WriteRegData
RAM:240712D0                 MOV     R0, #0xD
RAM:240712D4                 BL      LCD_WriteRegData
RAM:240712D8                 MOV     R0, #1
RAM:240712DC                 BL      LCD_WriteRegData
RAM:240712E0                 MOV     R0, #2
RAM:240712E4                 BL      LCD_WriteRegData
RAM:240712E8                 MOV     R0, #2
RAM:240712EC                 BL      LCD_WriteRegData
RAM:240712F0                 MOV     R0, #0xE1
RAM:240712F4                 BL      LCD_SetRegAddr
RAM:240712F8                 MOV     R0, #1
RAM:240712FC                 BL      LCD_WriteRegData
RAM:24071300                 MOV     R0, #0xB
RAM:24071304                 BL      LCD_WriteRegData
RAM:24071308                 MOV     R0, #0x19
RAM:2407130C                 BL      LCD_WriteRegData
RAM:24071310                 MOV     R0, #0x1C
RAM:24071314                 BL      LCD_WriteRegData
RAM:24071318                 MOV     R0, #0x1B
RAM:2407131C                 BL      LCD_WriteRegData
RAM:24071320                 MOV     R0, #0x19
RAM:24071324                 BL      LCD_WriteRegData
RAM:24071328                 MOV     R0, #0x18
RAM:2407132C                 BL      LCD_WriteRegData
RAM:24071330                 MOV     R0, #0x19
RAM:24071334                 BL      LCD_WriteRegData
RAM:24071338                 MOV     R0, #0x1A
RAM:2407133C                 BL      LCD_WriteRegData
RAM:24071340                 MOV     R0, #0xD
RAM:24071344                 BL      LCD_WriteRegData
RAM:24071348                 MOV     R0, #1
RAM:2407134C                 BL      LCD_WriteRegData
RAM:24071350                 MOV     R0, #2
RAM:24071354                 BL      LCD_WriteRegData
RAM:24071358                 MOV     R0, #2
RAM:2407135C                 BL      LCD_WriteRegData
RAM:24071360                 MOV     R0, #0x35
RAM:24071364                 BL      LCD_SetRegAddr
RAM:24071368                 MOV     R0, #0
RAM:2407136C                 BL      LCD_WriteRegData
RAM:24071370                 MOV     R0, #0x3A
RAM:24071374                 BL      LCD_SetRegAddr
RAM:24071378                 MOV     R0, #0x55
RAM:2407137C                 BL      LCD_WriteRegData
RAM:24071380                 MOV     R0, #0x36
RAM:24071384                 BL      LCD_SetRegAddr
RAM:24071388                 MOV     R0, #0
RAM:2407138C                 BL      LCD_WriteRegData
RAM:24071390                 MOV     R0, #0x2A
RAM:24071394                 BL      LCD_SetRegAddr
RAM:24071398                 MOV     R0, #0
RAM:2407139C                 BL      LCD_WriteRegData
RAM:240713A0                 MOV     R0, #0
RAM:240713A4                 BL      LCD_WriteRegData
RAM:240713A8                 MOV     R0, #0
RAM:240713AC                 BL      LCD_WriteRegData
RAM:240713B0                 MOV     R0, #0xEF
RAM:240713B4                 BL      LCD_WriteRegData
RAM:240713B8                 MOV     R0, #0x2B
RAM:240713BC                 BL      LCD_SetRegAddr
RAM:240713C0                 MOV     R0, #0
RAM:240713C4                 BL      LCD_WriteRegData
RAM:240713C8                 MOV     R0, #0
RAM:240713CC                 BL      LCD_WriteRegData
RAM:240713D0                 MOV     R0, #1
RAM:240713D4                 BL      LCD_WriteRegData
RAM:240713D8                 MOV     R0, #0x3F
RAM:240713DC                 BL      LCD_WriteRegData
RAM:240713E0                 MOV     R0, #0xA
RAM:240713E4                 BL      delay_base
RAM:240713E8                 MOV     R0, #0x29
RAM:240713EC                 BL      LCD_SetRegAddr
RAM:240713F0                 MOV     R0, #0x2C
RAM:240713F4                 BL      LCD_SetRegAddr
RAM:240713F8                 MOV     R0, #0x64
RAM:240713FC                 BL      delay_base
RAM:24071400                 MOV     R3, #0x24
RAM:24071404                 STRB    R3, [R5,#0x195]
RAM:24071408                 ADD     SP, SP, #4
RAM:2407140C                 LDMFD   SP!, {R4,R5,PC}
RAM:2407140C ; End of function lcd_init_15
RAM:2407140C
RAM:24071410
RAM:24071410 ; =============== S U B R O U T I N E =======================================
RAM:24071410
RAM:24071410
RAM:24071410 unknown_lcd_init_2
RAM:24071410                 STMFD   SP!, {R4,R5,R7,LR}
RAM:24071414                 MOV     R0, #1
RAM:24071418                 MOV     R5, 0x1000A000
RAM:24071420                 BL      set_a000_enable_lcd_maybe
RAM:24071424                 MOV     R0, #1
RAM:24071428                 BL      or_a00f
RAM:2407142C                 LDRB    R3, [R5,#0x1B9]
RAM:24071430                 MOV     R4, 0xFFFFFF80
RAM:24071434                 ORR     R3, R3, R4
RAM:24071438                 STRB    R3, [R5,#0x1B9]
RAM:2407143C                 LDRB    R2, [R5,#0x1B1]
RAM:24071440                 MOV     R0, #0xA
RAM:24071444                 AND     R2, R2, #0x7F
RAM:24071448                 STRB    R2, [R5,#0x1B1]
RAM:2407144C                 BL      delay_base
RAM:24071450                 LDRB    R3, [R5,#0x1B1]
RAM:24071454                 MOV     R1, #0x3000
RAM:24071458                 ORR     R3, R3, R4
RAM:2407145C                 STRB    R3, [R5,#0x1B1]
RAM:24071460                 ADD     R1, R1, #8
RAM:24071464                 MOV     R0, #0xE3
RAM:24071468                 BL      LCD_WriteReg
RAM:2407146C                 MOV     R0, #0xE7
RAM:24071470                 MOV     R1, #0x12
RAM:24071474                 BL      LCD_WriteReg
RAM:24071478                 MOV     R1, 0x1231
RAM:24071480                 MOV     R0, #0xEF
RAM:24071484                 BL      LCD_WriteReg
RAM:24071488                 MOV     R0, #1
RAM:2407148C                 MOV     R1, #0x100
RAM:24071490                 BL      LCD_WriteReg
RAM:24071494                 MOV     R0, #2
RAM:24071498                 MOV     R1, #0x700
RAM:2407149C                 BL      LCD_WriteReg
RAM:240714A0                 MOV     R1, 0x1030
RAM:240714A8                 MOV     R0, #3
RAM:240714AC                 BL      LCD_WriteReg
RAM:240714B0                 MOV     R0, #4
RAM:240714B4                 MOV     R1, #0
RAM:240714B8                 BL      LCD_WriteReg
RAM:240714BC                 MOV     R1, 0x207
RAM:240714C4                 MOV     R0, #8
RAM:240714C8                 BL      LCD_WriteReg
RAM:240714CC                 MOV     R0, #9
RAM:240714D0                 MOV     R1, #0
RAM:240714D4                 BL      LCD_WriteReg
RAM:240714D8                 MOV     R0, #0xA
RAM:240714DC                 MOV     R1, #0
RAM:240714E0                 BL      LCD_WriteReg
RAM:240714E4                 MOV     R0, #0xC
RAM:240714E8                 MOV     R1, #0
RAM:240714EC                 BL      LCD_WriteReg
RAM:240714F0                 MOV     R7, #0x1280
RAM:240714F4                 MOV     R0, #0xD
RAM:240714F8                 MOV     R1, #0
RAM:240714FC                 BL      LCD_WriteReg
RAM:24071500                 ADD     R7, R7, #0x30
RAM:24071504                 MOV     R0, #0xF
RAM:24071508                 MOV     R1, #0
RAM:2407150C                 BL      LCD_WriteReg
RAM:24071510                 MOV     R1, R7
RAM:24071514                 MOV     R0, #0x10
RAM:24071518                 BL      LCD_WriteReg
RAM:2407151C                 MOV     R0, #0x11
RAM:24071520                 MOV     R1, #7
RAM:24071524                 BL      LCD_WriteReg
RAM:24071528                 MOV     R0, #0x17
RAM:2407152C                 MOV     R1, #1
RAM:24071530                 BL      LCD_WriteReg
RAM:24071534                 MOV     R1, 0x1BB
RAM:2407153C                 MOV     R0, #0x12
RAM:24071540                 BL      LCD_WriteReg
RAM:24071544                 MOV     R1, #0x1C00
RAM:24071548                 MOV     R0, #0x13
RAM:2407154C                 BL      LCD_WriteReg
RAM:24071550                 MOV     R0, #0xC8
RAM:24071554                 BL      delay_base
RAM:24071558                 MOV     R1, #0x12
RAM:2407155C                 MOV     R0, #0x29
RAM:24071560                 BL      LCD_WriteReg
RAM:24071564                 MOV     R0, #0x32
RAM:24071568                 BL      delay_base
RAM:2407156C                 MOV     R0, #0x30
RAM:24071570                 BL      LCD_SetRegAddr
RAM:24071574                 MOV     R0, 0xB0D
RAM:2407157C                 BL      LCD_WriteRegData
RAM:24071580                 MOV     R0, #0x31
RAM:24071584                 BL      LCD_SetRegAddr
RAM:24071588                 MOV     R0, 0x1921
RAM:24071590                 BL      LCD_WriteRegData
RAM:24071594                 MOV     R0, #0x32
RAM:24071598                 BL      LCD_SetRegAddr
RAM:2407159C                 MOV     R0, 0x1C25
RAM:240715A4                 BL      LCD_WriteRegData
RAM:240715A8                 MOV     R0, #0x33
RAM:240715AC                 BL      LCD_SetRegAddr
RAM:240715B0                 MOV     R0, 0x251C
RAM:240715B8                 BL      LCD_WriteRegData
RAM:240715BC                 MOV     R0, #0x34
RAM:240715C0                 BL      LCD_SetRegAddr
RAM:240715C4                 MOV     R0, 0x2119
RAM:240715CC                 BL      LCD_WriteRegData
RAM:240715D0                 MOV     R0, #0x35
RAM:240715D4                 BL      LCD_SetRegAddr
RAM:240715D8                 MOV     R0, 0xD0B
RAM:240715E0                 BL      LCD_WriteRegData
RAM:240715E4                 MOV     R0, #0x36
RAM:240715E8                 BL      LCD_SetRegAddr
RAM:240715EC                 MOV     R0, 0xF06
RAM:240715F4                 BL      LCD_WriteRegData
RAM:240715F8                 MOV     R0, #0x37
RAM:240715FC                 BL      LCD_SetRegAddr
RAM:24071600                 MOV     R0, 0x60F
RAM:24071608                 BL      LCD_WriteRegData
RAM:2407160C                 MOV     R0, #0x38
RAM:24071610                 BL      LCD_SetRegAddr
RAM:24071614                 MOV     R0, 0x705
RAM:2407161C                 BL      LCD_WriteRegData
RAM:24071620                 MOV     R0, #0x39
RAM:24071624                 BL      LCD_SetRegAddr
RAM:24071628                 MOV     R0, #0x304
RAM:2407162C                 BL      LCD_WriteRegData
RAM:24071630                 ADD     R4, R4, #0xE80
RAM:24071634                 MOV     R0, #0x3A
RAM:24071638                 BL      LCD_SetRegAddr
RAM:2407163C                 ADD     R0, R4, #5
RAM:24071640                 BL      LCD_WriteRegData
RAM:24071644                 MOV     R0, #0x3B
RAM:24071648                 BL      LCD_SetRegAddr
RAM:2407164C                 ADD     R0, R4, #1
RAM:24071650                 BL      LCD_WriteRegData
RAM:24071654                 MOV     R0, #0x3C
RAM:24071658                 BL      LCD_SetRegAddr
RAM:2407165C                 MOV     R0, 0x10E
RAM:24071664                 BL      LCD_WriteRegData
RAM:24071668                 SUB     R4, R4, #0x900
RAM:2407166C                 MOV     R0, #0x3D
RAM:24071670                 BL      LCD_SetRegAddr
RAM:24071674                 ADD     R0, R4, #0xE
RAM:24071678                 BL      LCD_WriteRegData
RAM:2407167C                 MOV     R0, #0x3E
RAM:24071680                 BL      LCD_SetRegAddr
RAM:24071684                 MOV     R0, 0x303
RAM:2407168C                 BL      LCD_WriteRegData
RAM:24071690                 MOV     R0, #0x3F
RAM:24071694                 BL      LCD_SetRegAddr
RAM:24071698                 ADD     R0, R4, #7
RAM:2407169C                 BL      LCD_WriteRegData
RAM:240716A0                 MOV     R0, #0x50
RAM:240716A4                 BL      LCD_SetRegAddr
RAM:240716A8                 MOV     R0, #0
RAM:240716AC                 BL      LCD_WriteRegData
RAM:240716B0                 MOV     R0, #0x51
RAM:240716B4                 BL      LCD_SetRegAddr
RAM:240716B8                 MOV     R0, #0xEF
RAM:240716BC                 BL      LCD_WriteRegData
RAM:240716C0                 MOV     R0, #0x52
RAM:240716C4                 BL      LCD_SetRegAddr
RAM:240716C8                 MOV     R0, #0
RAM:240716CC                 BL      LCD_WriteRegData
RAM:240716D0                 MOV     R0, #0x53
RAM:240716D4                 BL      LCD_SetRegAddr
RAM:240716D8                 MOV     R0, 0x13F
RAM:240716E0                 BL      LCD_WriteRegData
RAM:240716E4                 MOV     R0, #0x60
RAM:240716E8                 BL      LCD_SetRegAddr
RAM:240716EC                 MOV     R0, #0xA700
RAM:240716F0                 BL      LCD_WriteRegData
RAM:240716F4                 MOV     R0, #0x61
RAM:240716F8                 BL      LCD_SetRegAddr
RAM:240716FC                 MOV     R0, #1
RAM:24071700                 BL      LCD_WriteRegData
RAM:24071704                 MOV     R0, #0x6A
RAM:24071708                 BL      LCD_SetRegAddr
RAM:2407170C                 MOV     R0, #0
RAM:24071710                 BL      LCD_WriteRegData
RAM:24071714                 MOV     R0, #0x80
RAM:24071718                 BL      LCD_SetRegAddr
RAM:2407171C                 MOV     R0, #0
RAM:24071720                 BL      LCD_WriteRegData
RAM:24071724                 MOV     R0, #0x81
RAM:24071728                 BL      LCD_SetRegAddr
RAM:2407172C                 MOV     R0, #0
RAM:24071730                 BL      LCD_WriteRegData
RAM:24071734                 MOV     R0, #0x82
RAM:24071738                 BL      LCD_SetRegAddr
RAM:2407173C                 MOV     R0, #0
RAM:24071740                 BL      LCD_WriteRegData
RAM:24071744                 MOV     R0, #0x83
RAM:24071748                 BL      LCD_SetRegAddr
RAM:2407174C                 MOV     R0, #0
RAM:24071750                 BL      LCD_WriteRegData
RAM:24071754                 MOV     R0, #0x84
RAM:24071758                 BL      LCD_SetRegAddr
RAM:2407175C                 MOV     R0, #0
RAM:24071760                 BL      LCD_WriteRegData
RAM:24071764                 MOV     R0, #0x85
RAM:24071768                 BL      LCD_SetRegAddr
RAM:2407176C                 MOV     R0, #0
RAM:24071770                 BL      LCD_WriteRegData
RAM:24071774                 MOV     R0, #0x90
RAM:24071778                 BL      LCD_SetRegAddr
RAM:2407177C                 MOV     R0, #0x16
RAM:24071780                 BL      LCD_WriteRegData
RAM:24071784                 MOV     R0, #0x92
RAM:24071788                 BL      LCD_SetRegAddr
RAM:2407178C                 MOV     R0, #0
RAM:24071790                 BL      LCD_WriteRegData
RAM:24071794                 MOV     R0, #0x93
RAM:24071798                 BL      LCD_SetRegAddr
RAM:2407179C                 MOV     R0, 0x103
RAM:240717A4                 BL      LCD_WriteRegData
RAM:240717A8                 MOV     R0, #0x95
RAM:240717AC                 BL      LCD_SetRegAddr
RAM:240717B0                 MOV     R0, #0x110
RAM:240717B4                 BL      LCD_WriteRegData
RAM:240717B8                 MOV     R0, #0x97
RAM:240717BC                 BL      LCD_SetRegAddr
RAM:240717C0                 MOV     R0, #0
RAM:240717C4                 BL      LCD_WriteRegData
RAM:240717C8                 MOV     R0, #0x98
RAM:240717CC                 BL      LCD_SetRegAddr
RAM:240717D0                 MOV     R0, #0
RAM:240717D4                 BL      LCD_WriteRegData
RAM:240717D8                 MOV     R0, #0xF0
RAM:240717DC                 BL      LCD_SetRegAddr
RAM:240717E0                 MOV     R0, 0x5408
RAM:240717E8                 BL      LCD_WriteRegData
RAM:240717EC                 MOV     R0, #0xE0
RAM:240717F0                 BL      LCD_SetRegAddr
RAM:240717F4                 MOV     R0, #1
RAM:240717F8                 BL      LCD_WriteRegData
RAM:240717FC                 MOV     R0, #0xF2
RAM:24071800                 BL      LCD_SetRegAddr
RAM:24071804                 MOV     R0, #0xDF
RAM:24071808                 BL      LCD_WriteRegData
RAM:2407180C                 MOV     R0, #0xF3
RAM:24071810                 BL      LCD_SetRegAddr
RAM:24071814                 MOV     R0, 0x6D06
RAM:2407181C                 BL      LCD_WriteRegData
RAM:24071820                 MOV     R0, #0xF4
RAM:24071824                 BL      LCD_SetRegAddr
RAM:24071828                 MOV     R0, #0x17
RAM:2407182C                 BL      LCD_WriteRegData
RAM:24071830                 MOV     R0, #0xF0
RAM:24071834                 BL      LCD_SetRegAddr
RAM:24071838                 MOV     R0, #0
RAM:2407183C                 BL      LCD_WriteRegData
RAM:24071840                 MOV     R0, #0x10
RAM:24071844                 BL      LCD_SetRegAddr
RAM:24071848                 MOV     R0, R7
RAM:2407184C                 BL      LCD_WriteRegData
RAM:24071850                 MOV     R0, #0x11
RAM:24071854                 BL      LCD_SetRegAddr
RAM:24071858                 MOV     R0, #7
RAM:2407185C                 BL      LCD_WriteRegData
RAM:24071860                 MOV     R0, #0x12
RAM:24071864                 BL      LCD_SetRegAddr
RAM:24071868                 MOV     R0, #0x138
RAM:2407186C                 BL      LCD_WriteRegData
RAM:24071870                 MOV     R0, #0x13
RAM:24071874                 BL      LCD_SetRegAddr
RAM:24071878                 MOV     R0, #0x1300
RAM:2407187C                 BL      LCD_WriteRegData
RAM:24071880                 MOV     R0, #0x29
RAM:24071884                 BL      LCD_SetRegAddr
RAM:24071888                 MOV     R0, #0x10
RAM:2407188C                 BL      LCD_WriteRegData
RAM:24071890                 MOV     R0, #0x14
RAM:24071894                 BL      delay_base
RAM:24071898                 MOV     R0, #7
RAM:2407189C                 BL      LCD_SetRegAddr
RAM:240718A0                 MOV     R0, 0x112
RAM:240718A8                 BL      LCD_WriteRegData
RAM:240718AC                 MOV     R0, #0x14
RAM:240718B0                 BL      delay_base
RAM:240718B4                 MOV     R0, #0xC8
RAM:240718B8                 BL      delay_base
RAM:240718BC                 MOV     R0, #0x22
RAM:240718C0                 BL      LCD_SetRegAddr
RAM:240718C4                 MOV     R2, #0x24
RAM:240718C8                 STRB    R2, [R5,#0x195]
RAM:240718CC                 LDRB    R3, [R5,#0x1B2]
RAM:240718D0                 BIC     R3, R3, #1
RAM:240718D4                 STRB    R3, [R5,#0x1B2]
RAM:240718D8                 LDRB    R2, [R5,#0x1BA]
RAM:240718DC                 ORR     R2, R2, #1
RAM:240718E0                 STRB    R2, [R5,#0x1BA]
RAM:240718E4                 LDRB    R3, [R5,#0x1B2]
RAM:240718E8                 LDR     R2, =gfx_magic_id
RAM:240718EC                 ORR     R3, R3, #1
RAM:240718F0                 STRB    R3, [R5,#0x1B2]
RAM:240718F4                 LDR     R0, [R2]
RAM:240718F8                 BL      more_gfx_magic
RAM:240718FC                 MOV     R0, #0
RAM:24071900                 BL      set_a203_bit0_inv
RAM:24071904                 LDR     R3, =fb_height
RAM:24071908                 LDR     R12, =fb_param_b
RAM:2407190C                 LDR     R0, [R3]
RAM:24071910                 LDR     R2, =fb_width
RAM:24071914                 LDR     R3, =fb_param_a
RAM:24071918                 LDR     R1, [R2]
RAM:2407191C                 LDR     R2, [R3]
RAM:24071920                 LDR     R3, [R12]
RAM:24071924                 BL      set_fb_size_params
RAM:24071928                 MOV     R0, #1
RAM:2407192C                 LDMFD   SP!, {R4,R5,R7,LR}
RAM:24071930                 B       or_a00f
RAM:24071930 ; ---------------------------------------------------------------------------
RAM:24071934 off_24071934    DCD gfx_magic_id        ; DATA XREF: unknown_lcd_init_2+4D8r
RAM:24071938 off_24071938    DCD fb_height           ; DATA XREF: unknown_lcd_init_2+4F4r
RAM:2407193C off_2407193C    DCD fb_param_b          ; DATA XREF: unknown_lcd_init_2+4F8r
RAM:24071940 off_24071940    DCD fb_width            ; DATA XREF: unknown_lcd_init_2+500r
RAM:24071944 off_24071944    DCD fb_param_a          ; DATA XREF: unknown_lcd_init_2+504r
RAM:24071944 ; End of function unknown_lcd_init_2
RAM:24071944
RAM:24071948
RAM:24071948 ; =============== S U B R O U T I N E =======================================
RAM:24071948
RAM:24071948
RAM:24071948 unknown_lcd_init_3
RAM:24071948                 STMFD   SP!, {R4-R8,R10,LR}
RAM:2407194C                 MOV     R0, #1
RAM:24071950                 SUB     SP, SP, #4
RAM:24071954                 MOV     R6, 0x1000A000
RAM:2407195C                 BL      set_a000_enable_lcd_maybe
RAM:24071960                 MOV     R0, #1
RAM:24071964                 BL      or_a00f
RAM:24071968                 LDRB    R3, [R6,#0x1B9]
RAM:2407196C                 MOV     R4, 0xFFFFFF80
RAM:24071970                 ORR     R3, R3, R4
RAM:24071974                 STRB    R3, [R6,#0x1B9]
RAM:24071978                 LDRB    R2, [R6,#0x1B1]
RAM:2407197C                 MOV     R0, #0xA
RAM:24071980                 AND     R2, R2, #0x7F
RAM:24071984                 STRB    R2, [R6,#0x1B1]
RAM:24071988                 BL      delay_base
RAM:2407198C                 LDRB    R3, [R6,#0x1B1]
RAM:24071990                 MOV     R1, #0x3000
RAM:24071994                 ORR     R3, R3, R4
RAM:24071998                 STRB    R3, [R6,#0x1B1]
RAM:2407199C                 ADD     R1, R1, #8
RAM:240719A0                 MOV     R0, #0xE3
RAM:240719A4                 BL      LCD_WriteReg
RAM:240719A8                 MOV     R8, #0x1200
RAM:240719AC                 MOV     R0, #0xE7
RAM:240719B0                 MOV     R1, #0x12
RAM:240719B4                 BL      LCD_WriteReg
RAM:240719B8                 ADD     R1, R8, #0x31
RAM:240719BC                 MOV     R0, #0xEF
RAM:240719C0                 BL      LCD_WriteReg
RAM:240719C4                 MOV     R0, #1
RAM:240719C8                 MOV     R1, #0x100
RAM:240719CC                 BL      LCD_WriteReg
RAM:240719D0                 MOV     R0, #2
RAM:240719D4                 MOV     R1, #0x700
RAM:240719D8                 BL      LCD_WriteReg
RAM:240719DC                 MOV     R1, 0x1030
RAM:240719E4                 MOV     R0, #3
RAM:240719E8                 BL      LCD_WriteReg
RAM:240719EC                 MOV     R0, #4
RAM:240719F0                 MOV     R1, #0
RAM:240719F4                 BL      LCD_WriteReg
RAM:240719F8                 MOV     R1, 0x207
RAM:24071A00                 MOV     R0, #8
RAM:24071A04                 BL      LCD_WriteReg
RAM:24071A08                 MOV     R0, #9
RAM:24071A0C                 MOV     R1, #0
RAM:24071A10                 BL      LCD_WriteReg
RAM:24071A14                 MOV     R0, #0xA
RAM:24071A18                 MOV     R1, #0
RAM:24071A1C                 BL      LCD_WriteReg
RAM:24071A20                 MOV     R0, #0xC
RAM:24071A24                 MOV     R1, #0
RAM:24071A28                 BL      LCD_WriteReg
RAM:24071A2C                 MOV     R10, #0x1280
RAM:24071A30                 MOV     R0, #0xD
RAM:24071A34                 MOV     R1, #0
RAM:24071A38                 BL      LCD_WriteReg
RAM:24071A3C                 ADD     R10, R10, #0x30
RAM:24071A40                 MOV     R0, #0xF
RAM:24071A44                 MOV     R1, #0
RAM:24071A48                 BL      LCD_WriteReg
RAM:24071A4C                 MOV     R1, R10
RAM:24071A50                 MOV     R0, #0x10
RAM:24071A54                 BL      LCD_WriteReg
RAM:24071A58                 MOV     R0, #0x11
RAM:24071A5C                 MOV     R1, #7
RAM:24071A60                 BL      LCD_WriteReg
RAM:24071A64                 MOV     R0, #0x17
RAM:24071A68                 MOV     R1, #1
RAM:24071A6C                 BL      LCD_WriteReg
RAM:24071A70                 MOV     R1, 0x1BB
RAM:24071A78                 MOV     R0, #0x12
RAM:24071A7C                 BL      LCD_WriteReg
RAM:24071A80                 MOV     R1, #0x1C00
RAM:24071A84                 MOV     R0, #0x13
RAM:24071A88                 BL      LCD_WriteReg
RAM:24071A8C                 MOV     R0, #0xC8
RAM:24071A90                 BL      delay_base
RAM:24071A94                 MOV     R1, #0x12
RAM:24071A98                 MOV     R0, #0x29
RAM:24071A9C                 BL      LCD_WriteReg
RAM:24071AA0                 MOV     R7, #0x700
RAM:24071AA4                 MOV     R0, #0x32
RAM:24071AA8                 BL      delay_base
RAM:24071AAC                 ADD     R5, R7, #7
RAM:24071AB0                 MOV     R0, #0x30
RAM:24071AB4                 BL      LCD_SetRegAddr
RAM:24071AB8                 MOV     R0, R5
RAM:24071ABC                 BL      LCD_WriteRegData
RAM:24071AC0                 MOV     R0, #0x31
RAM:24071AC4                 BL      LCD_SetRegAddr
RAM:24071AC8                 MOV     R0, 0x1421
RAM:24071AD0                 BL      LCD_WriteRegData
RAM:24071AD4                 MOV     R0, #0x32
RAM:24071AD8                 BL      LCD_SetRegAddr
RAM:24071ADC                 MOV     R0, 0x1A24
RAM:24071AE4                 BL      LCD_WriteRegData
RAM:24071AE8                 MOV     R0, #0x33
RAM:24071AEC                 BL      LCD_SetRegAddr
RAM:24071AF0                 MOV     R0, 0x241A
RAM:24071AF8                 BL      LCD_WriteRegData
RAM:24071AFC                 MOV     R0, #0x34
RAM:24071B00                 BL      LCD_SetRegAddr
RAM:24071B04                 MOV     R0, 0x2114
RAM:24071B0C                 BL      LCD_WriteRegData
RAM:24071B10                 MOV     R0, #0x35
RAM:24071B14                 BL      LCD_SetRegAddr
RAM:24071B18                 MOV     R0, R5
RAM:24071B1C                 BL      LCD_WriteRegData
RAM:24071B20                 MOV     R0, #0x36
RAM:24071B24                 BL      LCD_SetRegAddr
RAM:24071B28                 MOV     R0, 0x1305
RAM:24071B30                 BL      LCD_WriteRegData
RAM:24071B34                 MOV     R0, #0x37
RAM:24071B38                 BL      LCD_SetRegAddr
RAM:24071B3C                 MOV     R0, 0x513
RAM:24071B44                 BL      LCD_WriteRegData
RAM:24071B48                 MOV     R0, #0x38
RAM:24071B4C                 BL      LCD_SetRegAddr
RAM:24071B50                 ADD     R0, R7, #6
RAM:24071B54                 BL      LCD_WriteRegData
RAM:24071B58                 MOV     R0, #0x39
RAM:24071B5C                 BL      LCD_SetRegAddr
RAM:24071B60                 MOV     R0, #0x304
RAM:24071B64                 BL      LCD_WriteRegData
RAM:24071B68                 MOV     R5, #0xF00
RAM:24071B6C                 MOV     R0, #0x3A
RAM:24071B70                 BL      LCD_SetRegAddr
RAM:24071B74                 ADD     R0, R5, #4
RAM:24071B78                 BL      LCD_WriteRegData
RAM:24071B7C                 MOV     R0, #0x3B
RAM:24071B80                 BL      LCD_SetRegAddr
RAM:24071B84                 MOV     R0, R5
RAM:24071B88                 BL      LCD_WriteRegData
RAM:24071B8C                 MOV     R0, #0x3C
RAM:24071B90                 BL      LCD_SetRegAddr
RAM:24071B94                 MOV     R0, #0xF
RAM:24071B98                 BL      LCD_WriteRegData
RAM:24071B9C                 ADD     R4, R4, #0x480
RAM:24071BA0                 MOV     R0, #0x3D
RAM:24071BA4                 BL      LCD_SetRegAddr
RAM:24071BA8                 ADD     R0, R4, #0xF
RAM:24071BAC                 BL      LCD_WriteRegData
RAM:24071BB0                 MOV     R0, #0x3E
RAM:24071BB4                 BL      LCD_SetRegAddr
RAM:24071BB8                 ADD     R0, R4, #3
RAM:24071BBC                 BL      LCD_WriteRegData
RAM:24071BC0                 MOV     R0, #0x3F
RAM:24071BC4                 BL      LCD_SetRegAddr
RAM:24071BC8                 MOV     R0, 0x607
RAM:24071BD0                 BL      LCD_WriteRegData
RAM:24071BD4                 MOV     R0, #0x50
RAM:24071BD8                 BL      LCD_SetRegAddr
RAM:24071BDC                 MOV     R0, #0
RAM:24071BE0                 BL      LCD_WriteRegData
RAM:24071BE4                 MOV     R0, #0x51
RAM:24071BE8                 BL      LCD_SetRegAddr
RAM:24071BEC                 MOV     R0, #0xEF
RAM:24071BF0                 BL      LCD_WriteRegData
RAM:24071BF4                 MOV     R0, #0x52
RAM:24071BF8                 BL      LCD_SetRegAddr
RAM:24071BFC                 MOV     R0, #0
RAM:24071C00                 BL      LCD_WriteRegData
RAM:24071C04                 MOV     R0, #0x53
RAM:24071C08                 BL      LCD_SetRegAddr
RAM:24071C0C                 MOV     R0, 0x13F
RAM:24071C14                 BL      LCD_WriteRegData
RAM:24071C18                 MOV     R0, #0x60
RAM:24071C1C                 BL      LCD_SetRegAddr
RAM:24071C20                 MOV     R0, #0xA700
RAM:24071C24                 BL      LCD_WriteRegData
RAM:24071C28                 MOV     R0, #0x61
RAM:24071C2C                 BL      LCD_SetRegAddr
RAM:24071C30                 MOV     R0, #1
RAM:24071C34                 BL      LCD_WriteRegData
RAM:24071C38                 MOV     R0, #0x6A
RAM:24071C3C                 BL      LCD_SetRegAddr
RAM:24071C40                 MOV     R0, #0
RAM:24071C44                 BL      LCD_WriteRegData
RAM:24071C48                 MOV     R0, #0x80
RAM:24071C4C                 BL      LCD_SetRegAddr
RAM:24071C50                 MOV     R0, #0
RAM:24071C54                 BL      LCD_WriteRegData
RAM:24071C58                 MOV     R0, #0x81
RAM:24071C5C                 BL      LCD_SetRegAddr
RAM:24071C60                 MOV     R0, #0
RAM:24071C64                 BL      LCD_WriteRegData
RAM:24071C68                 MOV     R0, #0x82
RAM:24071C6C                 BL      LCD_SetRegAddr
RAM:24071C70                 MOV     R0, #0
RAM:24071C74                 BL      LCD_WriteRegData
RAM:24071C78                 MOV     R0, #0x83
RAM:24071C7C                 BL      LCD_SetRegAddr
RAM:24071C80                 MOV     R0, #0
RAM:24071C84                 BL      LCD_WriteRegData
RAM:24071C88                 MOV     R0, #0x84
RAM:24071C8C                 BL      LCD_SetRegAddr
RAM:24071C90                 MOV     R0, #0
RAM:24071C94                 BL      LCD_WriteRegData
RAM:24071C98                 MOV     R0, #0x85
RAM:24071C9C                 BL      LCD_SetRegAddr
RAM:24071CA0                 MOV     R0, #0
RAM:24071CA4                 BL      LCD_WriteRegData
RAM:24071CA8                 MOV     R0, #0x90
RAM:24071CAC                 BL      LCD_SetRegAddr
RAM:24071CB0                 MOV     R0, #0x16
RAM:24071CB4                 BL      LCD_WriteRegData
RAM:24071CB8                 MOV     R0, #0x92
RAM:24071CBC                 BL      LCD_SetRegAddr
RAM:24071CC0                 MOV     R0, #0
RAM:24071CC4                 BL      LCD_WriteRegData
RAM:24071CC8                 MOV     R0, #0x93
RAM:24071CCC                 BL      LCD_SetRegAddr
RAM:24071CD0                 MOV     R0, 0x103
RAM:24071CD8                 BL      LCD_WriteRegData
RAM:24071CDC                 MOV     R0, #0x95
RAM:24071CE0                 BL      LCD_SetRegAddr
RAM:24071CE4                 MOV     R0, #0x110
RAM:24071CE8                 BL      LCD_WriteRegData
RAM:24071CEC                 MOV     R0, #0x97
RAM:24071CF0                 BL      LCD_SetRegAddr
RAM:24071CF4                 MOV     R0, #0
RAM:24071CF8                 BL      LCD_WriteRegData
RAM:24071CFC                 MOV     R0, #0x98
RAM:24071D00                 BL      LCD_SetRegAddr
RAM:24071D04                 MOV     R0, #0
RAM:24071D08                 BL      LCD_WriteRegData
RAM:24071D0C                 MOV     R0, #0xF0
RAM:24071D10                 BL      LCD_SetRegAddr
RAM:24071D14                 MOV     R0, 0x5408
RAM:24071D1C                 BL      LCD_WriteRegData
RAM:24071D20                 MOV     R0, #0xE0
RAM:24071D24                 BL      LCD_SetRegAddr
RAM:24071D28                 MOV     R0, #1
RAM:24071D2C                 BL      LCD_WriteRegData
RAM:24071D30                 MOV     R0, #0xF2
RAM:24071D34                 BL      LCD_SetRegAddr
RAM:24071D38                 MOV     R0, #0xDF
RAM:24071D3C                 BL      LCD_WriteRegData
RAM:24071D40                 MOV     R0, #0xF3
RAM:24071D44                 BL      LCD_SetRegAddr
RAM:24071D48                 MOV     R0, 0x6D06
RAM:24071D50                 BL      LCD_WriteRegData
RAM:24071D54                 MOV     R0, #0xF4
RAM:24071D58                 BL      LCD_SetRegAddr
RAM:24071D5C                 MOV     R0, #0x17
RAM:24071D60                 BL      LCD_WriteRegData
RAM:24071D64                 MOV     R0, #0xF0
RAM:24071D68                 BL      LCD_SetRegAddr
RAM:24071D6C                 MOV     R0, #0
RAM:24071D70                 BL      LCD_WriteRegData
RAM:24071D74                 MOV     R0, #0x10
RAM:24071D78                 BL      LCD_SetRegAddr
RAM:24071D7C                 MOV     R0, R10
RAM:24071D80                 BL      LCD_WriteRegData
RAM:24071D84                 MOV     R0, #0x11
RAM:24071D88                 BL      LCD_SetRegAddr
RAM:24071D8C                 MOV     R0, #7
RAM:24071D90                 BL      LCD_WriteRegData
RAM:24071D94                 MOV     R0, #0x12
RAM:24071D98                 BL      LCD_SetRegAddr
RAM:24071D9C                 MOV     R0, 0x1BD
RAM:24071DA4                 BL      LCD_WriteRegData
RAM:24071DA8                 MOV     R0, #0x13
RAM:24071DAC                 BL      LCD_SetRegAddr
RAM:24071DB0                 MOV     R0, R8
RAM:24071DB4                 BL      LCD_WriteRegData
RAM:24071DB8                 MOV     R0, #0x29
RAM:24071DBC                 BL      LCD_SetRegAddr
RAM:24071DC0                 MOV     R0, #0xC
RAM:24071DC4                 BL      LCD_WriteRegData
RAM:24071DC8                 MOV     R0, #0x14
RAM:24071DCC                 BL      delay_base
RAM:24071DD0                 MOV     R0, #7
RAM:24071DD4                 BL      LCD_SetRegAddr
RAM:24071DD8                 MOV     R0, 0x112
RAM:24071DE0                 BL      LCD_WriteRegData
RAM:24071DE4                 MOV     R0, #0x14
RAM:24071DE8                 BL      delay_base
RAM:24071DEC                 MOV     R0, #0xC8
RAM:24071DF0                 BL      delay_base
RAM:24071DF4                 MOV     R0, #0x22
RAM:24071DF8                 BL      LCD_SetRegAddr
RAM:24071DFC                 MOV     R2, #0x24
RAM:24071E00                 STRB    R2, [R6,#0x195]
RAM:24071E04                 LDRB    R3, [R6,#0x1B2]
RAM:24071E08                 BIC     R3, R3, #1
RAM:24071E0C                 STRB    R3, [R6,#0x1B2]
RAM:24071E10                 LDRB    R2, [R6,#0x1BA]
RAM:24071E14                 ORR     R2, R2, #1
RAM:24071E18                 STRB    R2, [R6,#0x1BA]
RAM:24071E1C                 LDRB    R3, [R6,#0x1B2]
RAM:24071E20                 LDR     R2, =gfx_magic_id
RAM:24071E24                 ORR     R3, R3, #1
RAM:24071E28                 STRB    R3, [R6,#0x1B2]
RAM:24071E2C                 LDR     R0, [R2]
RAM:24071E30                 BL      more_gfx_magic
RAM:24071E34                 MOV     R0, #0
RAM:24071E38                 BL      set_a203_bit0_inv
RAM:24071E3C                 LDR     R3, =fb_height
RAM:24071E40                 LDR     R12, =fb_param_b
RAM:24071E44                 LDR     R0, [R3]
RAM:24071E48                 LDR     R2, =fb_width
RAM:24071E4C                 LDR     R3, =fb_param_a
RAM:24071E50                 LDR     R1, [R2]
RAM:24071E54                 LDR     R2, [R3]
RAM:24071E58                 LDR     R3, [R12]
RAM:24071E5C                 BL      set_fb_size_params
RAM:24071E60                 MOV     R0, #1
RAM:24071E64                 ADD     SP, SP, #4
RAM:24071E68                 LDMFD   SP!, {R4-R8,R10,LR}
RAM:24071E6C                 B       or_a00f
RAM:24071E6C ; ---------------------------------------------------------------------------
RAM:24071E70 off_24071E70    DCD gfx_magic_id        ; DATA XREF: unknown_lcd_init_3+4D8r
RAM:24071E74 off_24071E74    DCD fb_height           ; DATA XREF: unknown_lcd_init_3+4F4r
RAM:24071E78 off_24071E78    DCD fb_param_b          ; DATA XREF: unknown_lcd_init_3+4F8r
RAM:24071E7C off_24071E7C    DCD fb_width            ; DATA XREF: unknown_lcd_init_3+500r
RAM:24071E80 off_24071E80    DCD fb_param_a          ; DATA XREF: unknown_lcd_init_3+504r
RAM:24071E80 ; End of function unknown_lcd_init_3
RAM:24071E80
RAM:24071E84
RAM:24071E84 ; =============== S U B R O U T I N E =======================================
RAM:24071E84
RAM:24071E84
RAM:24071E84 lcd_init_19                             ; CODE XREF: lcd_master_init:l19p
RAM:24071E84                 STMFD   SP!, {R4,R5,LR}
RAM:24071E88                 MOV     R0, #1
RAM:24071E8C                 SUB     SP, SP, #4
RAM:24071E90                 MOV     R5, 0x1000A000
RAM:24071E98                 BL      set_a000_enable_lcd_maybe
RAM:24071E9C                 MOV     R0, #1
RAM:24071EA0                 BL      or_a00f
RAM:24071EA4                 LDRB    R3, [R5,#0x1B9]
RAM:24071EA8                 MOV     R4, 0xFFFFFF80
RAM:24071EAC                 ORR     R3, R3, R4
RAM:24071EB0                 STRB    R3, [R5,#0x1B9]
RAM:24071EB4                 LDRB    R2, [R5,#0x1B1]
RAM:24071EB8                 MOV     R0, #0xA
RAM:24071EBC                 AND     R2, R2, #0x7F
RAM:24071EC0                 STRB    R2, [R5,#0x1B1]
RAM:24071EC4                 BL      delay_base
RAM:24071EC8                 LDRB    R3, [R5,#0x1B1]
RAM:24071ECC                 MOV     R0, #0x3E8
RAM:24071ED0                 ORR     R3, R3, R4
RAM:24071ED4                 STRB    R3, [R5,#0x1B1]
RAM:24071ED8                 BL      delay_base
RAM:24071EDC                 MOV     R0, #0x46
RAM:24071EE0                 BL      LCD_SetRegAddr
RAM:24071EE4                 MOV     R0, #0x34
RAM:24071EE8                 BL      LCD_WriteRegData
RAM:24071EEC                 MOV     R0, #0x47
RAM:24071EF0                 BL      LCD_SetRegAddr
RAM:24071EF4                 MOV     R0, #0x43
RAM:24071EF8                 BL      LCD_WriteRegData
RAM:24071EFC                 MOV     R0, #0x48
RAM:24071F00                 BL      LCD_SetRegAddr
RAM:24071F04                 MOV     R0, #0x44
RAM:24071F08                 BL      LCD_WriteRegData
RAM:24071F0C                 MOV     R0, #0x49
RAM:24071F10                 BL      LCD_SetRegAddr
RAM:24071F14                 MOV     R0, #0x27
RAM:24071F18                 BL      LCD_WriteRegData
RAM:24071F1C                 MOV     R0, #0x4A
RAM:24071F20                 BL      LCD_SetRegAddr
RAM:24071F24                 MOV     R0, #0
RAM:24071F28                 BL      LCD_WriteRegData
RAM:24071F2C                 MOV     R0, #0x4B
RAM:24071F30                 BL      LCD_SetRegAddr
RAM:24071F34                 MOV     R0, #0x77
RAM:24071F38                 BL      LCD_WriteRegData
RAM:24071F3C                 MOV     R0, #0x4C
RAM:24071F40                 BL      LCD_SetRegAddr
RAM:24071F44                 MOV     R0, #5
RAM:24071F48                 BL      LCD_WriteRegData
RAM:24071F4C                 MOV     R0, #0x4D
RAM:24071F50                 BL      LCD_SetRegAddr
RAM:24071F54                 MOV     R0, #0x33
RAM:24071F58                 BL      LCD_WriteRegData
RAM:24071F5C                 MOV     R0, #0x4E
RAM:24071F60                 BL      LCD_SetRegAddr
RAM:24071F64                 MOV     R0, #0x32
RAM:24071F68                 BL      LCD_WriteRegData
RAM:24071F6C                 MOV     R0, #0x4F
RAM:24071F70                 BL      LCD_SetRegAddr
RAM:24071F74                 MOV     R0, #0x36
RAM:24071F78                 BL      LCD_WriteRegData
RAM:24071F7C                 MOV     R0, #0x50
RAM:24071F80                 BL      LCD_SetRegAddr
RAM:24071F84                 MOV     R0, #0x3C
RAM:24071F88                 BL      LCD_WriteRegData
RAM:24071F8C                 MOV     R0, #0x51
RAM:24071F90                 BL      LCD_SetRegAddr
RAM:24071F94                 MOV     R0, #0x43
RAM:24071F98                 BL      LCD_WriteRegData
RAM:24071F9C                 MOV     R0, #2
RAM:24071FA0                 BL      LCD_SetRegAddr
RAM:24071FA4                 MOV     R0, #0
RAM:24071FA8                 BL      LCD_WriteRegData
RAM:24071FAC                 MOV     R0, #3
RAM:24071FB0                 BL      LCD_SetRegAddr
RAM:24071FB4                 MOV     R0, #0
RAM:24071FB8                 BL      LCD_WriteRegData
RAM:24071FBC                 MOV     R0, #4
RAM:24071FC0                 BL      LCD_SetRegAddr
RAM:24071FC4                 MOV     R0, #0
RAM:24071FC8                 BL      LCD_WriteRegData
RAM:24071FCC                 MOV     R0, #5
RAM:24071FD0                 BL      LCD_SetRegAddr
RAM:24071FD4                 MOV     R0, #0xEF
RAM:24071FD8                 BL      LCD_WriteRegData
RAM:24071FDC                 MOV     R0, #6
RAM:24071FE0                 BL      LCD_SetRegAddr
RAM:24071FE4                 MOV     R0, #0
RAM:24071FE8                 BL      LCD_WriteRegData
RAM:24071FEC                 MOV     R0, #7
RAM:24071FF0                 BL      LCD_SetRegAddr
RAM:24071FF4                 MOV     R0, #0
RAM:24071FF8                 BL      LCD_WriteRegData
RAM:24071FFC                 MOV     R0, #8
RAM:24072000                 BL      LCD_SetRegAddr
RAM:24072004                 MOV     R0, #1
RAM:24072008                 BL      LCD_WriteRegData
RAM:2407200C                 MOV     R0, #9
RAM:24072010                 BL      LCD_SetRegAddr
RAM:24072014                 MOV     R0, #0x3F
RAM:24072018                 BL      LCD_WriteRegData
RAM:2407201C                 MOV     R0, #0x23
RAM:24072020                 BL      LCD_SetRegAddr
RAM:24072024                 MOV     R0, #0x95
RAM:24072028                 BL      LCD_WriteRegData
RAM:2407202C                 MOV     R0, #0x24
RAM:24072030                 BL      LCD_SetRegAddr
RAM:24072034                 MOV     R0, #0x95
RAM:24072038                 BL      LCD_WriteRegData
RAM:2407203C                 MOV     R0, #0x25
RAM:24072040                 BL      LCD_SetRegAddr
RAM:24072044                 MOV     R0, #0xFF
RAM:24072048                 BL      LCD_WriteRegData
RAM:2407204C                 MOV     R0, #0x28
RAM:24072050                 BL      LCD_SetRegAddr
RAM:24072054                 MOV     R0, #2
RAM:24072058                 BL      LCD_WriteRegData
RAM:2407205C                 MOV     R0, #0x29
RAM:24072060                 BL      LCD_SetRegAddr
RAM:24072064                 MOV     R0, #2
RAM:24072068                 BL      LCD_WriteRegData
RAM:2407206C                 MOV     R0, #0x2A
RAM:24072070                 BL      LCD_SetRegAddr
RAM:24072074                 MOV     R0, #2
RAM:24072078                 BL      LCD_WriteRegData
RAM:2407207C                 MOV     R0, #0x2B
RAM:24072080                 BL      LCD_SetRegAddr
RAM:24072084                 MOV     R0, #2
RAM:24072088                 BL      LCD_WriteRegData
RAM:2407208C                 MOV     R0, #0x2D
RAM:24072090                 BL      LCD_SetRegAddr
RAM:24072094                 MOV     R0, #2
RAM:24072098                 BL      LCD_WriteRegData
RAM:2407209C                 MOV     R0, #0x3A
RAM:240720A0                 BL      LCD_SetRegAddr
RAM:240720A4                 MOV     R0, #1
RAM:240720A8                 BL      LCD_WriteRegData
RAM:240720AC                 MOV     R0, #0x3B
RAM:240720B0                 BL      LCD_SetRegAddr
RAM:240720B4                 MOV     R0, #1
RAM:240720B8                 BL      LCD_WriteRegData
RAM:240720BC                 MOV     R0, #0x3C
RAM:240720C0                 BL      LCD_SetRegAddr
RAM:240720C4                 MOV     R0, #0xF0
RAM:240720C8                 BL      LCD_WriteRegData
RAM:240720CC                 MOV     R0, #0x3D
RAM:240720D0                 BL      LCD_SetRegAddr
RAM:240720D4                 MOV     R0, #0
RAM:240720D8                 BL      LCD_WriteRegData
RAM:240720DC                 MOV     R0, #0x14
RAM:240720E0                 BL      delay_base
RAM:240720E4                 MOV     R0, #0x19
RAM:240720E8                 BL      LCD_SetRegAddr
RAM:240720EC                 MOV     R0, #0x7F
RAM:240720F0                 BL      LCD_WriteRegData
RAM:240720F4                 MOV     R0, #0x14
RAM:240720F8                 BL      delay_base
RAM:240720FC                 MOV     R0, #0x20
RAM:24072100                 BL      LCD_SetRegAddr
RAM:24072104                 MOV     R0, #0x80
RAM:24072108                 BL      LCD_WriteRegData
RAM:2407210C                 MOV     R0, #0x21
RAM:24072110                 BL      LCD_SetRegAddr
RAM:24072114                 MOV     R0, #0
RAM:24072118                 BL      LCD_WriteRegData
RAM:2407211C                 MOV     R0, #0x1D
RAM:24072120                 BL      LCD_SetRegAddr
RAM:24072124                 MOV     R0, #0x47
RAM:24072128                 BL      LCD_WriteRegData
RAM:2407212C                 MOV     R0, #0x1E
RAM:24072130                 BL      LCD_SetRegAddr
RAM:24072134                 MOV     R0, #0
RAM:24072138                 BL      LCD_WriteRegData
RAM:2407213C                 MOV     R0, #0x1F
RAM:24072140                 BL      LCD_SetRegAddr
RAM:24072144                 MOV     R0, #3
RAM:24072148                 BL      LCD_WriteRegData
RAM:2407214C                 MOV     R0, #0x44
RAM:24072150                 BL      LCD_SetRegAddr
RAM:24072154                 MOV     R0, #0x48
RAM:24072158                 BL      LCD_WriteRegData
RAM:2407215C                 MOV     R0, #0x45
RAM:24072160                 BL      LCD_SetRegAddr
RAM:24072164                 MOV     R0, #0xE
RAM:24072168                 BL      LCD_WriteRegData
RAM:2407216C                 MOV     R0, #0xA
RAM:24072170                 BL      delay_base
RAM:24072174                 MOV     R0, #0x1C
RAM:24072178                 BL      LCD_SetRegAddr
RAM:2407217C                 MOV     R0, #4
RAM:24072180                 BL      LCD_WriteRegData
RAM:24072184                 MOV     R0, #0x14
RAM:24072188                 BL      delay_base
RAM:2407218C                 MOV     R0, #0x1B
RAM:24072190                 BL      LCD_SetRegAddr
RAM:24072194                 MOV     R0, #0x14
RAM:24072198                 BL      LCD_WriteRegData
RAM:2407219C                 MOV     R0, #0x28
RAM:240721A0                 BL      delay_base
RAM:240721A4                 MOV     R0, #0x43
RAM:240721A8                 BL      LCD_SetRegAddr
RAM:240721AC                 MOV     R0, #0x80
RAM:240721B0                 BL      LCD_WriteRegData
RAM:240721B4                 MOV     R0, #0x64
RAM:240721B8                 BL      delay_base
RAM:240721BC                 MOV     R0, #0x30
RAM:240721C0                 BL      LCD_SetRegAddr
RAM:240721C4                 MOV     R0, #8
RAM:240721C8                 BL      LCD_WriteRegData
RAM:240721CC                 MOV     R0, #0x28
RAM:240721D0                 BL      delay_base
RAM:240721D4                 MOV     R0, #0x26
RAM:240721D8                 BL      LCD_SetRegAddr
RAM:240721DC                 MOV     R0, #4
RAM:240721E0                 BL      LCD_WriteRegData
RAM:240721E4                 MOV     R0, #0x28
RAM:240721E8                 BL      delay_base
RAM:240721EC                 MOV     R0, #0x26
RAM:240721F0                 BL      LCD_SetRegAddr
RAM:240721F4                 MOV     R0, #0x24
RAM:240721F8                 BL      LCD_WriteRegData
RAM:240721FC                 MOV     R0, #0x28
RAM:24072200                 BL      delay_base
RAM:24072204                 MOV     R0, #0x26
RAM:24072208                 BL      LCD_SetRegAddr
RAM:2407220C                 MOV     R0, #0x2C
RAM:24072210                 BL      LCD_WriteRegData
RAM:24072214                 MOV     R0, #0x28
RAM:24072218                 BL      delay_base
RAM:2407221C                 MOV     R0, #0x26
RAM:24072220                 BL      LCD_SetRegAddr
RAM:24072224                 MOV     R0, #0x3C
RAM:24072228                 BL      LCD_WriteRegData
RAM:2407222C                 MOV     R0, #1
RAM:24072230                 BL      LCD_SetRegAddr
RAM:24072234                 MOV     R0, #6
RAM:24072238                 BL      LCD_WriteRegData
RAM:2407223C                 MOV     R0, #0x16
RAM:24072240                 BL      LCD_SetRegAddr
RAM:24072244                 MOV     R0, #0x58
RAM:24072248                 BL      LCD_WriteRegData
RAM:2407224C                 MOV     R0, #0xC8
RAM:24072250                 BL      delay_base
RAM:24072254                 MOV     R0, #0x22
RAM:24072258                 BL      LCD_SetRegAddr
RAM:2407225C                 MOV     R3, #0x24
RAM:24072260                 STRB    R3, [R5,#0x195]
RAM:24072264                 ADD     SP, SP, #4
RAM:24072268                 LDMFD   SP!, {R4,R5,PC}
RAM:24072268 ; End of function lcd_init_19
RAM:24072268
RAM:2407226C
RAM:2407226C ; =============== S U B R O U T I N E =======================================
RAM:2407226C
RAM:2407226C
RAM:2407226C lcd_init_21                             ; CODE XREF: lcd_master_init:l21p
RAM:2407226C                 STMFD   SP!, {R4,R5,R7,LR}
RAM:24072270                 MOV     R0, #1
RAM:24072274                 MOV     R5, 0x1000A000
RAM:2407227C                 BL      set_a000_enable_lcd_maybe
RAM:24072280                 MOV     R0, #1
RAM:24072284                 BL      or_a00f
RAM:24072288                 LDRB    R3, [R5,#0x1B9]
RAM:2407228C                 MOV     R4, 0xFFFFFF80
RAM:24072290                 ORR     R3, R3, R4
RAM:24072294                 STRB    R3, [R5,#0x1B9]
RAM:24072298                 LDRB    R2, [R5,#0x1B1]
RAM:2407229C                 MOV     R0, #0xA
RAM:240722A0                 AND     R2, R2, #0x7F
RAM:240722A4                 STRB    R2, [R5,#0x1B1]
RAM:240722A8                 BL      delay_base
RAM:240722AC                 LDRB    R3, [R5,#0x1B1]
RAM:240722B0                 MOV     R1, #0x3000
RAM:240722B4                 ORR     R3, R3, R4
RAM:240722B8                 STRB    R3, [R5,#0x1B1]
RAM:240722BC                 ADD     R1, R1, #8
RAM:240722C0                 MOV     R0, #0xE3
RAM:240722C4                 BL      LCD_WriteReg
RAM:240722C8                 MOV     R0, #0xE7
RAM:240722CC                 MOV     R1, #0x12
RAM:240722D0                 BL      LCD_WriteReg
RAM:240722D4                 MOV     R1, 0x1231
RAM:240722DC                 MOV     R0, #0xEF
RAM:240722E0                 BL      LCD_WriteReg
RAM:240722E4                 MOV     R0, #1
RAM:240722E8                 MOV     R1, #0x100
RAM:240722EC                 BL      LCD_WriteReg
RAM:240722F0                 MOV     R0, #2
RAM:240722F4                 MOV     R1, #0x700
RAM:240722F8                 BL      LCD_WriteReg
RAM:240722FC                 MOV     R1, 0x1030
RAM:24072304                 MOV     R0, #3
RAM:24072308                 BL      LCD_WriteReg
RAM:2407230C                 MOV     R0, #4
RAM:24072310                 MOV     R1, #0
RAM:24072314                 BL      LCD_WriteReg
RAM:24072318                 MOV     R1, 0x207
RAM:24072320                 MOV     R0, #8
RAM:24072324                 BL      LCD_WriteReg
RAM:24072328                 MOV     R0, #9
RAM:2407232C                 MOV     R1, #0
RAM:24072330                 BL      LCD_WriteReg
RAM:24072334                 MOV     R0, #0xA
RAM:24072338                 MOV     R1, #0
RAM:2407233C                 BL      LCD_WriteReg
RAM:24072340                 MOV     R0, #0xC
RAM:24072344                 MOV     R1, #0
RAM:24072348                 BL      LCD_WriteReg
RAM:2407234C                 MOV     R7, #0x1280
RAM:24072350                 MOV     R0, #0xD
RAM:24072354                 MOV     R1, #0
RAM:24072358                 BL      LCD_WriteReg
RAM:2407235C                 ADD     R7, R7, #0x30
RAM:24072360                 MOV     R0, #0xF
RAM:24072364                 MOV     R1, #0
RAM:24072368                 BL      LCD_WriteReg
RAM:2407236C                 MOV     R1, R7
RAM:24072370                 MOV     R0, #0x10
RAM:24072374                 BL      LCD_WriteReg
RAM:24072378                 MOV     R0, #0x11
RAM:2407237C                 MOV     R1, #7
RAM:24072380                 BL      LCD_WriteReg
RAM:24072384                 MOV     R0, #0x17
RAM:24072388                 MOV     R1, #1
RAM:2407238C                 BL      LCD_WriteReg
RAM:24072390                 MOV     R1, 0x1BB
RAM:24072398                 MOV     R0, #0x12
RAM:2407239C                 BL      LCD_WriteReg
RAM:240723A0                 MOV     R1, #0x1C00
RAM:240723A4                 MOV     R0, #0x13
RAM:240723A8                 BL      LCD_WriteReg
RAM:240723AC                 MOV     R0, #0xC8
RAM:240723B0                 BL      delay_base
RAM:240723B4                 MOV     R1, #4
RAM:240723B8                 MOV     R0, #0x29
RAM:240723BC                 BL      LCD_WriteReg
RAM:240723C0                 MOV     R0, #0x32
RAM:240723C4                 BL      delay_base
RAM:240723C8                 MOV     R1, 0xB0D
RAM:240723D0                 MOV     R0, #0x30
RAM:240723D4                 BL      LCD_WriteReg
RAM:240723D8                 MOV     R1, 0x1A26
RAM:240723E0                 MOV     R0, #0x31
RAM:240723E4                 BL      LCD_WriteReg
RAM:240723E8                 MOV     R1, 0x1D29
RAM:240723F0                 MOV     R0, #0x32
RAM:240723F4                 BL      LCD_WriteReg
RAM:240723F8                 MOV     R1, 0x291D
RAM:24072400                 MOV     R0, #0x33
RAM:24072404                 BL      LCD_WriteReg
RAM:24072408                 MOV     R1, 0x261A
RAM:24072410                 MOV     R0, #0x34
RAM:24072414                 BL      LCD_WriteReg
RAM:24072418                 MOV     R1, 0xD0B
RAM:24072420                 MOV     R0, #0x35
RAM:24072424                 BL      LCD_WriteReg
RAM:24072428                 MOV     R1, 0x1406
RAM:24072430                 MOV     R0, #0x36
RAM:24072434                 BL      LCD_WriteReg
RAM:24072438                 MOV     R1, 0x513
RAM:24072440                 MOV     R0, #0x37
RAM:24072444                 BL      LCD_WriteReg
RAM:24072448                 MOV     R1, 0x706
RAM:24072450                 MOV     R0, #0x38
RAM:24072454                 BL      LCD_WriteReg
RAM:24072458                 ADD     R4, R4, #0xE80
RAM:2407245C                 MOV     R0, #0x39
RAM:24072460                 MOV     R1, #0x304
RAM:24072464                 BL      LCD_WriteReg
RAM:24072468                 ADD     R1, R4, #5
RAM:2407246C                 MOV     R0, #0x3A
RAM:24072470                 BL      LCD_WriteReg
RAM:24072474                 ADD     R1, R4, #1
RAM:24072478                 MOV     R0, #0x3B
RAM:2407247C                 BL      LCD_WriteReg
RAM:24072480                 MOV     R1, 0x10E
RAM:24072488                 MOV     R0, #0x3C
RAM:2407248C                 BL      LCD_WriteReg
RAM:24072490                 MOV     R1, 0x50E
RAM:24072498                 MOV     R0, #0x3D
RAM:2407249C                 BL      LCD_WriteReg
RAM:240724A0                 MOV     R1, 0x403
RAM:240724A8                 MOV     R0, #0x3E
RAM:240724AC                 BL      LCD_WriteReg
RAM:240724B0                 MOV     R1, 0x607
RAM:240724B8                 MOV     R0, #0x3F
RAM:240724BC                 BL      LCD_WriteReg
RAM:240724C0                 MOV     R0, #0x50
RAM:240724C4                 BL      LCD_SetRegAddr
RAM:240724C8                 MOV     R0, #0
RAM:240724CC                 BL      LCD_WriteRegData
RAM:240724D0                 MOV     R0, #0x51
RAM:240724D4                 BL      LCD_SetRegAddr
RAM:240724D8                 MOV     R0, #0xEF
RAM:240724DC                 BL      LCD_WriteRegData
RAM:240724E0                 MOV     R0, #0x52
RAM:240724E4                 BL      LCD_SetRegAddr
RAM:240724E8                 MOV     R0, #0
RAM:240724EC                 BL      LCD_WriteRegData
RAM:240724F0                 MOV     R0, #0x53
RAM:240724F4                 BL      LCD_SetRegAddr
RAM:240724F8                 MOV     R0, 0x13F
RAM:24072500                 BL      LCD_WriteRegData
RAM:24072504                 MOV     R0, #0x60
RAM:24072508                 BL      LCD_SetRegAddr
RAM:2407250C                 MOV     R0, #0xA700
RAM:24072510                 BL      LCD_WriteRegData
RAM:24072514                 MOV     R0, #0x61
RAM:24072518                 BL      LCD_SetRegAddr
RAM:2407251C                 MOV     R0, #1
RAM:24072520                 BL      LCD_WriteRegData
RAM:24072524                 MOV     R0, #0x6A
RAM:24072528                 BL      LCD_SetRegAddr
RAM:2407252C                 MOV     R0, #0
RAM:24072530                 BL      LCD_WriteRegData
RAM:24072534                 MOV     R0, #0x80
RAM:24072538                 BL      LCD_SetRegAddr
RAM:2407253C                 MOV     R0, #0
RAM:24072540                 BL      LCD_WriteRegData
RAM:24072544                 MOV     R0, #0x81
RAM:24072548                 BL      LCD_SetRegAddr
RAM:2407254C                 MOV     R0, #0
RAM:24072550                 BL      LCD_WriteRegData
RAM:24072554                 MOV     R0, #0x82
RAM:24072558                 BL      LCD_SetRegAddr
RAM:2407255C                 MOV     R0, #0
RAM:24072560                 BL      LCD_WriteRegData
RAM:24072564                 MOV     R0, #0x83
RAM:24072568                 BL      LCD_SetRegAddr
RAM:2407256C                 MOV     R0, #0
RAM:24072570                 BL      LCD_WriteRegData
RAM:24072574                 MOV     R0, #0x84
RAM:24072578                 BL      LCD_SetRegAddr
RAM:2407257C                 MOV     R0, #0
RAM:24072580                 BL      LCD_WriteRegData
RAM:24072584                 MOV     R0, #0x85
RAM:24072588                 BL      LCD_SetRegAddr
RAM:2407258C                 MOV     R0, #0
RAM:24072590                 BL      LCD_WriteRegData
RAM:24072594                 MOV     R0, #0x90
RAM:24072598                 BL      LCD_SetRegAddr
RAM:2407259C                 MOV     R0, #0x16
RAM:240725A0                 BL      LCD_WriteRegData
RAM:240725A4                 MOV     R0, #0x92
RAM:240725A8                 BL      LCD_SetRegAddr
RAM:240725AC                 MOV     R0, #0
RAM:240725B0                 BL      LCD_WriteRegData
RAM:240725B4                 MOV     R0, #0x93
RAM:240725B8                 BL      LCD_SetRegAddr
RAM:240725BC                 MOV     R0, 0x103
RAM:240725C4                 BL      LCD_WriteRegData
RAM:240725C8                 MOV     R0, #0x95
RAM:240725CC                 BL      LCD_SetRegAddr
RAM:240725D0                 MOV     R0, #0x110
RAM:240725D4                 BL      LCD_WriteRegData
RAM:240725D8                 MOV     R0, #0x97
RAM:240725DC                 BL      LCD_SetRegAddr
RAM:240725E0                 MOV     R0, #0
RAM:240725E4                 BL      LCD_WriteRegData
RAM:240725E8                 MOV     R0, #0x98
RAM:240725EC                 BL      LCD_SetRegAddr
RAM:240725F0                 MOV     R0, #0
RAM:240725F4                 BL      LCD_WriteRegData
RAM:240725F8                 MOV     R0, #0xF0
RAM:240725FC                 BL      LCD_SetRegAddr
RAM:24072600                 MOV     R0, 0x5408
RAM:24072608                 BL      LCD_WriteRegData
RAM:2407260C                 MOV     R0, #0xE0
RAM:24072610                 BL      LCD_SetRegAddr
RAM:24072614                 MOV     R0, #1
RAM:24072618                 BL      LCD_WriteRegData
RAM:2407261C                 MOV     R0, #0xF2
RAM:24072620                 BL      LCD_SetRegAddr
RAM:24072624                 MOV     R0, #0xDF
RAM:24072628                 BL      LCD_WriteRegData
RAM:2407262C                 MOV     R0, #0xF3
RAM:24072630                 BL      LCD_SetRegAddr
RAM:24072634                 MOV     R0, 0x6D06
RAM:2407263C                 BL      LCD_WriteRegData
RAM:24072640                 MOV     R0, #0xF4
RAM:24072644                 BL      LCD_SetRegAddr
RAM:24072648                 MOV     R0, #0x17
RAM:2407264C                 BL      LCD_WriteRegData
RAM:24072650                 MOV     R0, #0xF0
RAM:24072654                 BL      LCD_SetRegAddr
RAM:24072658                 MOV     R0, #0
RAM:2407265C                 BL      LCD_WriteRegData
RAM:24072660                 MOV     R0, #0x10
RAM:24072664                 BL      LCD_SetRegAddr
RAM:24072668                 MOV     R0, R7
RAM:2407266C                 BL      LCD_WriteRegData
RAM:24072670                 MOV     R0, #0x11
RAM:24072674                 BL      LCD_SetRegAddr
RAM:24072678                 MOV     R0, #7
RAM:2407267C                 BL      LCD_WriteRegData
RAM:24072680                 MOV     R0, #0x12
RAM:24072684                 BL      LCD_SetRegAddr
RAM:24072688                 MOV     R0, 0x1BD
RAM:24072690                 BL      LCD_WriteRegData
RAM:24072694                 MOV     R0, #0x13
RAM:24072698                 BL      LCD_SetRegAddr
RAM:2407269C                 MOV     R0, #0xC00
RAM:240726A0                 BL      LCD_WriteRegData
RAM:240726A4                 MOV     R0, #0x29
RAM:240726A8                 BL      LCD_SetRegAddr
RAM:240726AC                 MOV     R0, #4
RAM:240726B0                 BL      LCD_WriteRegData
RAM:240726B4                 MOV     R0, #0x14
RAM:240726B8                 BL      delay_base
RAM:240726BC                 MOV     R0, #7
RAM:240726C0                 BL      LCD_SetRegAddr
RAM:240726C4                 MOV     R0, 0x112
RAM:240726CC                 BL      LCD_WriteRegData
RAM:240726D0                 MOV     R0, #0x14
RAM:240726D4                 BL      delay_base
RAM:240726D8                 MOV     R0, #0xC8
RAM:240726DC                 BL      delay_base
RAM:240726E0                 MOV     R0, #0x22
RAM:240726E4                 BL      LCD_SetRegAddr
RAM:240726E8                 MOV     R2, #0x24
RAM:240726EC                 STRB    R2, [R5,#0x195]
RAM:240726F0                 LDRB    R3, [R5,#0x1B2]
RAM:240726F4                 BIC     R3, R3, #1
RAM:240726F8                 STRB    R3, [R5,#0x1B2]
RAM:240726FC                 LDRB    R2, [R5,#0x1BA]
RAM:24072700                 ORR     R2, R2, #1
RAM:24072704                 STRB    R2, [R5,#0x1BA]
RAM:24072708                 LDRB    R3, [R5,#0x1B2]
RAM:2407270C                 LDR     R2, =gfx_magic_id
RAM:24072710                 ORR     R3, R3, #1
RAM:24072714                 STRB    R3, [R5,#0x1B2]
RAM:24072718                 LDR     R0, [R2]
RAM:2407271C                 BL      more_gfx_magic
RAM:24072720                 MOV     R0, #0
RAM:24072724                 BL      set_a203_bit0_inv
RAM:24072728                 LDR     R3, =fb_height
RAM:2407272C                 LDR     R12, =fb_param_b
RAM:24072730                 LDR     R0, [R3]
RAM:24072734                 LDR     R2, =fb_width
RAM:24072738                 LDR     R3, =fb_param_a
RAM:2407273C                 LDR     R1, [R2]
RAM:24072740                 LDR     R2, [R3]
RAM:24072744                 LDR     R3, [R12]
RAM:24072748                 BL      set_fb_size_params
RAM:2407274C                 MOV     R0, #1
RAM:24072750                 LDMFD   SP!, {R4,R5,R7,LR}
RAM:24072754                 B       or_a00f
RAM:24072754 ; ---------------------------------------------------------------------------
RAM:24072758 off_24072758    DCD gfx_magic_id        ; DATA XREF: lcd_init_21+4A0r
RAM:2407275C off_2407275C    DCD fb_height           ; DATA XREF: lcd_init_21+4BCr
RAM:24072760 off_24072760    DCD fb_param_b          ; DATA XREF: lcd_init_21+4C0r
RAM:24072764 off_24072764    DCD fb_width            ; DATA XREF: lcd_init_21+4C8r
RAM:24072768 off_24072768    DCD fb_param_a          ; DATA XREF: lcd_init_21+4CCr
RAM:24072768 ; End of function lcd_init_21
RAM:24072768
RAM:2407276C
RAM:2407276C ; =============== S U B R O U T I N E =======================================
RAM:2407276C
RAM:2407276C
RAM:2407276C lcd_init_20                             ; CODE XREF: lcd_master_init:l20p
RAM:2407276C                 STMFD   SP!, {R4,R5,LR}
RAM:24072770                 MOV     R0, #1
RAM:24072774                 SUB     SP, SP, #4
RAM:24072778                 MOV     R4, 0x1000A000
RAM:24072780                 BL      set_a000_enable_lcd_maybe
RAM:24072784                 MOV     R0, #1
RAM:24072788                 BL      or_a00f
RAM:2407278C                 LDRB    R3, [R4,#0x1B9]
RAM:24072790                 MOV     R5, 0xFFFFFF80
RAM:24072794                 ORR     R3, R3, R5
RAM:24072798                 STRB    R3, [R4,#0x1B9]
RAM:2407279C                 LDRB    R2, [R4,#0x1B1]
RAM:240727A0                 MOV     R0, #0xA
RAM:240727A4                 AND     R2, R2, #0x7F
RAM:240727A8                 STRB    R2, [R4,#0x1B1]
RAM:240727AC                 BL      delay_base
RAM:240727B0                 LDRB    R3, [R4,#0x1B1]
RAM:240727B4                 MOV     R1, #0x3000
RAM:240727B8                 ORR     R3, R3, R5
RAM:240727BC                 STRB    R3, [R4,#0x1B1]
RAM:240727C0                 ADD     R1, R1, #8
RAM:240727C4                 MOV     R0, #0xE3
RAM:240727C8                 BL      LCD_WriteReg
RAM:240727CC                 MOV     R0, #0xE7
RAM:240727D0                 MOV     R1, #0x12
RAM:240727D4                 BL      LCD_WriteReg
RAM:240727D8                 MOV     R1, 0x1231
RAM:240727E0                 MOV     R0, #0xEF
RAM:240727E4                 BL      LCD_WriteReg
RAM:240727E8                 MOV     R0, #1
RAM:240727EC                 MOV     R1, #0x100
RAM:240727F0                 BL      LCD_WriteReg
RAM:240727F4                 MOV     R0, #2
RAM:240727F8                 MOV     R1, #0x700
RAM:240727FC                 BL      LCD_WriteReg
RAM:24072800                 MOV     R1, 0x1030
RAM:24072808                 MOV     R0, #3
RAM:2407280C                 BL      LCD_WriteReg
RAM:24072810                 MOV     R0, #4
RAM:24072814                 MOV     R1, #0
RAM:24072818                 BL      LCD_WriteReg
RAM:2407281C                 MOV     R1, 0x202
RAM:24072824                 MOV     R0, #8
RAM:24072828                 BL      LCD_WriteReg
RAM:2407282C                 MOV     R0, #9
RAM:24072830                 MOV     R1, #0
RAM:24072834                 BL      LCD_WriteReg
RAM:24072838                 MOV     R0, #0xA
RAM:2407283C                 MOV     R1, #0
RAM:24072840                 BL      LCD_WriteReg
RAM:24072844                 MOV     R0, #0xC
RAM:24072848                 MOV     R1, #0
RAM:2407284C                 BL      LCD_WriteReg
RAM:24072850                 MOV     R0, #0xD
RAM:24072854                 MOV     R1, #0
RAM:24072858                 BL      LCD_WriteReg
RAM:2407285C                 MOV     R0, #0xF
RAM:24072860                 MOV     R1, #0
RAM:24072864                 BL      LCD_WriteReg
RAM:24072868                 MOV     R0, #0x10
RAM:2407286C                 MOV     R1, #0
RAM:24072870                 BL      LCD_WriteReg
RAM:24072874                 MOV     R0, #0x11
RAM:24072878                 MOV     R1, #7
RAM:2407287C                 BL      LCD_WriteReg
RAM:24072880                 MOV     R0, #0x12
RAM:24072884                 MOV     R1, #0
RAM:24072888                 BL      LCD_WriteReg
RAM:2407288C                 MOV     R1, #0
RAM:24072890                 MOV     R0, #0x13
RAM:24072894                 BL      LCD_WriteReg
RAM:24072898                 MOV     R0, #0xC8
RAM:2407289C                 BL      delay_base
RAM:240728A0                 MOV     R1, 0x1290
RAM:240728A8                 MOV     R0, #0x10
RAM:240728AC                 BL      LCD_WriteReg
RAM:240728B0                 MOV     R1, 0x227
RAM:240728B8                 MOV     R0, #0x11
RAM:240728BC                 BL      LCD_WriteReg
RAM:240728C0                 MOV     R0, #0x32
RAM:240728C4                 BL      delay_base
RAM:240728C8                 MOV     R1, #0x1A
RAM:240728CC                 MOV     R0, #0x12
RAM:240728D0                 BL      LCD_WriteReg
RAM:240728D4                 MOV     R0, #0x32
RAM:240728D8                 BL      delay_base
RAM:240728DC                 MOV     R0, #0x13
RAM:240728E0                 MOV     R1, #0x1400
RAM:240728E4                 BL      LCD_WriteReg
RAM:240728E8                 MOV     R0, #0x29
RAM:240728EC                 MOV     R1, #0x1F
RAM:240728F0                 BL      LCD_WriteReg
RAM:240728F4                 MOV     R1, #0xC
RAM:240728F8                 MOV     R0, #0x2B
RAM:240728FC                 BL      LCD_WriteReg
RAM:24072900                 MOV     R0, #0x32
RAM:24072904                 BL      delay_base
RAM:24072908                 MOV     R0, #0x20
RAM:2407290C                 MOV     R1, #0
RAM:24072910                 BL      LCD_WriteReg
RAM:24072914                 MOV     R0, #0x21
RAM:24072918                 MOV     R1, #0
RAM:2407291C                 BL      LCD_WriteReg
RAM:24072920                 MOV     R0, #0x30
RAM:24072924                 MOV     R1, #0
RAM:24072928                 BL      LCD_WriteReg
RAM:2407292C                 MOV     R1, 0x406
RAM:24072934                 MOV     R0, #0x31
RAM:24072938                 BL      LCD_WriteReg
RAM:2407293C                 MOV     R0, #0x32
RAM:24072940                 MOV     R1, #4
RAM:24072944                 BL      LCD_WriteReg
RAM:24072948                 MOV     R1, 0x305
RAM:24072950                 MOV     R0, #0x35
RAM:24072954                 BL      LCD_WriteReg
RAM:24072958                 MOV     R0, #0x36
RAM:2407295C                 MOV     R1, #4
RAM:24072960                 BL      LCD_WriteReg
RAM:24072964                 MOV     R1, 0x207
RAM:2407296C                 MOV     R0, #0x37
RAM:24072970                 BL      LCD_WriteReg
RAM:24072974                 MOV     R1, 0x103
RAM:2407297C                 MOV     R0, #0x38
RAM:24072980                 BL      LCD_WriteReg
RAM:24072984                 MOV     R1, 0x707
RAM:2407298C                 MOV     R0, #0x39
RAM:24072990                 BL      LCD_WriteReg
RAM:24072994                 MOV     R1, 0x503
RAM:2407299C                 MOV     R0, #0x3C
RAM:240729A0                 BL      LCD_WriteReg
RAM:240729A4                 MOV     R0, #0x3D
RAM:240729A8                 MOV     R1, #4
RAM:240729AC                 BL      LCD_WriteReg
RAM:240729B0                 MOV     R0, #0x50
RAM:240729B4                 MOV     R1, #0
RAM:240729B8                 BL      LCD_WriteReg
RAM:240729BC                 MOV     R0, #0x51
RAM:240729C0                 MOV     R1, #0xEF
RAM:240729C4                 BL      LCD_WriteReg
RAM:240729C8                 MOV     R0, #0x52
RAM:240729CC                 MOV     R1, #0
RAM:240729D0                 BL      LCD_WriteReg
RAM:240729D4                 MOV     R1, 0x13F
RAM:240729DC                 MOV     R0, #0x53
RAM:240729E0                 BL      LCD_WriteReg
RAM:240729E4                 MOV     R0, #0x60
RAM:240729E8                 MOV     R1, #0xA700
RAM:240729EC                 BL      LCD_WriteReg
RAM:240729F0                 MOV     R0, #0x61
RAM:240729F4                 MOV     R1, #1
RAM:240729F8                 BL      LCD_WriteReg
RAM:240729FC                 MOV     R0, #0x6A
RAM:24072A00                 MOV     R1, #0
RAM:24072A04                 BL      LCD_WriteReg
RAM:24072A08                 MOV     R0, #0x80
RAM:24072A0C                 MOV     R1, #0
RAM:24072A10                 BL      LCD_WriteReg
RAM:24072A14                 MOV     R0, #0x81
RAM:24072A18                 MOV     R1, #0
RAM:24072A1C                 BL      LCD_WriteReg
RAM:24072A20                 MOV     R0, #0x82
RAM:24072A24                 MOV     R1, #0
RAM:24072A28                 BL      LCD_WriteReg
RAM:24072A2C                 MOV     R0, #0x83
RAM:24072A30                 MOV     R1, #0
RAM:24072A34                 BL      LCD_WriteReg
RAM:24072A38                 MOV     R0, #0x84
RAM:24072A3C                 MOV     R1, #0
RAM:24072A40                 BL      LCD_WriteReg
RAM:24072A44                 MOV     R0, #0x85
RAM:24072A48                 MOV     R1, #0
RAM:24072A4C                 BL      LCD_WriteReg
RAM:24072A50                 MOV     R0, #0x90
RAM:24072A54                 MOV     R1, #0x10
RAM:24072A58                 BL      LCD_WriteReg
RAM:24072A5C                 MOV     R0, #0x92
RAM:24072A60                 MOV     R1, #0x600
RAM:24072A64                 BL      LCD_WriteReg
RAM:24072A68                 MOV     R1, 0x133
RAM:24072A70                 MOV     R0, #7
RAM:24072A74                 BL      LCD_WriteReg
RAM:24072A78                 MOV     R0, #0xC8
RAM:24072A7C                 BL      delay_base
RAM:24072A80                 MOV     R0, #0x22
RAM:24072A84                 BL      LCD_SetRegAddr
RAM:24072A88                 MOV     R2, #0x24
RAM:24072A8C                 STRB    R2, [R4,#0x195]
RAM:24072A90                 LDRB    R3, [R4,#0x1B2]
RAM:24072A94                 BIC     R3, R3, #1
RAM:24072A98                 STRB    R3, [R4,#0x1B2]
RAM:24072A9C                 LDRB    R2, [R4,#0x1BA]
RAM:24072AA0                 ORR     R2, R2, #1
RAM:24072AA4                 STRB    R2, [R4,#0x1BA]
RAM:24072AA8                 LDRB    R3, [R4,#0x1B2]
RAM:24072AAC                 LDR     R2, =gfx_magic_id
RAM:24072AB0                 ORR     R3, R3, #1
RAM:24072AB4                 STRB    R3, [R4,#0x1B2]
RAM:24072AB8                 LDR     R0, [R2]
RAM:24072ABC                 BL      more_gfx_magic
RAM:24072AC0                 MOV     R0, #0
RAM:24072AC4                 BL      set_a203_bit0_inv
RAM:24072AC8                 LDR     R3, =fb_height
RAM:24072ACC                 LDR     R12, =fb_param_b
RAM:24072AD0                 LDR     R0, [R3]
RAM:24072AD4                 LDR     R2, =fb_width
RAM:24072AD8                 LDR     R3, =fb_param_a
RAM:24072ADC                 LDR     R1, [R2]
RAM:24072AE0                 LDR     R2, [R3]
RAM:24072AE4                 LDR     R3, [R12]
RAM:24072AE8                 BL      set_fb_size_params
RAM:24072AEC                 MOV     R0, #1
RAM:24072AF0                 ADD     SP, SP, #4
RAM:24072AF4                 LDMFD   SP!, {R4,R5,LR}
RAM:24072AF8                 B       or_a00f
RAM:24072AF8 ; ---------------------------------------------------------------------------
RAM:24072AFC off_24072AFC    DCD gfx_magic_id        ; DATA XREF: lcd_init_20+340r
RAM:24072B00 off_24072B00    DCD fb_height           ; DATA XREF: lcd_init_20+35Cr
RAM:24072B04 off_24072B04    DCD fb_param_b          ; DATA XREF: lcd_init_20+360r
RAM:24072B08 off_24072B08    DCD fb_width            ; DATA XREF: lcd_init_20+368r
RAM:24072B0C off_24072B0C    DCD fb_param_a          ; DATA XREF: lcd_init_20+36Cr
RAM:24072B0C ; End of function lcd_init_20
RAM:24072B0C
RAM:24072B10
RAM:24072B10 ; =============== S U B R O U T I N E =======================================
RAM:24072B10
RAM:24072B10
RAM:24072B10 lcd_init_22                             ; CODE XREF: lcd_master_init:l22p
RAM:24072B10                 STMFD   SP!, {R4-R6,LR}
RAM:24072B14                 MOV     R0, #1
RAM:24072B18                 MOV     R5, 0x1000A000
RAM:24072B20                 BL      set_a000_enable_lcd_maybe
RAM:24072B24                 MOV     R0, #1
RAM:24072B28                 BL      or_a00f
RAM:24072B2C                 LDRB    R3, [R5,#0x1B9]
RAM:24072B30                 MOV     R4, 0xFFFFFF80
RAM:24072B34                 ORR     R3, R3, R4
RAM:24072B38                 STRB    R3, [R5,#0x1B9]
RAM:24072B3C                 LDRB    R2, [R5,#0x1B1]
RAM:24072B40                 MOV     R0, #0xA
RAM:24072B44                 AND     R2, R2, #0x7F
RAM:24072B48                 STRB    R2, [R5,#0x1B1]
RAM:24072B4C                 BL      delay_base
RAM:24072B50                 LDRB    R3, [R5,#0x1B1]
RAM:24072B54                 MOV     R0, #0
RAM:24072B58                 ORR     R3, R3, R4
RAM:24072B5C                 STRB    R3, [R5,#0x1B1]
RAM:24072B60                 MOV     R1, R0
RAM:24072B64                 BL      LCD_WriteReg
RAM:24072B68                 MOV     R0, #1
RAM:24072B6C                 MOV     R1, #0
RAM:24072B70                 BL      LCD_WriteReg
RAM:24072B74                 MOV     R0, #2
RAM:24072B78                 MOV     R1, #0x700
RAM:24072B7C                 BL      LCD_WriteReg
RAM:24072B80                 MOV     R0, #3
RAM:24072B84                 MOV     R1, #0x1080
RAM:24072B88                 BL      LCD_WriteReg
RAM:24072B8C                 MOV     R0, #4
RAM:24072B90                 MOV     R1, #0
RAM:24072B94                 BL      LCD_WriteReg
RAM:24072B98                 MOV     R1, 0x207
RAM:24072BA0                 MOV     R0, #8
RAM:24072BA4                 BL      LCD_WriteReg
RAM:24072BA8                 MOV     R0, #9
RAM:24072BAC                 MOV     R1, #0
RAM:24072BB0                 BL      LCD_WriteReg
RAM:24072BB4                 MOV     R0, #0xA
RAM:24072BB8                 MOV     R1, #0
RAM:24072BBC                 BL      LCD_WriteReg
RAM:24072BC0                 MOV     R0, #0xC
RAM:24072BC4                 MOV     R1, #0
RAM:24072BC8                 BL      LCD_WriteReg
RAM:24072BCC                 MOV     R0, #0xD
RAM:24072BD0                 MOV     R1, #0
RAM:24072BD4                 BL      LCD_WriteReg
RAM:24072BD8                 MOV     R0, #0xF
RAM:24072BDC                 MOV     R1, #0
RAM:24072BE0                 BL      LCD_WriteReg
RAM:24072BE4                 MOV     R0, #0x20
RAM:24072BE8                 MOV     R1, #0xEF
RAM:24072BEC                 BL      LCD_WriteReg
RAM:24072BF0                 MOV     R0, #0x21
RAM:24072BF4                 MOV     R1, #0
RAM:24072BF8                 BL      LCD_WriteReg
RAM:24072BFC                 MOV     R0, #0x30
RAM:24072C00                 MOV     R1, #0
RAM:24072C04                 BL      LCD_WriteReg
RAM:24072C08                 MOV     R1, 0x1326
RAM:24072C10                 MOV     R0, #0x31
RAM:24072C14                 BL      LCD_WriteReg
RAM:24072C18                 MOV     R1, 0x1A2A
RAM:24072C20                 MOV     R0, #0x32
RAM:24072C24                 BL      LCD_WriteReg
RAM:24072C28                 MOV     R1, 0x2A1A
RAM:24072C30                 MOV     R0, #0x33
RAM:24072C34                 BL      LCD_WriteReg
RAM:24072C38                 MOV     R1, 0x2613
RAM:24072C40                 MOV     R0, #0x34
RAM:24072C44                 BL      LCD_WriteReg
RAM:24072C48                 MOV     R6, #0x1000
RAM:24072C4C                 MOV     R0, #0x35
RAM:24072C50                 MOV     R1, #0
RAM:24072C54                 BL      LCD_WriteReg
RAM:24072C58                 ADD     R1, R6, #6
RAM:24072C5C                 MOV     R0, #0x36
RAM:24072C60                 BL      LCD_WriteReg
RAM:24072C64                 MOV     R0, #0x37
RAM:24072C68                 MOV     R1, #0x610
RAM:24072C6C                 BL      LCD_WriteReg
RAM:24072C70                 MOV     R1, 0x705
RAM:24072C78                 MOV     R0, #0x38
RAM:24072C7C                 BL      LCD_WriteReg
RAM:24072C80                 MOV     R1, #0x300
RAM:24072C84                 ADD     R4, R4, #0xE80
RAM:24072C88                 ADD     R1, R1, #3
RAM:24072C8C                 MOV     R0, #0x39
RAM:24072C90                 BL      LCD_WriteReg
RAM:24072C94                 ADD     R1, R4, #5
RAM:24072C98                 MOV     R0, #0x3A
RAM:24072C9C                 BL      LCD_WriteReg
RAM:24072CA0                 ADD     R1, R4, #1
RAM:24072CA4                 MOV     R0, #0x3B
RAM:24072CA8                 BL      LCD_WriteReg
RAM:24072CAC                 MOV     R1, #0x10C
RAM:24072CB0                 SUB     R4, R4, #0x900
RAM:24072CB4                 ADD     R1, R1, #2
RAM:24072CB8                 MOV     R0, #0x3C
RAM:24072CBC                 BL      LCD_WriteReg
RAM:24072CC0                 ADD     R1, R4, #0xE
RAM:24072CC4                 MOV     R0, #0x3D
RAM:24072CC8                 BL      LCD_WriteReg
RAM:24072CCC                 MOV     R1, 0x203
RAM:24072CD4                 MOV     R0, #0x3E
RAM:24072CD8                 BL      LCD_WriteReg
RAM:24072CDC                 ADD     R1, R4, #7
RAM:24072CE0                 MOV     R0, #0x3F
RAM:24072CE4                 BL      LCD_WriteReg
RAM:24072CE8                 MOV     R0, #0x50
RAM:24072CEC                 MOV     R1, #0
RAM:24072CF0                 BL      LCD_WriteReg
RAM:24072CF4                 MOV     R0, #0x51
RAM:24072CF8                 MOV     R1, #0xEF
RAM:24072CFC                 BL      LCD_WriteReg
RAM:24072D00                 MOV     R0, #0x52
RAM:24072D04                 MOV     R1, #0
RAM:24072D08                 BL      LCD_WriteReg
RAM:24072D0C                 MOV     R1, 0x13F
RAM:24072D14                 MOV     R0, #0x53
RAM:24072D18                 BL      LCD_WriteReg
RAM:24072D1C                 MOV     R0, #0x60
RAM:24072D20                 MOV     R1, #0x2700
RAM:24072D24                 BL      LCD_WriteReg
RAM:24072D28                 MOV     R0, #0x61
RAM:24072D2C                 MOV     R1, #1
RAM:24072D30                 BL      LCD_WriteReg
RAM:24072D34                 MOV     R0, #0x6A
RAM:24072D38                 MOV     R1, #0
RAM:24072D3C                 BL      LCD_WriteReg
RAM:24072D40                 MOV     R0, #0x80
RAM:24072D44                 MOV     R1, #0
RAM:24072D48                 BL      LCD_WriteReg
RAM:24072D4C                 MOV     R0, #0x81
RAM:24072D50                 MOV     R1, #0
RAM:24072D54                 BL      LCD_WriteReg
RAM:24072D58                 MOV     R0, #0x82
RAM:24072D5C                 MOV     R1, #0
RAM:24072D60                 BL      LCD_WriteReg
RAM:24072D64                 MOV     R0, #0x83
RAM:24072D68                 MOV     R1, #0
RAM:24072D6C                 BL      LCD_WriteReg
RAM:24072D70                 MOV     R0, #0x84
RAM:24072D74                 MOV     R1, #0
RAM:24072D78                 BL      LCD_WriteReg
RAM:24072D7C                 MOV     R0, #0x85
RAM:24072D80                 MOV     R1, #0
RAM:24072D84                 BL      LCD_WriteReg
RAM:24072D88                 MOV     R0, #0x90
RAM:24072D8C                 MOV     R1, #0x14
RAM:24072D90                 BL      LCD_WriteReg
RAM:24072D94                 MOV     R1, R4
RAM:24072D98                 MOV     R0, #0x92
RAM:24072D9C                 BL      LCD_WriteReg
RAM:24072DA0                 MOV     R0, #0x93
RAM:24072DA4                 MOV     R1, #0
RAM:24072DA8                 BL      LCD_WriteReg
RAM:24072DAC                 MOV     R0, #0x95
RAM:24072DB0                 MOV     R1, #0x110
RAM:24072DB4                 BL      LCD_WriteReg
RAM:24072DB8                 MOV     R0, #0x97
RAM:24072DBC                 MOV     R1, #0
RAM:24072DC0                 BL      LCD_WriteReg
RAM:24072DC4                 MOV     R0, #0x98
RAM:24072DC8                 MOV     R1, #0
RAM:24072DCC                 BL      LCD_WriteReg
RAM:24072DD0                 MOV     R1, 0x5408
RAM:24072DD8                 MOV     R0, #0xF0
RAM:24072DDC                 BL      LCD_WriteReg
RAM:24072DE0                 MOV     R0, #0xE0
RAM:24072DE4                 MOV     R1, #1
RAM:24072DE8                 BL      LCD_WriteReg
RAM:24072DEC                 MOV     R0, #0xF2
RAM:24072DF0                 MOV     R1, #0xDF
RAM:24072DF4                 BL      LCD_WriteReg
RAM:24072DF8                 MOV     R1, 0x20F
RAM:24072E00                 MOV     R0, #0xF3
RAM:24072E04                 BL      LCD_WriteReg
RAM:24072E08                 MOV     R0, #0xF4
RAM:24072E0C                 MOV     R1, #0x1F
RAM:24072E10                 BL      LCD_WriteReg
RAM:24072E14                 MOV     R0, #0xF0
RAM:24072E18                 MOV     R1, #0
RAM:24072E1C                 BL      LCD_WriteReg
RAM:24072E20                 MOV     R1, 0x15B0
RAM:24072E28                 MOV     R0, #0x10
RAM:24072E2C                 BL      LCD_WriteReg
RAM:24072E30                 MOV     R0, #0x11
RAM:24072E34                 MOV     R1, #7
RAM:24072E38                 BL      LCD_WriteReg
RAM:24072E3C                 MOV     R1, 0x1BE
RAM:24072E44                 MOV     R0, #0x12
RAM:24072E48                 BL      LCD_WriteReg
RAM:24072E4C                 MOV     R1, R6
RAM:24072E50                 MOV     R0, #0x13
RAM:24072E54                 BL      LCD_WriteReg
RAM:24072E58                 MOV     R0, #0x29
RAM:24072E5C                 MOV     R1, #2
RAM:24072E60                 BL      LCD_WriteReg
RAM:24072E64                 MOV     R1, 0x112
RAM:24072E6C                 MOV     R0, #7
RAM:24072E70                 BL      LCD_WriteReg
RAM:24072E74                 MOV     R0, #0xC8
RAM:24072E78                 BL      delay_base
RAM:24072E7C                 MOV     R0, #0x22
RAM:24072E80                 BL      LCD_SetRegAddr
RAM:24072E84                 MOV     R2, #0x24
RAM:24072E88                 STRB    R2, [R5,#0x195]
RAM:24072E8C                 LDRB    R3, [R5,#0x1B2]
RAM:24072E90                 BIC     R3, R3, #1
RAM:24072E94                 STRB    R3, [R5,#0x1B2]
RAM:24072E98                 LDRB    R2, [R5,#0x1BA]
RAM:24072E9C                 ORR     R2, R2, #1
RAM:24072EA0                 STRB    R2, [R5,#0x1BA]
RAM:24072EA4                 LDRB    R3, [R5,#0x1B2]
RAM:24072EA8                 LDR     R2, =gfx_magic_id
RAM:24072EAC                 ORR     R3, R3, #1
RAM:24072EB0                 STRB    R3, [R5,#0x1B2]
RAM:24072EB4                 LDR     R0, [R2]
RAM:24072EB8                 BL      more_gfx_magic
RAM:24072EBC                 MOV     R0, #0
RAM:24072EC0                 BL      set_a203_bit0_inv
RAM:24072EC4                 LDR     R3, =fb_height
RAM:24072EC8                 LDR     R12, =fb_param_b
RAM:24072ECC                 LDR     R0, [R3]
RAM:24072ED0                 LDR     R2, =fb_width
RAM:24072ED4                 LDR     R3, =fb_param_a
RAM:24072ED8                 LDR     R1, [R2]
RAM:24072EDC                 LDR     R2, [R3]
RAM:24072EE0                 LDR     R3, [R12]
RAM:24072EE4                 BL      set_fb_size_params
RAM:24072EE8                 MOV     R0, #1
RAM:24072EEC                 LDMFD   SP!, {R4-R6,LR}
RAM:24072EF0                 B       or_a00f
RAM:24072EF0 ; ---------------------------------------------------------------------------
RAM:24072EF4 off_24072EF4    DCD gfx_magic_id        ; DATA XREF: lcd_init_22+398r
RAM:24072EF8 off_24072EF8    DCD fb_height           ; DATA XREF: lcd_init_22+3B4r
RAM:24072EFC off_24072EFC    DCD fb_param_b          ; DATA XREF: lcd_init_22+3B8r
RAM:24072F00 off_24072F00    DCD fb_width            ; DATA XREF: lcd_init_22+3C0r
RAM:24072F04 off_24072F04    DCD fb_param_a          ; DATA XREF: lcd_init_22+3C4r
RAM:24072F04 ; End of function lcd_init_22
RAM:24072F04
RAM:24072F08
RAM:24072F08 ; =============== S U B R O U T I N E =======================================
RAM:24072F08
RAM:24072F08
RAM:24072F08 lcd_init_24                             ; CODE XREF: lcd_master_init:l24p
RAM:24072F08                 STMFD   SP!, {R4,R5,R7,LR}
RAM:24072F0C                 MOV     R0, #1
RAM:24072F10                 MOV     R5, 0x1000A000
RAM:24072F18                 BL      set_a000_enable_lcd_maybe
RAM:24072F1C                 MOV     R0, #1
RAM:24072F20                 BL      or_a00f
RAM:24072F24                 LDRB    R3, [R5,#0x1B9]
RAM:24072F28                 MOV     R4, 0xFFFFFF80
RAM:24072F2C                 ORR     R3, R3, R4
RAM:24072F30                 STRB    R3, [R5,#0x1B9]
RAM:24072F34                 LDRB    R2, [R5,#0x1B1]
RAM:24072F38                 MOV     R0, #0xA
RAM:24072F3C                 AND     R2, R2, #0x7F
RAM:24072F40                 STRB    R2, [R5,#0x1B1]
RAM:24072F44                 BL      delay_base
RAM:24072F48                 LDRB    R3, [R5,#0x1B1]
RAM:24072F4C                 MOV     R1, #0x3000
RAM:24072F50                 ORR     R3, R3, R4
RAM:24072F54                 STRB    R3, [R5,#0x1B1]
RAM:24072F58                 ADD     R1, R1, #8
RAM:24072F5C                 MOV     R0, #0xE3
RAM:24072F60                 BL      LCD_WriteReg
RAM:24072F64                 MOV     R0, #0xE7
RAM:24072F68                 MOV     R1, #0x12
RAM:24072F6C                 BL      LCD_WriteReg
RAM:24072F70                 MOV     R1, 0x1231
RAM:24072F78                 MOV     R0, #0xEF
RAM:24072F7C                 BL      LCD_WriteReg
RAM:24072F80                 MOV     R0, #1
RAM:24072F84                 MOV     R1, #0x100
RAM:24072F88                 BL      LCD_WriteReg
RAM:24072F8C                 MOV     R0, #2
RAM:24072F90                 MOV     R1, #0x700
RAM:24072F94                 BL      LCD_WriteReg
RAM:24072F98                 MOV     R1, 0x1030
RAM:24072FA0                 MOV     R0, #3
RAM:24072FA4                 BL      LCD_WriteReg
RAM:24072FA8                 MOV     R0, #4
RAM:24072FAC                 MOV     R1, #0
RAM:24072FB0                 BL      LCD_WriteReg
RAM:24072FB4                 MOV     R1, 0x207
RAM:24072FBC                 MOV     R0, #8
RAM:24072FC0                 BL      LCD_WriteReg
RAM:24072FC4                 MOV     R0, #9
RAM:24072FC8                 MOV     R1, #0
RAM:24072FCC                 BL      LCD_WriteReg
RAM:24072FD0                 MOV     R0, #0xA
RAM:24072FD4                 MOV     R1, #0
RAM:24072FD8                 BL      LCD_WriteReg
RAM:24072FDC                 MOV     R0, #0xC
RAM:24072FE0                 MOV     R1, #0
RAM:24072FE4                 BL      LCD_WriteReg
RAM:24072FE8                 MOV     R7, #0x1280
RAM:24072FEC                 MOV     R0, #0xD
RAM:24072FF0                 MOV     R1, #0
RAM:24072FF4                 BL      LCD_WriteReg
RAM:24072FF8                 ADD     R7, R7, #0x30
RAM:24072FFC                 MOV     R0, #0xF
RAM:24073000                 MOV     R1, #0
RAM:24073004                 BL      LCD_WriteReg
RAM:24073008                 MOV     R1, R7
RAM:2407300C                 MOV     R0, #0x10
RAM:24073010                 BL      LCD_WriteReg
RAM:24073014                 MOV     R0, #0x11
RAM:24073018                 MOV     R1, #7
RAM:2407301C                 BL      LCD_WriteReg
RAM:24073020                 MOV     R0, #0x17
RAM:24073024                 MOV     R1, #1
RAM:24073028                 BL      LCD_WriteReg
RAM:2407302C                 MOV     R1, 0x1BB
RAM:24073034                 MOV     R0, #0x12
RAM:24073038                 BL      LCD_WriteReg
RAM:2407303C                 MOV     R1, #0x1C00
RAM:24073040                 MOV     R0, #0x13
RAM:24073044                 BL      LCD_WriteReg
RAM:24073048                 MOV     R0, #0xC8
RAM:2407304C                 BL      delay_base
RAM:24073050                 MOV     R1, #4
RAM:24073054                 MOV     R0, #0x29
RAM:24073058                 BL      LCD_WriteReg
RAM:2407305C                 MOV     R0, #0x32
RAM:24073060                 BL      delay_base
RAM:24073064                 MOV     R1, 0xB0D
RAM:2407306C                 MOV     R0, #0x30
RAM:24073070                 BL      LCD_WriteReg
RAM:24073074                 MOV     R1, 0x1A26
RAM:2407307C                 MOV     R0, #0x31
RAM:24073080                 BL      LCD_WriteReg
RAM:24073084                 MOV     R1, 0x1D29
RAM:2407308C                 MOV     R0, #0x32
RAM:24073090                 BL      LCD_WriteReg
RAM:24073094                 MOV     R1, 0x291D
RAM:2407309C                 MOV     R0, #0x33
RAM:240730A0                 BL      LCD_WriteReg
RAM:240730A4                 MOV     R1, 0x261A
RAM:240730AC                 MOV     R0, #0x34
RAM:240730B0                 BL      LCD_WriteReg
RAM:240730B4                 MOV     R1, 0xD0B
RAM:240730BC                 MOV     R0, #0x35
RAM:240730C0                 BL      LCD_WriteReg
RAM:240730C4                 MOV     R1, 0x1406
RAM:240730CC                 MOV     R0, #0x36
RAM:240730D0                 BL      LCD_WriteReg
RAM:240730D4                 MOV     R1, 0x513
RAM:240730DC                 MOV     R0, #0x37
RAM:240730E0                 BL      LCD_WriteReg
RAM:240730E4                 MOV     R1, 0x706
RAM:240730EC                 MOV     R0, #0x38
RAM:240730F0                 BL      LCD_WriteReg
RAM:240730F4                 ADD     R4, R4, #0xE80
RAM:240730F8                 MOV     R0, #0x39
RAM:240730FC                 MOV     R1, #0x304
RAM:24073100                 BL      LCD_WriteReg
RAM:24073104                 ADD     R1, R4, #5
RAM:24073108                 MOV     R0, #0x3A
RAM:2407310C                 BL      LCD_WriteReg
RAM:24073110                 ADD     R1, R4, #1
RAM:24073114                 MOV     R0, #0x3B
RAM:24073118                 BL      LCD_WriteReg
RAM:2407311C                 MOV     R1, 0x10E
RAM:24073124                 MOV     R0, #0x3C
RAM:24073128                 BL      LCD_WriteReg
RAM:2407312C                 MOV     R1, 0x50E
RAM:24073134                 MOV     R0, #0x3D
RAM:24073138                 BL      LCD_WriteReg
RAM:2407313C                 MOV     R1, 0x403
RAM:24073144                 MOV     R0, #0x3E
RAM:24073148                 BL      LCD_WriteReg
RAM:2407314C                 MOV     R1, 0x607
RAM:24073154                 MOV     R0, #0x3F
RAM:24073158                 BL      LCD_WriteReg
RAM:2407315C                 MOV     R0, #0x50
RAM:24073160                 BL      LCD_SetRegAddr
RAM:24073164                 MOV     R0, #0
RAM:24073168                 BL      LCD_WriteRegData
RAM:2407316C                 MOV     R0, #0x51
RAM:24073170                 BL      LCD_SetRegAddr
RAM:24073174                 MOV     R0, #0xEF
RAM:24073178                 BL      LCD_WriteRegData
RAM:2407317C                 MOV     R0, #0x52
RAM:24073180                 BL      LCD_SetRegAddr
RAM:24073184                 MOV     R0, #0
RAM:24073188                 BL      LCD_WriteRegData
RAM:2407318C                 MOV     R0, #0x53
RAM:24073190                 BL      LCD_SetRegAddr
RAM:24073194                 MOV     R0, 0x13F
RAM:2407319C                 BL      LCD_WriteRegData
RAM:240731A0                 MOV     R0, #0x60
RAM:240731A4                 BL      LCD_SetRegAddr
RAM:240731A8                 MOV     R0, #0xA700
RAM:240731AC                 BL      LCD_WriteRegData
RAM:240731B0                 MOV     R0, #0x61
RAM:240731B4                 BL      LCD_SetRegAddr
RAM:240731B8                 MOV     R0, #1
RAM:240731BC                 BL      LCD_WriteRegData
RAM:240731C0                 MOV     R0, #0x6A
RAM:240731C4                 BL      LCD_SetRegAddr
RAM:240731C8                 MOV     R0, #0
RAM:240731CC                 BL      LCD_WriteRegData
RAM:240731D0                 MOV     R0, #0x80
RAM:240731D4                 BL      LCD_SetRegAddr
RAM:240731D8                 MOV     R0, #0
RAM:240731DC                 BL      LCD_WriteRegData
RAM:240731E0                 MOV     R0, #0x81
RAM:240731E4                 BL      LCD_SetRegAddr
RAM:240731E8                 MOV     R0, #0
RAM:240731EC                 BL      LCD_WriteRegData
RAM:240731F0                 MOV     R0, #0x82
RAM:240731F4                 BL      LCD_SetRegAddr
RAM:240731F8                 MOV     R0, #0
RAM:240731FC                 BL      LCD_WriteRegData
RAM:24073200                 MOV     R0, #0x83
RAM:24073204                 BL      LCD_SetRegAddr
RAM:24073208                 MOV     R0, #0
RAM:2407320C                 BL      LCD_WriteRegData
RAM:24073210                 MOV     R0, #0x84
RAM:24073214                 BL      LCD_SetRegAddr
RAM:24073218                 MOV     R0, #0
RAM:2407321C                 BL      LCD_WriteRegData
RAM:24073220                 MOV     R0, #0x85
RAM:24073224                 BL      LCD_SetRegAddr
RAM:24073228                 MOV     R0, #0
RAM:2407322C                 BL      LCD_WriteRegData
RAM:24073230                 MOV     R0, #0x90
RAM:24073234                 BL      LCD_SetRegAddr
RAM:24073238                 MOV     R0, #0x16
RAM:2407323C                 BL      LCD_WriteRegData
RAM:24073240                 MOV     R0, #0x92
RAM:24073244                 BL      LCD_SetRegAddr
RAM:24073248                 MOV     R0, #0
RAM:2407324C                 BL      LCD_WriteRegData
RAM:24073250                 MOV     R0, #0x93
RAM:24073254                 BL      LCD_SetRegAddr
RAM:24073258                 MOV     R0, 0x103
RAM:24073260                 BL      LCD_WriteRegData
RAM:24073264                 MOV     R0, #0x95
RAM:24073268                 BL      LCD_SetRegAddr
RAM:2407326C                 MOV     R0, #0x110
RAM:24073270                 BL      LCD_WriteRegData
RAM:24073274                 MOV     R0, #0x97
RAM:24073278                 BL      LCD_SetRegAddr
RAM:2407327C                 MOV     R0, #0
RAM:24073280                 BL      LCD_WriteRegData
RAM:24073284                 MOV     R0, #0x98
RAM:24073288                 BL      LCD_SetRegAddr
RAM:2407328C                 MOV     R0, #0
RAM:24073290                 BL      LCD_WriteRegData
RAM:24073294                 MOV     R0, #0xF0
RAM:24073298                 BL      LCD_SetRegAddr
RAM:2407329C                 MOV     R0, 0x5408
RAM:240732A4                 BL      LCD_WriteRegData
RAM:240732A8                 MOV     R0, #0xE0
RAM:240732AC                 BL      LCD_SetRegAddr
RAM:240732B0                 MOV     R0, #1
RAM:240732B4                 BL      LCD_WriteRegData
RAM:240732B8                 MOV     R0, #0xF2
RAM:240732BC                 BL      LCD_SetRegAddr
RAM:240732C0                 MOV     R0, #0xDF
RAM:240732C4                 BL      LCD_WriteRegData
RAM:240732C8                 MOV     R0, #0xF3
RAM:240732CC                 BL      LCD_SetRegAddr
RAM:240732D0                 MOV     R0, 0x6D06
RAM:240732D8                 BL      LCD_WriteRegData
RAM:240732DC                 MOV     R0, #0xF4
RAM:240732E0                 BL      LCD_SetRegAddr
RAM:240732E4                 MOV     R0, #0x17
RAM:240732E8                 BL      LCD_WriteRegData
RAM:240732EC                 MOV     R0, #0xF0
RAM:240732F0                 BL      LCD_SetRegAddr
RAM:240732F4                 MOV     R0, #0
RAM:240732F8                 BL      LCD_WriteRegData
RAM:240732FC                 MOV     R0, #0x10
RAM:24073300                 BL      LCD_SetRegAddr
RAM:24073304                 MOV     R0, R7
RAM:24073308                 BL      LCD_WriteRegData
RAM:2407330C                 MOV     R0, #0x11
RAM:24073310                 BL      LCD_SetRegAddr
RAM:24073314                 MOV     R0, #6
RAM:24073318                 BL      LCD_WriteRegData
RAM:2407331C                 MOV     R0, #0x12
RAM:24073320                 BL      LCD_SetRegAddr
RAM:24073324                 MOV     R0, 0x1BD
RAM:2407332C                 BL      LCD_WriteRegData
RAM:24073330                 MOV     R0, #0x13
RAM:24073334                 BL      LCD_SetRegAddr
RAM:24073338                 MOV     R0, #0xC00
RAM:2407333C                 BL      LCD_WriteRegData
RAM:24073340                 MOV     R0, #0x29
RAM:24073344                 BL      LCD_SetRegAddr
RAM:24073348                 MOV     R0, #4
RAM:2407334C                 BL      LCD_WriteRegData
RAM:24073350                 MOV     R0, #0x14
RAM:24073354                 BL      delay_base
RAM:24073358                 MOV     R0, #7
RAM:2407335C                 BL      LCD_SetRegAddr
RAM:24073360                 MOV     R0, 0x112
RAM:24073368                 BL      LCD_WriteRegData
RAM:2407336C                 MOV     R0, #0x14
RAM:24073370                 BL      delay_base
RAM:24073374                 MOV     R0, #0xC8
RAM:24073378                 BL      delay_base
RAM:2407337C                 MOV     R0, #0x22
RAM:24073380                 BL      LCD_SetRegAddr
RAM:24073384                 MOV     R2, #0x24
RAM:24073388                 STRB    R2, [R5,#0x195]
RAM:2407338C                 LDRB    R3, [R5,#0x1B2]
RAM:24073390                 BIC     R3, R3, #1
RAM:24073394                 STRB    R3, [R5,#0x1B2]
RAM:24073398                 LDRB    R2, [R5,#0x1BA]
RAM:2407339C                 ORR     R2, R2, #1
RAM:240733A0                 STRB    R2, [R5,#0x1BA]
RAM:240733A4                 LDRB    R3, [R5,#0x1B2]
RAM:240733A8                 LDR     R2, =gfx_magic_id
RAM:240733AC                 ORR     R3, R3, #1
RAM:240733B0                 STRB    R3, [R5,#0x1B2]
RAM:240733B4                 LDR     R0, [R2]
RAM:240733B8                 BL      more_gfx_magic
RAM:240733BC                 MOV     R0, #0
RAM:240733C0                 BL      set_a203_bit0_inv
RAM:240733C4                 LDR     R3, =fb_height
RAM:240733C8                 LDR     R12, =fb_param_b
RAM:240733CC                 LDR     R0, [R3]
RAM:240733D0                 LDR     R2, =fb_width
RAM:240733D4                 LDR     R3, =fb_param_a
RAM:240733D8                 LDR     R1, [R2]
RAM:240733DC                 LDR     R2, [R3]
RAM:240733E0                 LDR     R3, [R12]
RAM:240733E4                 BL      set_fb_size_params
RAM:240733E8                 MOV     R0, #1
RAM:240733EC                 LDMFD   SP!, {R4,R5,R7,LR}
RAM:240733F0                 B       or_a00f
RAM:240733F0 ; ---------------------------------------------------------------------------
RAM:240733F4 off_240733F4    DCD gfx_magic_id        ; DATA XREF: lcd_init_24+4A0r
RAM:240733F8 off_240733F8    DCD fb_height           ; DATA XREF: lcd_init_24+4BCr
RAM:240733FC off_240733FC    DCD fb_param_b          ; DATA XREF: lcd_init_24+4C0r
RAM:24073400 off_24073400    DCD fb_width            ; DATA XREF: lcd_init_24+4C8r
RAM:24073404 off_24073404    DCD fb_param_a          ; DATA XREF: lcd_init_24+4CCr
RAM:24073404 ; End of function lcd_init_24
RAM:24073404
RAM:24073408
RAM:24073408 ; =============== S U B R O U T I N E =======================================
RAM:24073408
RAM:24073408
RAM:24073408 unknown_lcd_init_4
RAM:24073408                 STMFD   SP!, {R4-R6,LR}
RAM:2407340C                 MOV     R0, #1
RAM:24073410                 BL      set_a000_enable_lcd_maybe
RAM:24073414                 MOV     R4, #0x10000000
RAM:24073418                 MOV     R0, #1
RAM:2407341C                 ADD     R4, R4, #0xA000
RAM:24073420                 BL      or_a00f
RAM:24073424                 MOV     R0, #0x64
RAM:24073428                 BL      delay_x160
RAM:2407342C                 LDRB    R3, [R4,#0x1B9]
RAM:24073430                 MOV     R5, 0xFFFFFF80
RAM:24073434                 ORR     R3, R3, R5
RAM:24073438                 STRB    R3, [R4,#0x1B9]
RAM:2407343C                 MOV     R0, #0xA
RAM:24073440                 BL      delay_x160
RAM:24073444                 LDRB    R3, [R4,#0x1B1]
RAM:24073448                 MOV     R0, #0x32
RAM:2407344C                 AND     R3, R3, #0x7F
RAM:24073450                 STRB    R3, [R4,#0x1B1]
RAM:24073454                 BL      delay_x160
RAM:24073458                 LDRB    R3, [R4,#0x1B1]
RAM:2407345C                 MOV     R0, #0xC8
RAM:24073460                 ORR     R3, R3, R5
RAM:24073464                 STRB    R3, [R4,#0x1B1]
RAM:24073468                 BL      delay_x160
RAM:2407346C                 MOV     R0, #7
RAM:24073470                 MOV     R1, #0
RAM:24073474                 BL      LCD_WriteReg
RAM:24073478                 MOV     R1, #0
RAM:2407347C                 MOV     R0, #0x12
RAM:24073480                 BL      LCD_WriteReg
RAM:24073484                 MOV     R0, #0xA
RAM:24073488                 BL      delay_x160
RAM:2407348C                 MOV     R0, #0xA4
RAM:24073490                 MOV     R1, #1
RAM:24073494                 BL      LCD_WriteReg
RAM:24073498                 MOV     R0, #0x60
RAM:2407349C                 MOV     R1, #0xA700
RAM:240734A0                 BL      LCD_WriteReg
RAM:240734A4                 MOV     R6, #0x300
RAM:240734A8                 MOV     R1, #0x400
RAM:240734AC                 ADD     R5, R6, #3
RAM:240734B0                 ADD     R1, R1, #4
RAM:240734B4                 MOV     R0, #8
RAM:240734B8                 BL      LCD_WriteReg
RAM:240734BC                 MOV     R1, R5
RAM:240734C0                 MOV     R0, #0x30
RAM:240734C4                 BL      LCD_WriteReg
RAM:240734C8                 MOV     R0, #0x31
RAM:240734CC                 MOV     R1, #3
RAM:240734D0                 BL      LCD_WriteReg
RAM:240734D4                 MOV     R0, #0x32
RAM:240734D8                 MOV     R1, #7
RAM:240734DC                 BL      LCD_WriteReg
RAM:240734E0                 MOV     R1, R5
RAM:240734E4                 MOV     R0, #0x33
RAM:240734E8                 BL      LCD_WriteReg
RAM:240734EC                 MOV     R1, 0x202
RAM:240734F4                 MOV     R0, #0x34
RAM:240734F8                 BL      LCD_WriteReg
RAM:240734FC                 MOV     R1, 0x307
RAM:24073504                 MOV     R0, #0x35
RAM:24073508                 BL      LCD_WriteReg
RAM:2407350C                 MOV     R0, #0x36
RAM:24073510                 MOV     R1, #2
RAM:24073514                 BL      LCD_WriteReg
RAM:24073518                 MOV     R0, #0x37
RAM:2407351C                 MOV     R1, #0
RAM:24073520                 BL      LCD_WriteReg
RAM:24073524                 MOV     R0, #0x38
RAM:24073528                 MOV     R1, #0
RAM:2407352C                 BL      LCD_WriteReg
RAM:24073530                 MOV     R1, R5
RAM:24073534                 MOV     R0, #0x39
RAM:24073538                 BL      LCD_WriteReg
RAM:2407353C                 MOV     R1, 0x703
RAM:24073544                 MOV     R0, #0x3C
RAM:24073548                 BL      LCD_WriteReg
RAM:2407354C                 MOV     R0, #0x3D
RAM:24073550                 MOV     R1, #5
RAM:24073554                 BL      LCD_WriteReg
RAM:24073558                 MOV     R0, #7
RAM:2407355C                 MOV     R1, #1
RAM:24073560                 BL      LCD_WriteReg
RAM:24073564                 MOV     R0, #0x17
RAM:24073568                 MOV     R1, #1
RAM:2407356C                 BL      LCD_WriteReg
RAM:24073570                 MOV     R1, 0x11B0
RAM:24073578                 MOV     R0, #0x10
RAM:2407357C                 BL      LCD_WriteReg
RAM:24073580                 MOV     R1, #7
RAM:24073584                 MOV     R0, #0x11
RAM:24073588                 BL      LCD_WriteReg
RAM:2407358C                 MOV     R0, #0x32
RAM:24073590                 BL      delay_x160
RAM:24073594                 MOV     R0, #0x12
RAM:24073598                 MOV     R1, #0x1A
RAM:2407359C                 BL      LCD_WriteReg
RAM:240735A0                 MOV     R0, #0x13
RAM:240735A4                 MOV     R1, #0x1500
RAM:240735A8                 BL      LCD_WriteReg
RAM:240735AC                 MOV     R0, #0x29
RAM:240735B0                 MOV     R1, #0x23
RAM:240735B4                 BL      LCD_WriteReg
RAM:240735B8                 MOV     R1, 0x13A
RAM:240735C0                 MOV     R0, #0x12
RAM:240735C4                 BL      LCD_WriteReg
RAM:240735C8                 MOV     R0, #0x1E
RAM:240735CC                 BL      delay_x160
RAM:240735D0                 MOV     R0, #1
RAM:240735D4                 MOV     R1, #0x100
RAM:240735D8                 BL      LCD_WriteReg
RAM:240735DC                 MOV     R1, R6
RAM:240735E0                 MOV     R0, #2
RAM:240735E4                 BL      LCD_WriteReg
RAM:240735E8                 MOV     R1, 0x10B0
RAM:240735F0                 MOV     R0, #3
RAM:240735F4                 BL      LCD_WriteReg
RAM:240735F8                 MOV     R0, #4
RAM:240735FC                 MOV     R1, #0
RAM:24073600                 BL      LCD_WriteReg
RAM:24073604                 MOV     R0, #9
RAM:24073608                 MOV     R1, #0
RAM:2407360C                 BL      LCD_WriteReg
RAM:24073610                 MOV     R0, #0xA
RAM:24073614                 MOV     R1, #8
RAM:24073618                 BL      LCD_WriteReg
RAM:2407361C                 MOV     R0, #0xC
RAM:24073620                 MOV     R1, #0
RAM:24073624                 BL      LCD_WriteReg
RAM:24073628                 MOV     R0, #0xD
RAM:2407362C                 MOV     R1, #0
RAM:24073630                 BL      LCD_WriteReg
RAM:24073634                 MOV     R1, 0x2203
RAM:2407363C                 MOV     R0, #0x15
RAM:24073640                 BL      LCD_WriteReg
RAM:24073644                 MOV     R0, #0x50
RAM:24073648                 MOV     R1, #0
RAM:2407364C                 BL      LCD_WriteReg
RAM:24073650                 MOV     R0, #0x51
RAM:24073654                 MOV     R1, #0xEF
RAM:24073658                 BL      LCD_WriteReg
RAM:2407365C                 MOV     R0, #0x52
RAM:24073660                 MOV     R1, #0
RAM:24073664                 BL      LCD_WriteReg
RAM:24073668                 MOV     R1, 0x13F
RAM:24073670                 MOV     R0, #0x53
RAM:24073674                 BL      LCD_WriteReg
RAM:24073678                 MOV     R0, #0x61
RAM:2407367C                 MOV     R1, #0
RAM:24073680                 BL      LCD_WriteReg
RAM:24073684                 MOV     R0, #0x90
RAM:24073688                 MOV     R1, #0x11
RAM:2407368C                 BL      LCD_WriteReg
RAM:24073690                 MOV     R0, #0x92
RAM:24073694                 MOV     R1, #0x100
RAM:24073698                 BL      LCD_WriteReg
RAM:2407369C                 MOV     R1, #1
RAM:240736A0                 MOV     R0, #0x93
RAM:240736A4                 BL      LCD_WriteReg
RAM:240736A8                 MOV     R0, #0xA
RAM:240736AC                 BL      delay_x160
RAM:240736B0                 MOV     R0, #7
RAM:240736B4                 MOV     R1, #0x21
RAM:240736B8                 BL      LCD_WriteReg
RAM:240736BC                 MOV     R1, #0x23
RAM:240736C0                 MOV     R0, #7
RAM:240736C4                 BL      LCD_WriteReg
RAM:240736C8                 MOV     R0, #0xA
RAM:240736CC                 BL      delay_x160
RAM:240736D0                 MOV     R0, #7
RAM:240736D4                 MOV     R1, #0x61
RAM:240736D8                 BL      LCD_WriteReg
RAM:240736DC                 MOV     R1, 0x133
RAM:240736E4                 MOV     R0, #7
RAM:240736E8                 BL      LCD_WriteReg
RAM:240736EC                 MOV     R0, #0xC8
RAM:240736F0                 BL      delay_base
RAM:240736F4                 MOV     R0, #0x22
RAM:240736F8                 BL      LCD_SetRegAddr
RAM:240736FC                 MOV     R2, #0x24
RAM:24073700                 STRB    R2, [R4,#0x195]
RAM:24073704                 LDRB    R3, [R4,#0x1B2]
RAM:24073708                 BIC     R3, R3, #1
RAM:2407370C                 STRB    R3, [R4,#0x1B2]
RAM:24073710                 LDRB    R2, [R4,#0x1BA]
RAM:24073714                 ORR     R2, R2, #1
RAM:24073718                 STRB    R2, [R4,#0x1BA]
RAM:2407371C                 LDRB    R3, [R4,#0x1B2]
RAM:24073720                 LDR     R2, =gfx_magic_id
RAM:24073724                 ORR     R3, R3, #1
RAM:24073728                 STRB    R3, [R4,#0x1B2]
RAM:2407372C                 LDR     R0, [R2]
RAM:24073730                 BL      more_gfx_magic
RAM:24073734                 MOV     R0, #0
RAM:24073738                 BL      set_a203_bit0_inv
RAM:2407373C                 LDR     R3, =fb_height
RAM:24073740                 LDR     R12, =fb_param_b
RAM:24073744                 LDR     R0, [R3]
RAM:24073748                 LDR     R2, =fb_width
RAM:2407374C                 LDR     R3, =fb_param_a
RAM:24073750                 LDR     R1, [R2]
RAM:24073754                 LDR     R2, [R3]
RAM:24073758                 LDR     R3, [R12]
RAM:2407375C                 BL      set_fb_size_params
RAM:24073760                 MOV     R0, #1
RAM:24073764                 LDMFD   SP!, {R4-R6,LR}
RAM:24073768                 B       or_a00f
RAM:24073768 ; ---------------------------------------------------------------------------
RAM:2407376C off_2407376C    DCD gfx_magic_id        ; DATA XREF: unknown_lcd_init_4+318r
RAM:24073770 off_24073770    DCD fb_height           ; DATA XREF: unknown_lcd_init_4+334r
RAM:24073774 off_24073774    DCD fb_param_b          ; DATA XREF: unknown_lcd_init_4+338r
RAM:24073778 off_24073778    DCD fb_width            ; DATA XREF: unknown_lcd_init_4+340r
RAM:2407377C off_2407377C    DCD fb_param_a          ; DATA XREF: unknown_lcd_init_4+344r
RAM:2407377C ; End of function unknown_lcd_init_4
RAM:2407377C
RAM:24073780
RAM:24073780 ; =============== S U B R O U T I N E =======================================
RAM:24073780
RAM:24073780
RAM:24073780 lcd_init_27_31                          ; CODE XREF: lcd_master_init:l27_31p
RAM:24073780                 STMFD   SP!, {R4-R10,LR}
RAM:24073784                 MOV     R0, #1
RAM:24073788                 MOV     R5, 0x1000A000
RAM:24073790                 BL      set_a000_enable_lcd_maybe
RAM:24073794                 MOV     R0, #1
RAM:24073798                 BL      or_a00f
RAM:2407379C                 LDRB    R3, [R5,#0x1B9]
RAM:240737A0                 MOV     R4, 0xFFFFFF80
RAM:240737A4                 ORR     R3, R3, R4
RAM:240737A8                 STRB    R3, [R5,#0x1B9]
RAM:240737AC                 MOV     R0, #0xA
RAM:240737B0                 BL      delay_x160
RAM:240737B4                 LDRB    R3, [R5,#0x1B1]
RAM:240737B8                 MOV     R0, #0x32
RAM:240737BC                 AND     R3, R3, #0x7F
RAM:240737C0                 STRB    R3, [R5,#0x1B1]
RAM:240737C4                 BL      delay_x160
RAM:240737C8                 LDRB    R3, [R5,#0x1B1]
RAM:240737CC                 MOV     R0, #0xC8
RAM:240737D0                 ORR     R3, R3, R4
RAM:240737D4                 STRB    R3, [R5,#0x1B1]
RAM:240737D8                 BL      delay_x160
RAM:240737DC                 MOV     R0, #0
RAM:240737E0                 MOV     R1, R0
RAM:240737E4                 BL      LCD_WriteReg
RAM:240737E8                 MOV     R0, #7
RAM:240737EC                 MOV     R1, #0
RAM:240737F0                 BL      LCD_WriteReg
RAM:240737F4                 MOV     R1, #1
RAM:240737F8                 MOV     R0, #0xA4
RAM:240737FC                 BL      LCD_WriteReg
RAM:24073800                 MOV     R0, #2
RAM:24073804                 BL      delay_x160
RAM:24073808                 MOV     R0, #1
RAM:2407380C                 MOV     R1, #0x100
RAM:24073810                 BL      LCD_WriteReg
RAM:24073814                 MOV     R0, #2
RAM:24073818                 MOV     R1, #0x700
RAM:2407381C                 BL      LCD_WriteReg
RAM:24073820                 MOV     R1, 0x1230
RAM:24073828                 MOV     R0, #3
RAM:2407382C                 BL      LCD_WriteReg
RAM:24073830                 MOV     R1, 0x808
RAM:24073838                 MOV     R0, #8
RAM:2407383C                 BL      LCD_WriteReg
RAM:24073840                 MOV     R0, #9
RAM:24073844                 MOV     R1, #0x600
RAM:24073848                 BL      LCD_WriteReg
RAM:2407384C                 MOV     R0, #0xA
RAM:24073850                 MOV     R1, #0
RAM:24073854                 BL      LCD_WriteReg
RAM:24073858                 MOV     R0, #0xD
RAM:2407385C                 MOV     R1, #0
RAM:24073860                 BL      LCD_WriteReg
RAM:24073864                 MOV     R0, #0x50
RAM:24073868                 MOV     R1, #0
RAM:2407386C                 BL      LCD_WriteReg
RAM:24073870                 MOV     R0, #0x51
RAM:24073874                 MOV     R1, #0xEF
RAM:24073878                 BL      LCD_WriteReg
RAM:2407387C                 MOV     R0, #0x52
RAM:24073880                 MOV     R1, #0
RAM:24073884                 BL      LCD_WriteReg
RAM:24073888                 MOV     R1, 0x13F
RAM:24073890                 MOV     R0, #0x53
RAM:24073894                 BL      LCD_WriteReg
RAM:24073898                 MOV     R0, #0x60
RAM:2407389C                 MOV     R1, #0x2700
RAM:240738A0                 BL      LCD_WriteReg
RAM:240738A4                 MOV     R0, #0x61
RAM:240738A8                 MOV     R1, #1
RAM:240738AC                 BL      LCD_WriteReg
RAM:240738B0                 MOV     R0, #0x6A
RAM:240738B4                 MOV     R1, #0
RAM:240738B8                 BL      LCD_WriteReg
RAM:240738BC                 MOV     R0, #0x90
RAM:240738C0                 MOV     R1, #0x10
RAM:240738C4                 BL      LCD_WriteReg
RAM:240738C8                 MOV     R8, #0x700
RAM:240738CC                 MOV     R0, #0x92
RAM:240738D0                 MOV     R1, #0
RAM:240738D4                 BL      LCD_WriteReg
RAM:240738D8                 ADD     R8, R8, #7
RAM:240738DC                 MOV     R0, #0x93
RAM:240738E0                 MOV     R1, #0x10
RAM:240738E4                 MOV     R6, #0x400
RAM:240738E8                 BL      LCD_WriteReg
RAM:240738EC                 ADD     R6, R6, #7
RAM:240738F0                 MOV     R1, R8
RAM:240738F4                 MOV     R0, #0x30
RAM:240738F8                 MOV     R7, #0x200
RAM:240738FC                 BL      LCD_WriteReg
RAM:24073900                 ADD     R9, R7, #3
RAM:24073904                 MOV     R1, R6
RAM:24073908                 MOV     R0, #0x31
RAM:2407390C                 ADD     R4, R4, #0x380
RAM:24073910                 BL      LCD_WriteReg
RAM:24073914                 ADD     R4, R4, #3
RAM:24073918                 MOV     R1, R9
RAM:2407391C                 MOV     R0, #0x32
RAM:24073920                 BL      LCD_WriteReg
RAM:24073924                 MOV     R1, R4
RAM:24073928                 MOV     R0, #0x33
RAM:2407392C                 BL      LCD_WriteReg
RAM:24073930                 ADD     R7, R7, #2
RAM:24073934                 MOV     R1, R4
RAM:24073938                 MOV     R0, #0x34
RAM:2407393C                 BL      LCD_WriteReg
RAM:24073940                 MOV     R10, #0x1F00
RAM:24073944                 MOV     R1, R7
RAM:24073948                 MOV     R0, #0x35
RAM:2407394C                 BL      LCD_WriteReg
RAM:24073950                 ADD     R1, R10, #0x1F
RAM:24073954                 MOV     R0, #0x36
RAM:24073958                 BL      LCD_WriteReg
RAM:2407395C                 MOV     R1, R8
RAM:24073960                 MOV     R0, #0x37
RAM:24073964                 BL      LCD_WriteReg
RAM:24073968                 MOV     R1, R6
RAM:2407396C                 MOV     R0, #0x38
RAM:24073970                 BL      LCD_WriteReg
RAM:24073974                 MOV     R1, R9
RAM:24073978                 MOV     R0, #0x39
RAM:2407397C                 BL      LCD_WriteReg
RAM:24073980                 MOV     R1, R4
RAM:24073984                 MOV     R0, #0x3A
RAM:24073988                 BL      LCD_WriteReg
RAM:2407398C                 MOV     R1, R4
RAM:24073990                 MOV     R0, #0x3B
RAM:24073994                 BL      LCD_WriteReg
RAM:24073998                 MOV     R1, R7
RAM:2407399C                 MOV     R0, #0x3C
RAM:240739A0                 BL      LCD_WriteReg
RAM:240739A4                 ADD     R1, R10, #0x10
RAM:240739A8                 MOV     R0, #0x3D
RAM:240739AC                 BL      LCD_WriteReg
RAM:240739B0                 MOV     R1, #1
RAM:240739B4                 MOV     R0, #7
RAM:240739B8                 BL      LCD_WriteReg
RAM:240739BC                 MOV     R0, #0xA
RAM:240739C0                 BL      delay_x160
RAM:240739C4                 MOV     R1, #1
RAM:240739C8                 MOV     R0, #0x17
RAM:240739CC                 BL      LCD_WriteReg
RAM:240739D0                 MOV     R0, #0xA
RAM:240739D4                 BL      delay_x160
RAM:240739D8                 MOV     R1, 0x13B0
RAM:240739E0                 MOV     R0, #0x10
RAM:240739E4                 BL      LCD_WriteReg
RAM:240739E8                 MOV     R0, #0x11
RAM:240739EC                 MOV     R1, #7
RAM:240739F0                 BL      LCD_WriteReg
RAM:240739F4                 MOV     R0, #0x12
RAM:240739F8                 MOV     R1, #0x130
RAM:240739FC                 BL      LCD_WriteReg
RAM:24073A00                 MOV     R0, #0x13
RAM:24073A04                 MOV     R1, #0x500
RAM:24073A08                 BL      LCD_WriteReg
RAM:24073A0C                 MOV     R1, #0
RAM:24073A10                 MOV     R0, #0x29
RAM:24073A14                 BL      LCD_WriteReg
RAM:24073A18                 MOV     R0, #0xA
RAM:24073A1C                 BL      delay_x160
RAM:24073A20                 MOV     R1, 0x13A
RAM:24073A28                 MOV     R0, #0x12
RAM:24073A2C                 BL      LCD_WriteReg
RAM:24073A30                 MOV     R0, #0x78
RAM:24073A34                 BL      delay_x160
RAM:24073A38                 MOV     R1, #0x21
RAM:24073A3C                 MOV     R0, #7
RAM:24073A40                 BL      LCD_WriteReg
RAM:24073A44                 MOV     R0, #0xA
RAM:24073A48                 BL      delay_x160
RAM:24073A4C                 MOV     R1, #0x61
RAM:24073A50                 MOV     R0, #7
RAM:24073A54                 BL      LCD_WriteReg
RAM:24073A58                 MOV     R0, #0xA
RAM:24073A5C                 BL      delay_x160
RAM:24073A60                 MOV     R1, 0x173
RAM:24073A68                 MOV     R0, #7
RAM:24073A6C                 BL      LCD_WriteReg
RAM:24073A70                 MOV     R0, #0xC8
RAM:24073A74                 BL      delay_base
RAM:24073A78                 MOV     R0, #0x22
RAM:24073A7C                 BL      LCD_SetRegAddr
RAM:24073A80                 MOV     R2, #0x24
RAM:24073A84                 STRB    R2, [R5,#0x195]
RAM:24073A88                 LDRB    R3, [R5,#0x1B2]
RAM:24073A8C                 BIC     R3, R3, #1
RAM:24073A90                 STRB    R3, [R5,#0x1B2]
RAM:24073A94                 LDRB    R2, [R5,#0x1BA]
RAM:24073A98                 ORR     R2, R2, #1
RAM:24073A9C                 STRB    R2, [R5,#0x1BA]
RAM:24073AA0                 LDRB    R3, [R5,#0x1B2]
RAM:24073AA4                 LDR     R2, =gfx_magic_id
RAM:24073AA8                 ORR     R3, R3, #1
RAM:24073AAC                 STRB    R3, [R5,#0x1B2]
RAM:24073AB0                 LDR     R0, [R2]
RAM:24073AB4                 BL      more_gfx_magic
RAM:24073AB8                 MOV     R0, #0
RAM:24073ABC                 BL      set_a203_bit0_inv
RAM:24073AC0                 LDR     R3, =fb_height
RAM:24073AC4                 LDR     R12, =fb_param_b
RAM:24073AC8                 LDR     R0, [R3]
RAM:24073ACC                 LDR     R2, =fb_width
RAM:24073AD0                 LDR     R3, =fb_param_a
RAM:24073AD4                 LDR     R1, [R2]
RAM:24073AD8                 LDR     R2, [R3]
RAM:24073ADC                 LDR     R3, [R12]
RAM:24073AE0                 BL      set_fb_size_params
RAM:24073AE4                 MOV     R0, #1
RAM:24073AE8                 LDMFD   SP!, {R4-R10,LR}
RAM:24073AEC                 B       or_a00f
RAM:24073AEC ; ---------------------------------------------------------------------------
RAM:24073AF0 off_24073AF0    DCD gfx_magic_id        ; DATA XREF: lcd_init_27_31+324r
RAM:24073AF4 off_24073AF4    DCD fb_height           ; DATA XREF: lcd_init_27_31+340r
RAM:24073AF8 off_24073AF8    DCD fb_param_b          ; DATA XREF: lcd_init_27_31+344r
RAM:24073AFC off_24073AFC    DCD fb_width            ; DATA XREF: lcd_init_27_31+34Cr
RAM:24073B00 off_24073B00    DCD fb_param_a          ; DATA XREF: lcd_init_27_31+350r
RAM:24073B00 ; End of function lcd_init_27_31
RAM:24073B00
RAM:24073B04
RAM:24073B04 ; =============== S U B R O U T I N E =======================================
RAM:24073B04
RAM:24073B04
RAM:24073B04 unknown_lcd_init_5
RAM:24073B04                 STMFD   SP!, {R4,R5,LR}
RAM:24073B08                 MOV     R0, #1
RAM:24073B0C                 SUB     SP, SP, #4
RAM:24073B10                 MOV     R5, 0x1000A000
RAM:24073B18                 BL      set_a000_enable_lcd_maybe
RAM:24073B1C                 MOV     R0, #1
RAM:24073B20                 BL      or_a00f
RAM:24073B24                 LDRB    R3, [R5,#0x1B9]
RAM:24073B28                 MOV     R4, 0xFFFFFF80
RAM:24073B2C                 ORR     R3, R3, R4
RAM:24073B30                 STRB    R3, [R5,#0x1B9]
RAM:24073B34                 LDRB    R2, [R5,#0x1B1]
RAM:24073B38                 MOV     R0, #0xA
RAM:24073B3C                 AND     R2, R2, #0x7F
RAM:24073B40                 STRB    R2, [R5,#0x1B1]
RAM:24073B44                 BL      delay_base
RAM:24073B48                 LDRB    R3, [R5,#0x1B1]
RAM:24073B4C                 MOV     R1, #0x100
RAM:24073B50                 ORR     R3, R3, R4
RAM:24073B54                 STRB    R3, [R5,#0x1B1]
RAM:24073B58                 MOV     R0, #1
RAM:24073B5C                 BL      LCD_WriteReg
RAM:24073B60                 MOV     R0, #2
RAM:24073B64                 BL      delay_base
RAM:24073B68                 MOV     R1, #0x700
RAM:24073B6C                 MOV     R0, #2
RAM:24073B70                 BL      LCD_WriteReg
RAM:24073B74                 MOV     R0, #2
RAM:24073B78                 BL      delay_base
RAM:24073B7C                 MOV     R1, 0x1030
RAM:24073B84                 MOV     R0, #3
RAM:24073B88                 BL      LCD_WriteReg
RAM:24073B8C                 MOV     R0, #2
RAM:24073B90                 BL      delay_base
RAM:24073B94                 MOV     R1, #0
RAM:24073B98                 MOV     R0, #4
RAM:24073B9C                 BL      LCD_WriteReg
RAM:24073BA0                 ADD     R4, R4, #0x284
RAM:24073BA4                 MOV     R0, #2
RAM:24073BA8                 BL      delay_base
RAM:24073BAC                 ADD     R1, R4, #3
RAM:24073BB0                 MOV     R0, #8
RAM:24073BB4                 BL      LCD_WriteReg
RAM:24073BB8                 MOV     R0, #2
RAM:24073BBC                 BL      delay_base
RAM:24073BC0                 MOV     R1, #0
RAM:24073BC4                 MOV     R0, #9
RAM:24073BC8                 BL      LCD_WriteReg
RAM:24073BCC                 MOV     R0, #2
RAM:24073BD0                 BL      delay_base
RAM:24073BD4                 MOV     R1, #0
RAM:24073BD8                 MOV     R0, #0xA
RAM:24073BDC                 BL      LCD_WriteReg
RAM:24073BE0                 MOV     R0, #2
RAM:24073BE4                 BL      delay_base
RAM:24073BE8                 MOV     R1, #0
RAM:24073BEC                 MOV     R0, #0xC
RAM:24073BF0                 BL      LCD_WriteReg
RAM:24073BF4                 MOV     R0, #2
RAM:24073BF8                 BL      delay_base
RAM:24073BFC                 MOV     R1, #0
RAM:24073C00                 MOV     R0, #0xD
RAM:24073C04                 BL      LCD_WriteReg
RAM:24073C08                 MOV     R0, #2
RAM:24073C0C                 BL      delay_base
RAM:24073C10                 MOV     R1, #0
RAM:24073C14                 MOV     R0, #0xF
RAM:24073C18                 BL      LCD_WriteReg
RAM:24073C1C                 MOV     R0, #2
RAM:24073C20                 BL      delay_base
RAM:24073C24                 MOV     R1, #0
RAM:24073C28                 MOV     R0, #0x10
RAM:24073C2C                 BL      LCD_WriteReg
RAM:24073C30                 MOV     R0, #2
RAM:24073C34                 BL      delay_base
RAM:24073C38                 MOV     R1, #7
RAM:24073C3C                 MOV     R0, #0x11
RAM:24073C40                 BL      LCD_WriteReg
RAM:24073C44                 MOV     R0, #2
RAM:24073C48                 BL      delay_base
RAM:24073C4C                 MOV     R1, #0
RAM:24073C50                 MOV     R0, #0x12
RAM:24073C54                 BL      LCD_WriteReg
RAM:24073C58                 MOV     R0, #2
RAM:24073C5C                 BL      delay_base
RAM:24073C60                 MOV     R1, #0
RAM:24073C64                 MOV     R0, #0x13
RAM:24073C68                 BL      LCD_WriteReg
RAM:24073C6C                 MOV     R0, #0xC8
RAM:24073C70                 BL      delay_base
RAM:24073C74                 MOV     R1, 0x1490
RAM:24073C7C                 MOV     R0, #0x10
RAM:24073C80                 BL      LCD_WriteReg
RAM:24073C84                 MOV     R1, 0x221
RAM:24073C8C                 MOV     R0, #0x11
RAM:24073C90                 BL      LCD_WriteReg
RAM:24073C94                 MOV     R0, #0x32
RAM:24073C98                 BL      delay_base
RAM:24073C9C                 MOV     R1, #0x18
RAM:24073CA0                 MOV     R0, #0x12
RAM:24073CA4                 BL      LCD_WriteReg
RAM:24073CA8                 MOV     R0, #0x32
RAM:24073CAC                 BL      delay_base
RAM:24073CB0                 MOV     R0, #0x13
RAM:24073CB4                 MOV     R1, #0x1A00
RAM:24073CB8                 BL      LCD_WriteReg
RAM:24073CBC                 MOV     R0, #0x29
RAM:24073CC0                 MOV     R1, #0x1E
RAM:24073CC4                 BL      LCD_WriteReg
RAM:24073CC8                 MOV     R1, #0xC
RAM:24073CCC                 MOV     R0, #0x2B
RAM:24073CD0                 BL      LCD_WriteReg
RAM:24073CD4                 MOV     R0, #0x32
RAM:24073CD8                 BL      delay_base
RAM:24073CDC                 MOV     R0, #0x20
RAM:24073CE0                 MOV     R1, #0
RAM:24073CE4                 BL      LCD_WriteReg
RAM:24073CE8                 MOV     R1, #0
RAM:24073CEC                 MOV     R0, #0x21
RAM:24073CF0                 BL      LCD_WriteReg
RAM:24073CF4                 MOV     R0, #2
RAM:24073CF8                 BL      delay_base
RAM:24073CFC                 MOV     R0, #0x30
RAM:24073D00                 MOV     R1, #4
RAM:24073D04                 BL      LCD_WriteReg
RAM:24073D08                 MOV     R0, #0x31
RAM:24073D0C                 MOV     R1, #7
RAM:24073D10                 BL      LCD_WriteReg
RAM:24073D14                 MOV     R0, #0x32
RAM:24073D18                 MOV     R1, #6
RAM:24073D1C                 BL      LCD_WriteReg
RAM:24073D20                 ADD     R1, R4, #2
RAM:24073D24                 MOV     R0, #0x35
RAM:24073D28                 BL      LCD_WriteReg
RAM:24073D2C                 MOV     R1, #0x400
RAM:24073D30                 ADD     R4, R4, #0x2FC
RAM:24073D34                 ADD     R1, R1, #8
RAM:24073D38                 MOV     R0, #0x36
RAM:24073D3C                 BL      LCD_WriteReg
RAM:24073D40                 ADD     R1, R4, #7
RAM:24073D44                 MOV     R0, #0x37
RAM:24073D48                 BL      LCD_WriteReg
RAM:24073D4C                 MOV     R0, #0x38
RAM:24073D50                 MOV     R1, #0x200
RAM:24073D54                 BL      LCD_WriteReg
RAM:24073D58                 MOV     R1, 0x707
RAM:24073D60                 MOV     R0, #0x39
RAM:24073D64                 BL      LCD_WriteReg
RAM:24073D68                 ADD     R1, R4, #4
RAM:24073D6C                 MOV     R0, #0x3C
RAM:24073D70                 BL      LCD_WriteReg
RAM:24073D74                 MOV     R1, 0xF02
RAM:24073D7C                 MOV     R0, #0x3D
RAM:24073D80                 BL      LCD_WriteReg
RAM:24073D84                 MOV     R0, #2
RAM:24073D88                 BL      delay_base
RAM:24073D8C                 MOV     R1, #0
RAM:24073D90                 MOV     R0, #0x50
RAM:24073D94                 BL      LCD_WriteReg
RAM:24073D98                 MOV     R0, #2
RAM:24073D9C                 BL      delay_base
RAM:24073DA0                 MOV     R1, #0xEF
RAM:24073DA4                 MOV     R0, #0x51
RAM:24073DA8                 BL      LCD_WriteReg
RAM:24073DAC                 MOV     R0, #2
RAM:24073DB0                 BL      delay_base
RAM:24073DB4                 MOV     R1, #0
RAM:24073DB8                 MOV     R0, #0x52
RAM:24073DBC                 BL      LCD_WriteReg
RAM:24073DC0                 MOV     R0, #2
RAM:24073DC4                 BL      delay_base
RAM:24073DC8                 MOV     R1, 0x13F
RAM:24073DD0                 MOV     R0, #0x53
RAM:24073DD4                 BL      LCD_WriteReg
RAM:24073DD8                 MOV     R0, #2
RAM:24073DDC                 BL      delay_base
RAM:24073DE0                 MOV     R1, #0xA700
RAM:24073DE4                 MOV     R0, #0x60
RAM:24073DE8                 BL      LCD_WriteReg
RAM:24073DEC                 MOV     R0, #2
RAM:24073DF0                 BL      delay_base
RAM:24073DF4                 MOV     R1, #1
RAM:24073DF8                 MOV     R0, #0x61
RAM:24073DFC                 BL      LCD_WriteReg
RAM:24073E00                 MOV     R0, #2
RAM:24073E04                 BL      delay_base
RAM:24073E08                 MOV     R1, #0
RAM:24073E0C                 MOV     R0, #0x6A
RAM:24073E10                 BL      LCD_WriteReg
RAM:24073E14                 MOV     R0, #2
RAM:24073E18                 BL      delay_base
RAM:24073E1C                 MOV     R1, #0
RAM:24073E20                 MOV     R0, #0x80
RAM:24073E24                 BL      LCD_WriteReg
RAM:24073E28                 MOV     R0, #2
RAM:24073E2C                 BL      delay_base
RAM:24073E30                 MOV     R1, #0
RAM:24073E34                 MOV     R0, #0x81
RAM:24073E38                 BL      LCD_WriteReg
RAM:24073E3C                 MOV     R0, #2
RAM:24073E40                 BL      delay_base
RAM:24073E44                 MOV     R1, #0
RAM:24073E48                 MOV     R0, #0x82
RAM:24073E4C                 BL      LCD_WriteReg
RAM:24073E50                 MOV     R0, #2
RAM:24073E54                 BL      delay_base
RAM:24073E58                 MOV     R1, #0
RAM:24073E5C                 MOV     R0, #0x83
RAM:24073E60                 BL      LCD_WriteReg
RAM:24073E64                 MOV     R0, #2
RAM:24073E68                 BL      delay_base
RAM:24073E6C                 MOV     R1, #0
RAM:24073E70                 MOV     R0, #0x84
RAM:24073E74                 BL      LCD_WriteReg
RAM:24073E78                 MOV     R0, #2
RAM:24073E7C                 BL      delay_base
RAM:24073E80                 MOV     R1, #0
RAM:24073E84                 MOV     R0, #0x85
RAM:24073E88                 BL      LCD_WriteReg
RAM:24073E8C                 MOV     R0, #2
RAM:24073E90                 BL      delay_base
RAM:24073E94                 MOV     R1, #0x10
RAM:24073E98                 MOV     R0, #0x90
RAM:24073E9C                 BL      LCD_WriteReg
RAM:24073EA0                 MOV     R0, #2
RAM:24073EA4                 BL      delay_base
RAM:24073EA8                 MOV     R1, #0x600
RAM:24073EAC                 MOV     R0, #0x92
RAM:24073EB0                 BL      LCD_WriteReg
RAM:24073EB4                 MOV     R0, #2
RAM:24073EB8                 BL      delay_base
RAM:24073EBC                 MOV     R1, #3
RAM:24073EC0                 MOV     R0, #0x93
RAM:24073EC4                 BL      LCD_WriteReg
RAM:24073EC8                 MOV     R0, #2
RAM:24073ECC                 BL      delay_base
RAM:24073ED0                 MOV     R1, #0x110
RAM:24073ED4                 MOV     R0, #0x95
RAM:24073ED8                 BL      LCD_WriteReg
RAM:24073EDC                 MOV     R0, #2
RAM:24073EE0                 BL      delay_base
RAM:24073EE4                 MOV     R1, #0
RAM:24073EE8                 MOV     R0, #0x97
RAM:24073EEC                 BL      LCD_WriteReg
RAM:24073EF0                 MOV     R0, #2
RAM:24073EF4                 BL      delay_base
RAM:24073EF8                 MOV     R0, #0x98
RAM:24073EFC                 MOV     R1, #0
RAM:24073F00                 BL      LCD_WriteReg
RAM:24073F04                 MOV     R1, 0x133
RAM:24073F0C                 MOV     R0, #7
RAM:24073F10                 BL      LCD_WriteReg
RAM:24073F14                 MOV     R0, #0xC8
RAM:24073F18                 BL      delay_base
RAM:24073F1C                 MOV     R0, #0x22
RAM:24073F20                 BL      LCD_SetRegAddr
RAM:24073F24                 MOV     R2, #0x24
RAM:24073F28                 STRB    R2, [R5,#0x195]
RAM:24073F2C                 LDRB    R3, [R5,#0x1B2]
RAM:24073F30                 BIC     R3, R3, #1
RAM:24073F34                 STRB    R3, [R5,#0x1B2]
RAM:24073F38                 LDRB    R2, [R5,#0x1BA]
RAM:24073F3C                 ORR     R2, R2, #1
RAM:24073F40                 STRB    R2, [R5,#0x1BA]
RAM:24073F44                 LDRB    R3, [R5,#0x1B2]
RAM:24073F48                 LDR     R2, =gfx_magic_id
RAM:24073F4C                 ORR     R3, R3, #1
RAM:24073F50                 STRB    R3, [R5,#0x1B2]
RAM:24073F54                 LDR     R0, [R2]
RAM:24073F58                 BL      more_gfx_magic
RAM:24073F5C                 MOV     R0, #0
RAM:24073F60                 BL      set_a203_bit0_inv
RAM:24073F64                 LDR     R3, =fb_height
RAM:24073F68                 LDR     R12, =fb_param_b
RAM:24073F6C                 LDR     R0, [R3]
RAM:24073F70                 LDR     R2, =fb_width
RAM:24073F74                 LDR     R3, =fb_param_a
RAM:24073F78                 LDR     R1, [R2]
RAM:24073F7C                 LDR     R2, [R3]
RAM:24073F80                 LDR     R3, [R12]
RAM:24073F84                 BL      set_fb_size_params
RAM:24073F88                 MOV     R0, #1
RAM:24073F8C                 ADD     SP, SP, #4
RAM:24073F90                 LDMFD   SP!, {R4,R5,LR}
RAM:24073F94                 B       or_a00f
RAM:24073F94 ; ---------------------------------------------------------------------------
RAM:24073F98 off_24073F98    DCD gfx_magic_id        ; DATA XREF: unknown_lcd_init_5+444r
RAM:24073F9C off_24073F9C    DCD fb_height           ; DATA XREF: unknown_lcd_init_5+460r
RAM:24073FA0 off_24073FA0    DCD fb_param_b          ; DATA XREF: unknown_lcd_init_5+464r
RAM:24073FA4 off_24073FA4    DCD fb_width            ; DATA XREF: unknown_lcd_init_5+46Cr
RAM:24073FA8 off_24073FA8    DCD fb_param_a          ; DATA XREF: unknown_lcd_init_5+470r
RAM:24073FA8 ; End of function unknown_lcd_init_5
RAM:24073FA8
RAM:24073FAC
RAM:24073FAC ; =============== S U B R O U T I N E =======================================
RAM:24073FAC
RAM:24073FAC
RAM:24073FAC unknown_lcd_init_6
RAM:24073FAC                 STMFD   SP!, {R4-R6,LR}
RAM:24073FB0                 MOV     R0, #1
RAM:24073FB4                 MOV     R6, 0x1000A000
RAM:24073FBC                 BL      set_a000_enable_lcd_maybe
RAM:24073FC0                 MOV     R0, #1
RAM:24073FC4                 BL      or_a00f
RAM:24073FC8                 LDRB    R3, [R6,#0x1B9]
RAM:24073FCC                 MOV     R4, 0xFFFFFF80
RAM:24073FD0                 ORR     R3, R3, R4
RAM:24073FD4                 STRB    R3, [R6,#0x1B9]
RAM:24073FD8                 LDRB    R2, [R6,#0x1B1]
RAM:24073FDC                 MOV     R0, #0xA
RAM:24073FE0                 AND     R2, R2, #0x7F
RAM:24073FE4                 STRB    R2, [R6,#0x1B1]
RAM:24073FE8                 BL      delay_base
RAM:24073FEC                 LDRB    R3, [R6,#0x1B1]
RAM:24073FF0                 MOV     R0, #0xE5
RAM:24073FF4                 ORR     R3, R3, R4
RAM:24073FF8                 STRB    R3, [R6,#0x1B1]
RAM:24073FFC                 MOV     R1, #0x8000
RAM:24074000                 BL      LCD_WriteReg
RAM:24074004                 MOV     R0, #0
RAM:24074008                 MOV     R1, #1
RAM:2407400C                 BL      LCD_WriteReg
RAM:24074010                 MOV     R0, #1
RAM:24074014                 MOV     R1, #0x100
RAM:24074018                 BL      LCD_WriteReg
RAM:2407401C                 MOV     R0, #2
RAM:24074020                 MOV     R1, #0x700
RAM:24074024                 BL      LCD_WriteReg
RAM:24074028                 MOV     R1, 0x1030
RAM:24074030                 MOV     R0, #3
RAM:24074034                 BL      LCD_WriteReg
RAM:24074038                 MOV     R0, #4
RAM:2407403C                 MOV     R1, #0
RAM:24074040                 BL      LCD_WriteReg
RAM:24074044                 MOV     R1, 0x207
RAM:2407404C                 MOV     R0, #8
RAM:24074050                 BL      LCD_WriteReg
RAM:24074054                 MOV     R0, #9
RAM:24074058                 MOV     R1, #0
RAM:2407405C                 BL      LCD_WriteReg
RAM:24074060                 MOV     R0, #0xA
RAM:24074064                 MOV     R1, #8
RAM:24074068                 BL      LCD_WriteReg
RAM:2407406C                 MOV     R0, #0xC
RAM:24074070                 MOV     R1, #0
RAM:24074074                 BL      LCD_WriteReg
RAM:24074078                 MOV     R0, #0xD
RAM:2407407C                 MOV     R1, #0
RAM:24074080                 BL      LCD_WriteReg
RAM:24074084                 MOV     R0, #0xF
RAM:24074088                 MOV     R1, #0
RAM:2407408C                 BL      LCD_WriteReg
RAM:24074090                 MOV     R0, #0x10
RAM:24074094                 MOV     R1, #0
RAM:24074098                 BL      LCD_WriteReg
RAM:2407409C                 MOV     R0, #0x11
RAM:240740A0                 MOV     R1, #7
RAM:240740A4                 BL      LCD_WriteReg
RAM:240740A8                 MOV     R0, #0x12
RAM:240740AC                 MOV     R1, #0
RAM:240740B0                 BL      LCD_WriteReg
RAM:240740B4                 MOV     R1, #0
RAM:240740B8                 MOV     R0, #0x13
RAM:240740BC                 BL      LCD_WriteReg
RAM:240740C0                 MOV     R0, #0xC8
RAM:240740C4                 BL      delay_base
RAM:240740C8                 MOV     R1, 0x1590
RAM:240740D0                 MOV     R0, #0x10
RAM:240740D4                 BL      LCD_WriteReg
RAM:240740D8                 MOV     R1, 0x227
RAM:240740E0                 MOV     R0, #0x11
RAM:240740E4                 BL      LCD_WriteReg
RAM:240740E8                 MOV     R0, #0x32
RAM:240740EC                 BL      delay_base
RAM:240740F0                 MOV     R1, #0x9B
RAM:240740F4                 MOV     R0, #0x12
RAM:240740F8                 BL      LCD_WriteReg
RAM:240740FC                 MOV     R0, #0x32
RAM:24074100                 BL      delay_base
RAM:24074104                 MOV     R0, #0x13
RAM:24074108                 MOV     R1, #0x1A00
RAM:2407410C                 BL      LCD_WriteReg
RAM:24074110                 MOV     R1, #0x1F
RAM:24074114                 MOV     R0, #0x29
RAM:24074118                 BL      LCD_WriteReg
RAM:2407411C                 MOV     R0, #0x32
RAM:24074120                 BL      delay_base
RAM:24074124                 MOV     R0, #0x20
RAM:24074128                 MOV     R1, #0
RAM:2407412C                 BL      LCD_WriteReg
RAM:24074130                 MOV     R0, #0x21
RAM:24074134                 MOV     R1, #0
RAM:24074138                 BL      LCD_WriteReg
RAM:2407413C                 MOV     R0, #0x2B
RAM:24074140                 MOV     R1, #0xC
RAM:24074144                 BL      LCD_WriteReg
RAM:24074148                 MOV     R1, 0x201
RAM:24074150                 MOV     R0, #0x30
RAM:24074154                 BL      LCD_WriteReg
RAM:24074158                 ADD     R4, R4, #0x480
RAM:2407415C                 MOV     R1, #0x700
RAM:24074160                 ADD     R4, R4, #7
RAM:24074164                 ADD     R1, R1, #7
RAM:24074168                 MOV     R0, #0x31
RAM:2407416C                 MOV     R5, #0x100
RAM:24074170                 BL      LCD_WriteReg
RAM:24074174                 ADD     R5, R5, #1
RAM:24074178                 MOV     R1, R4
RAM:2407417C                 MOV     R0, #0x32
RAM:24074180                 BL      LCD_WriteReg
RAM:24074184                 MOV     R1, R5
RAM:24074188                 MOV     R0, #0x35
RAM:2407418C                 BL      LCD_WriteReg
RAM:24074190                 MOV     R1, R4
RAM:24074194                 MOV     R0, #0x36
RAM:24074198                 BL      LCD_WriteReg
RAM:2407419C                 MOV     R0, #0x37
RAM:240741A0                 MOV     R1, #3
RAM:240741A4                 BL      LCD_WriteReg
RAM:240741A8                 MOV     R4, #0x600
RAM:240741AC                 MOV     R0, #0x38
RAM:240741B0                 MOV     R1, #0
RAM:240741B4                 BL      LCD_WriteReg
RAM:240741B8                 ADD     R1, R4, #5
RAM:240741BC                 MOV     R0, #0x39
RAM:240741C0                 BL      LCD_WriteReg
RAM:240741C4                 MOV     R1, R5
RAM:240741C8                 MOV     R0, #0x3C
RAM:240741CC                 BL      LCD_WriteReg
RAM:240741D0                 ADD     R1, R4, #6
RAM:240741D4                 MOV     R0, #0x3D
RAM:240741D8                 BL      LCD_WriteReg
RAM:240741DC                 MOV     R0, #0x50
RAM:240741E0                 MOV     R1, #0
RAM:240741E4                 BL      LCD_WriteReg
RAM:240741E8                 MOV     R0, #0x51
RAM:240741EC                 MOV     R1, #0xEF
RAM:240741F0                 BL      LCD_WriteReg
RAM:240741F4                 MOV     R0, #0x52
RAM:240741F8                 MOV     R1, #0
RAM:240741FC                 BL      LCD_WriteReg
RAM:24074200                 MOV     R1, 0x13F
RAM:24074208                 MOV     R0, #0x53
RAM:2407420C                 BL      LCD_WriteReg
RAM:24074210                 MOV     R0, #0x60
RAM:24074214                 MOV     R1, #0xA700
RAM:24074218                 BL      LCD_WriteReg
RAM:2407421C                 MOV     R0, #0x61
RAM:24074220                 MOV     R1, #1
RAM:24074224                 BL      LCD_WriteReg
RAM:24074228                 MOV     R0, #0x6A
RAM:2407422C                 MOV     R1, #0
RAM:24074230                 BL      LCD_WriteReg
RAM:24074234                 MOV     R0, #0x80
RAM:24074238                 MOV     R1, #0
RAM:2407423C                 BL      LCD_WriteReg
RAM:24074240                 MOV     R0, #0x81
RAM:24074244                 MOV     R1, #0
RAM:24074248                 BL      LCD_WriteReg
RAM:2407424C                 MOV     R0, #0x82
RAM:24074250                 MOV     R1, #0
RAM:24074254                 BL      LCD_WriteReg
RAM:24074258                 MOV     R0, #0x83
RAM:2407425C                 MOV     R1, #0
RAM:24074260                 BL      LCD_WriteReg
RAM:24074264                 MOV     R0, #0x84
RAM:24074268                 MOV     R1, #0
RAM:2407426C                 BL      LCD_WriteReg
RAM:24074270                 MOV     R0, #0x85
RAM:24074274                 MOV     R1, #0
RAM:24074278                 BL      LCD_WriteReg
RAM:2407427C                 MOV     R0, #0x90
RAM:24074280                 MOV     R1, #0x10
RAM:24074284                 BL      LCD_WriteReg
RAM:24074288                 MOV     R0, #0x92
RAM:2407428C                 MOV     R1, #0
RAM:24074290                 BL      LCD_WriteReg
RAM:24074294                 MOV     R0, #0x93
RAM:24074298                 MOV     R1, #3
RAM:2407429C                 BL      LCD_WriteReg
RAM:240742A0                 MOV     R0, #0x95
RAM:240742A4                 MOV     R1, #0x110
RAM:240742A8                 BL      LCD_WriteReg
RAM:240742AC                 MOV     R0, #0x97
RAM:240742B0                 MOV     R1, #0
RAM:240742B4                 BL      LCD_WriteReg
RAM:240742B8                 MOV     R0, #0x98
RAM:240742BC                 MOV     R1, #0
RAM:240742C0                 BL      LCD_WriteReg
RAM:240742C4                 MOV     R1, 0x3008
RAM:240742CC                 MOV     R0, #0xE3
RAM:240742D0                 BL      LCD_WriteReg
RAM:240742D4                 MOV     R0, #0xE7
RAM:240742D8                 MOV     R1, #0x12
RAM:240742DC                 BL      LCD_WriteReg
RAM:240742E0                 MOV     R1, 0x1231
RAM:240742E8                 MOV     R0, #0xEF
RAM:240742EC                 BL      LCD_WriteReg
RAM:240742F0                 MOV     R1, 0x133
RAM:240742F8                 MOV     R0, #7
RAM:240742FC                 BL      LCD_WriteReg
RAM:24074300                 MOV     R0, #0xC8
RAM:24074304                 BL      delay_base
RAM:24074308                 MOV     R0, #0x22
RAM:2407430C                 BL      LCD_SetRegAddr
RAM:24074310                 MOV     R2, #0x24
RAM:24074314                 STRB    R2, [R6,#0x195]
RAM:24074318                 LDRB    R3, [R6,#0x1B2]
RAM:2407431C                 BIC     R3, R3, #1
RAM:24074320                 STRB    R3, [R6,#0x1B2]
RAM:24074324                 LDRB    R2, [R6,#0x1BA]
RAM:24074328                 ORR     R2, R2, #1
RAM:2407432C                 STRB    R2, [R6,#0x1BA]
RAM:24074330                 LDRB    R3, [R6,#0x1B2]
RAM:24074334                 LDR     R2, =gfx_magic_id
RAM:24074338                 ORR     R3, R3, #1
RAM:2407433C                 STRB    R3, [R6,#0x1B2]
RAM:24074340                 LDR     R0, [R2]
RAM:24074344                 BL      more_gfx_magic
RAM:24074348                 MOV     R0, #0
RAM:2407434C                 BL      set_a203_bit0_inv
RAM:24074350                 LDR     R3, =fb_height
RAM:24074354                 LDR     R12, =fb_param_b
RAM:24074358                 LDR     R0, [R3]
RAM:2407435C                 LDR     R2, =fb_width
RAM:24074360                 LDR     R3, =fb_param_a
RAM:24074364                 LDR     R1, [R2]
RAM:24074368                 LDR     R2, [R3]
RAM:2407436C                 LDR     R3, [R12]
RAM:24074370                 BL      set_fb_size_params
RAM:24074374                 MOV     R0, #1
RAM:24074378                 LDMFD   SP!, {R4-R6,LR}
RAM:2407437C                 B       or_a00f
RAM:2407437C ; ---------------------------------------------------------------------------
RAM:24074380 off_24074380    DCD gfx_magic_id        ; DATA XREF: unknown_lcd_init_6+388r
RAM:24074384 off_24074384    DCD fb_height           ; DATA XREF: unknown_lcd_init_6+3A4r
RAM:24074388 off_24074388    DCD fb_param_b          ; DATA XREF: unknown_lcd_init_6+3A8r
RAM:2407438C off_2407438C    DCD fb_width            ; DATA XREF: unknown_lcd_init_6+3B0r
RAM:24074390 off_24074390    DCD fb_param_a          ; DATA XREF: unknown_lcd_init_6+3B4r
RAM:24074390 ; End of function unknown_lcd_init_6
RAM:24074390
RAM:24074394
RAM:24074394 ; =============== S U B R O U T I N E =======================================
RAM:24074394
RAM:24074394
RAM:24074394 lcd_init_23                             ; CODE XREF: lcd_master_init:l23p
RAM:24074394                 STMFD   SP!, {R4,R5,LR}
RAM:24074398                 MOV     R0, #1
RAM:2407439C                 SUB     SP, SP, #4
RAM:240743A0                 MOV     R5, 0x1000A000
RAM:240743A8                 BL      set_a000_enable_lcd_maybe
RAM:240743AC                 MOV     R0, #1
RAM:240743B0                 BL      or_a00f
RAM:240743B4                 LDRB    R3, [R5,#0x1B9]
RAM:240743B8                 MOV     R4, 0xFFFFFF80
RAM:240743BC                 ORR     R3, R3, R4
RAM:240743C0                 STRB    R3, [R5,#0x1B9]
RAM:240743C4                 LDRB    R2, [R5,#0x1B1]
RAM:240743C8                 MOV     R0, #0xA
RAM:240743CC                 AND     R2, R2, #0x7F
RAM:240743D0                 STRB    R2, [R5,#0x1B1]
RAM:240743D4                 BL      delay_base
RAM:240743D8                 LDRB    R3, [R5,#0x1B1]
RAM:240743DC                 MOV     R0, #0xC8
RAM:240743E0                 ORR     R3, R3, R4
RAM:240743E4                 STRB    R3, [R5,#0x1B1]
RAM:240743E8                 BL      delay_base
RAM:240743EC                 MOV     R1, 0x3008
RAM:240743F4                 MOV     R0, #0xE3
RAM:240743F8                 BL      LCD_WriteReg
RAM:240743FC                 MOV     R0, #0xE7
RAM:24074400                 MOV     R1, #0x12
RAM:24074404                 BL      LCD_WriteReg
RAM:24074408                 MOV     R1, 0x1231
RAM:24074410                 MOV     R0, #0xEF
RAM:24074414                 BL      LCD_WriteReg
RAM:24074418                 MOV     R0, #1
RAM:2407441C                 MOV     R1, #0x100
RAM:24074420                 BL      LCD_WriteReg
RAM:24074424                 MOV     R0, #2
RAM:24074428                 MOV     R1, #0x700
RAM:2407442C                 BL      LCD_WriteReg
RAM:24074430                 MOV     R1, 0x1030
RAM:24074438                 MOV     R0, #3
RAM:2407443C                 BL      LCD_WriteReg
RAM:24074440                 MOV     R0, #4
RAM:24074444                 MOV     R1, #0
RAM:24074448                 BL      LCD_WriteReg
RAM:2407444C                 MOV     R1, 0x202
RAM:24074454                 MOV     R0, #8
RAM:24074458                 BL      LCD_WriteReg
RAM:2407445C                 MOV     R0, #9
RAM:24074460                 MOV     R1, #0
RAM:24074464                 BL      LCD_WriteReg
RAM:24074468                 MOV     R0, #0xA
RAM:2407446C                 MOV     R1, #0
RAM:24074470                 BL      LCD_WriteReg
RAM:24074474                 MOV     R0, #0xC
RAM:24074478                 MOV     R1, #0
RAM:2407447C                 BL      LCD_WriteReg
RAM:24074480                 MOV     R0, #0xD
RAM:24074484                 MOV     R1, #0
RAM:24074488                 BL      LCD_WriteReg
RAM:2407448C                 MOV     R0, #0xF
RAM:24074490                 MOV     R1, #0
RAM:24074494                 BL      LCD_WriteReg
RAM:24074498                 MOV     R0, #0x10
RAM:2407449C                 MOV     R1, #0
RAM:240744A0                 BL      LCD_WriteReg
RAM:240744A4                 MOV     R0, #0x11
RAM:240744A8                 MOV     R1, #7
RAM:240744AC                 BL      LCD_WriteReg
RAM:240744B0                 MOV     R0, #0x12
RAM:240744B4                 MOV     R1, #0
RAM:240744B8                 BL      LCD_WriteReg
RAM:240744BC                 MOV     R1, #0
RAM:240744C0                 MOV     R0, #0x13
RAM:240744C4                 BL      LCD_WriteReg
RAM:240744C8                 MOV     R0, #0xC8
RAM:240744CC                 BL      delay_x160
RAM:240744D0                 MOV     R1, 0x1690
RAM:240744D8                 MOV     R0, #0x10
RAM:240744DC                 BL      LCD_WriteReg
RAM:240744E0                 MOV     R1, 0x227
RAM:240744E8                 MOV     R0, #0x11
RAM:240744EC                 BL      LCD_WriteReg
RAM:240744F0                 MOV     R0, #0x32
RAM:240744F4                 BL      delay_x160
RAM:240744F8                 MOV     R1, #0x1A
RAM:240744FC                 MOV     R0, #0x12
RAM:24074500                 BL      LCD_WriteReg
RAM:24074504                 MOV     R0, #0x32
RAM:24074508                 BL      delay_x160
RAM:2407450C                 MOV     R0, #0x13
RAM:24074510                 MOV     R1, #0x1600
RAM:24074514                 BL      LCD_WriteReg
RAM:24074518                 MOV     R0, #0x29
RAM:2407451C                 MOV     R1, R0
RAM:24074520                 BL      LCD_WriteReg
RAM:24074524                 MOV     R1, #0xD
RAM:24074528                 MOV     R0, #0x2B
RAM:2407452C                 BL      LCD_WriteReg
RAM:24074530                 MOV     R0, #0x32
RAM:24074534                 BL      delay_x160
RAM:24074538                 MOV     R0, #0x20
RAM:2407453C                 MOV     R1, #0
RAM:24074540                 BL      LCD_WriteReg
RAM:24074544                 MOV     R0, #0x21
RAM:24074548                 MOV     R1, #0
RAM:2407454C                 BL      LCD_WriteReg
RAM:24074550                 MOV     R0, #0x30
RAM:24074554                 MOV     R1, #7
RAM:24074558                 BL      LCD_WriteReg
RAM:2407455C                 MOV     R1, 0x604
RAM:24074564                 MOV     R0, #0x31
RAM:24074568                 BL      LCD_WriteReg
RAM:2407456C                 MOV     R0, #0x32
RAM:24074570                 MOV     R1, #7
RAM:24074574                 BL      LCD_WriteReg
RAM:24074578                 ADD     R4, R4, #0x880
RAM:2407457C                 MOV     R1, #0x500
RAM:24074580                 ADD     R4, R4, #8
RAM:24074584                 ADD     R1, R1, #3
RAM:24074588                 MOV     R0, #0x35
RAM:2407458C                 BL      LCD_WriteReg
RAM:24074590                 MOV     R1, R4
RAM:24074594                 MOV     R0, #0x36
RAM:24074598                 BL      LCD_WriteReg
RAM:2407459C                 MOV     R0, #0x37
RAM:240745A0                 MOV     R1, #7
RAM:240745A4                 BL      LCD_WriteReg
RAM:240745A8                 MOV     R1, 0x301
RAM:240745B0                 MOV     R0, #0x38
RAM:240745B4                 BL      LCD_WriteReg
RAM:240745B8                 MOV     R0, #0x39
RAM:240745BC                 MOV     R1, #7
RAM:240745C0                 BL      LCD_WriteReg
RAM:240745C4                 MOV     R1, 0x305
RAM:240745CC                 MOV     R0, #0x3C
RAM:240745D0                 BL      LCD_WriteReg
RAM:240745D4                 MOV     R1, R4
RAM:240745D8                 MOV     R0, #0x3D
RAM:240745DC                 BL      LCD_WriteReg
RAM:240745E0                 MOV     R0, #0x50
RAM:240745E4                 MOV     R1, #0
RAM:240745E8                 BL      LCD_WriteReg
RAM:240745EC                 MOV     R0, #0x51
RAM:240745F0                 MOV     R1, #0xEF
RAM:240745F4                 BL      LCD_WriteReg
RAM:240745F8                 MOV     R0, #0x52
RAM:240745FC                 MOV     R1, #0
RAM:24074600                 BL      LCD_WriteReg
RAM:24074604                 MOV     R1, 0x13F
RAM:2407460C                 MOV     R0, #0x53
RAM:24074610                 BL      LCD_WriteReg
RAM:24074614                 MOV     R0, #0x60
RAM:24074618                 MOV     R1, #0xA700
RAM:2407461C                 BL      LCD_WriteReg
RAM:24074620                 MOV     R0, #0x61
RAM:24074624                 MOV     R1, #1
RAM:24074628                 BL      LCD_WriteReg
RAM:2407462C                 MOV     R0, #0x6A
RAM:24074630                 MOV     R1, #0
RAM:24074634                 BL      LCD_WriteReg
RAM:24074638                 MOV     R0, #0x80
RAM:2407463C                 MOV     R1, #0
RAM:24074640                 BL      LCD_WriteReg
RAM:24074644                 MOV     R0, #0x81
RAM:24074648                 MOV     R1, #0
RAM:2407464C                 BL      LCD_WriteReg
RAM:24074650                 MOV     R0, #0x82
RAM:24074654                 MOV     R1, #0
RAM:24074658                 BL      LCD_WriteReg
RAM:2407465C                 MOV     R0, #0x83
RAM:24074660                 MOV     R1, #0
RAM:24074664                 BL      LCD_WriteReg
RAM:24074668                 MOV     R0, #0x84
RAM:2407466C                 MOV     R1, #0
RAM:24074670                 BL      LCD_WriteReg
RAM:24074674                 MOV     R0, #0x85
RAM:24074678                 MOV     R1, #0
RAM:2407467C                 BL      LCD_WriteReg
RAM:24074680                 MOV     R0, #0x90
RAM:24074684                 MOV     R1, #0x10
RAM:24074688                 BL      LCD_WriteReg
RAM:2407468C                 MOV     R0, #0x92
RAM:24074690                 MOV     R1, #0
RAM:24074694                 BL      LCD_WriteReg
RAM:24074698                 MOV     R0, #0x93
RAM:2407469C                 MOV     R1, #3
RAM:240746A0                 BL      LCD_WriteReg
RAM:240746A4                 MOV     R0, #0x95
RAM:240746A8                 MOV     R1, #0x110
RAM:240746AC                 BL      LCD_WriteReg
RAM:240746B0                 MOV     R0, #0x97
RAM:240746B4                 MOV     R1, #0
RAM:240746B8                 BL      LCD_WriteReg
RAM:240746BC                 MOV     R0, #0x98
RAM:240746C0                 MOV     R1, #0
RAM:240746C4                 BL      LCD_WriteReg
RAM:240746C8                 MOV     R1, 0x133
RAM:240746D0                 MOV     R0, #7
RAM:240746D4                 BL      LCD_WriteReg
RAM:240746D8                 MOV     R0, #0x22
RAM:240746DC                 BL      LCD_SetRegAddr
RAM:240746E0                 MOV     R2, #0x24
RAM:240746E4                 STRB    R2, [R5,#0x195]
RAM:240746E8                 LDRB    R3, [R5,#0x1B2]
RAM:240746EC                 BIC     R3, R3, #1
RAM:240746F0                 STRB    R3, [R5,#0x1B2]
RAM:240746F4                 LDRB    R2, [R5,#0x1BA]
RAM:240746F8                 ORR     R2, R2, #1
RAM:240746FC                 STRB    R2, [R5,#0x1BA]
RAM:24074700                 LDRB    R3, [R5,#0x1B2]
RAM:24074704                 LDR     R2, =gfx_magic_id
RAM:24074708                 ORR     R3, R3, #1
RAM:2407470C                 STRB    R3, [R5,#0x1B2]
RAM:24074710                 LDR     R0, [R2]
RAM:24074714                 BL      more_gfx_magic
RAM:24074718                 MOV     R0, #0
RAM:2407471C                 BL      set_a203_bit0_inv
RAM:24074720                 LDR     R3, =fb_height
RAM:24074724                 LDR     R12, =fb_param_b
RAM:24074728                 LDR     R0, [R3]
RAM:2407472C                 LDR     R2, =fb_width
RAM:24074730                 LDR     R3, =fb_param_a
RAM:24074734                 LDR     R1, [R2]
RAM:24074738                 LDR     R2, [R3]
RAM:2407473C                 LDR     R3, [R12]
RAM:24074740                 BL      set_fb_size_params
RAM:24074744                 MOV     R0, #1
RAM:24074748                 ADD     SP, SP, #4
RAM:2407474C                 LDMFD   SP!, {R4,R5,LR}
RAM:24074750                 B       or_a00f
RAM:24074750 ; ---------------------------------------------------------------------------
RAM:24074754 off_24074754    DCD gfx_magic_id        ; DATA XREF: lcd_init_23+370r
RAM:24074758 off_24074758    DCD fb_height           ; DATA XREF: lcd_init_23+38Cr
RAM:2407475C off_2407475C    DCD fb_param_b          ; DATA XREF: lcd_init_23+390r
RAM:24074760 off_24074760    DCD fb_width            ; DATA XREF: lcd_init_23+398r
RAM:24074764 off_24074764    DCD fb_param_a          ; DATA XREF: lcd_init_23+39Cr
RAM:24074764 ; End of function lcd_init_23
RAM:24074764
RAM:24074768
RAM:24074768 ; =============== S U B R O U T I N E =======================================
RAM:24074768
RAM:24074768
RAM:24074768 lcd_init_25                             ; CODE XREF: lcd_master_init:l25p
RAM:24074768                 STMFD   SP!, {R4-R6,LR}
RAM:2407476C                 MOV     R0, #1
RAM:24074770                 BL      set_a000_enable_lcd_maybe
RAM:24074774                 MOV     R4, #0x10000000
RAM:24074778                 MOV     R0, #1
RAM:2407477C                 ADD     R4, R4, #0xA000
RAM:24074780                 BL      or_a00f
RAM:24074784                 MOV     R0, #0x64
RAM:24074788                 BL      delay_x160
RAM:2407478C                 LDRB    R3, [R4,#0x1B9]
RAM:24074790                 MOV     R5, 0xFFFFFF80
RAM:24074794                 ORR     R3, R3, R5
RAM:24074798                 STRB    R3, [R4,#0x1B9]
RAM:2407479C                 MOV     R0, #0xA
RAM:240747A0                 BL      delay_x160
RAM:240747A4                 LDRB    R3, [R4,#0x1B1]
RAM:240747A8                 MOV     R0, #0x32
RAM:240747AC                 AND     R3, R3, #0x7F
RAM:240747B0                 STRB    R3, [R4,#0x1B1]
RAM:240747B4                 BL      delay_x160
RAM:240747B8                 LDRB    R3, [R4,#0x1B1]
RAM:240747BC                 MOV     R0, #0xC8
RAM:240747C0                 ORR     R3, R3, R5
RAM:240747C4                 STRB    R3, [R4,#0x1B1]
RAM:240747C8                 BL      delay_x160
RAM:240747CC                 MOV     R0, #1
RAM:240747D0                 BL      delay_base
RAM:240747D4                 MOV     R0, #1
RAM:240747D8                 BL      LCD_SetRegAddr
RAM:240747DC                 MOV     R0, #0x100
RAM:240747E0                 BL      LCD_WriteRegData
RAM:240747E4                 MOV     R0, #2
RAM:240747E8                 BL      LCD_SetRegAddr
RAM:240747EC                 MOV     R0, #0x700
RAM:240747F0                 BL      LCD_WriteRegData
RAM:240747F4                 MOV     R0, #3
RAM:240747F8                 BL      LCD_SetRegAddr
RAM:240747FC                 MOV     R0, 0x1030
RAM:24074804                 BL      LCD_WriteRegData
RAM:24074808                 MOV     R6, #0x300
RAM:2407480C                 MOV     R0, #8
RAM:24074810                 BL      LCD_SetRegAddr
RAM:24074814                 ADD     R0, R6, #2
RAM:24074818                 BL      LCD_WriteRegData
RAM:2407481C                 MOV     R0, #9
RAM:24074820                 BL      LCD_SetRegAddr
RAM:24074824                 MOV     R0, #0
RAM:24074828                 BL      LCD_WriteRegData
RAM:2407482C                 MOV     R0, #0xA
RAM:24074830                 BL      LCD_SetRegAddr
RAM:24074834                 MOV     R0, #8
RAM:24074838                 BL      LCD_WriteRegData
RAM:2407483C                 MOV     R0, #1
RAM:24074840                 BL      delay_base
RAM:24074844                 MOV     R0, #0x10
RAM:24074848                 BL      LCD_SetRegAddr
RAM:2407484C                 MOV     R0, #0
RAM:24074850                 BL      LCD_WriteRegData
RAM:24074854                 MOV     R0, #0x11
RAM:24074858                 BL      LCD_SetRegAddr
RAM:2407485C                 MOV     R0, #5
RAM:24074860                 BL      LCD_WriteRegData
RAM:24074864                 MOV     R0, #0x12
RAM:24074868                 BL      LCD_SetRegAddr
RAM:2407486C                 MOV     R0, #0
RAM:24074870                 BL      LCD_WriteRegData
RAM:24074874                 MOV     R0, #0x13
RAM:24074878                 BL      LCD_SetRegAddr
RAM:2407487C                 MOV     R0, #0
RAM:24074880                 BL      LCD_WriteRegData
RAM:24074884                 MOV     R0, #1
RAM:24074888                 BL      delay_base
RAM:2407488C                 MOV     R0, #0x10
RAM:24074890                 BL      LCD_SetRegAddr
RAM:24074894                 MOV     R0, 0x12B0
RAM:2407489C                 BL      LCD_WriteRegData
RAM:240748A0                 MOV     R0, #0x11
RAM:240748A4                 BL      LCD_SetRegAddr
RAM:240748A8                 MOV     R0, #7
RAM:240748AC                 BL      LCD_WriteRegData
RAM:240748B0                 MOV     R0, #0x12
RAM:240748B4                 BL      LCD_SetRegAddr
RAM:240748B8                 MOV     R0, #0x8A
RAM:240748BC                 BL      LCD_WriteRegData
RAM:240748C0                 MOV     R0, #0x13
RAM:240748C4                 BL      LCD_SetRegAddr
RAM:240748C8                 MOV     R0, #0x1900
RAM:240748CC                 BL      LCD_WriteRegData
RAM:240748D0                 MOV     R0, #0x29
RAM:240748D4                 BL      LCD_SetRegAddr
RAM:240748D8                 MOV     R0, #0x34
RAM:240748DC                 BL      LCD_WriteRegData
RAM:240748E0                 MOV     R0, #1
RAM:240748E4                 BL      delay_base
RAM:240748E8                 MOV     R0, #0x75
RAM:240748EC                 BL      LCD_SetRegAddr
RAM:240748F0                 MOV     R0, #0
RAM:240748F4                 BL      LCD_WriteRegData
RAM:240748F8                 ADD     R6, R6, #1
RAM:240748FC                 MOV     R0, #0x30
RAM:24074900                 BL      LCD_SetRegAddr
RAM:24074904                 MOV     R0, R6
RAM:24074908                 BL      LCD_WriteRegData
RAM:2407490C                 MOV     R0, #0x31
RAM:24074910                 BL      LCD_SetRegAddr
RAM:24074914                 MOV     R0, 0x107
RAM:2407491C                 BL      LCD_WriteRegData
RAM:24074920                 MOV     R0, #0x32
RAM:24074924                 BL      LCD_SetRegAddr
RAM:24074928                 MOV     R0, R6
RAM:2407492C                 BL      LCD_WriteRegData
RAM:24074930                 MOV     R0, #0x35
RAM:24074934                 BL      LCD_SetRegAddr
RAM:24074938                 MOV     R0, #3
RAM:2407493C                 BL      LCD_WriteRegData
RAM:24074940                 MOV     R0, #0x36
RAM:24074944                 BL      LCD_SetRegAddr
RAM:24074948                 MOV     R0, #0
RAM:2407494C                 BL      LCD_WriteRegData
RAM:24074950                 MOV     R0, #0x37
RAM:24074954                 BL      LCD_SetRegAddr
RAM:24074958                 MOV     R0, #0
RAM:2407495C                 BL      LCD_WriteRegData
RAM:24074960                 MOV     R0, #0x38
RAM:24074964                 BL      LCD_SetRegAddr
RAM:24074968                 MOV     R0, 0x706
RAM:24074970                 BL      LCD_WriteRegData
RAM:24074974                 MOV     R0, #0x39
RAM:24074978                 BL      LCD_SetRegAddr
RAM:2407497C                 MOV     R0, 0x206
RAM:24074984                 BL      LCD_WriteRegData
RAM:24074988                 MOV     R0, #0x3C
RAM:2407498C                 BL      LCD_SetRegAddr
RAM:24074990                 MOV     R0, #4
RAM:24074994                 BL      LCD_WriteRegData
RAM:24074998                 MOV     R0, #0x3D
RAM:2407499C                 BL      LCD_SetRegAddr
RAM:240749A0                 MOV     R0, #0
RAM:240749A4                 BL      LCD_WriteRegData
RAM:240749A8                 MOV     R0, #1
RAM:240749AC                 BL      delay_base
RAM:240749B0                 MOV     R0, #0x50
RAM:240749B4                 BL      LCD_SetRegAddr
RAM:240749B8                 MOV     R0, #0
RAM:240749BC                 BL      LCD_WriteRegData
RAM:240749C0                 MOV     R0, #0x51
RAM:240749C4                 BL      LCD_SetRegAddr
RAM:240749C8                 MOV     R0, #0xEF
RAM:240749CC                 BL      LCD_WriteRegData
RAM:240749D0                 MOV     R0, #0x52
RAM:240749D4                 BL      LCD_SetRegAddr
RAM:240749D8                 MOV     R0, #0
RAM:240749DC                 BL      LCD_WriteRegData
RAM:240749E0                 MOV     R0, #0x53
RAM:240749E4                 BL      LCD_SetRegAddr
RAM:240749E8                 MOV     R0, 0x13F
RAM:240749F0                 BL      LCD_WriteRegData
RAM:240749F4                 MOV     R0, #1
RAM:240749F8                 BL      delay_base
RAM:240749FC                 MOV     R0, #0x60
RAM:24074A00                 BL      LCD_SetRegAddr
RAM:24074A04                 MOV     R0, #0xA700
RAM:24074A08                 BL      LCD_WriteRegData
RAM:24074A0C                 MOV     R0, #0x61
RAM:24074A10                 BL      LCD_SetRegAddr
RAM:24074A14                 MOV     R0, #1
RAM:24074A18                 BL      LCD_WriteRegData
RAM:24074A1C                 MOV     R0, #0x90
RAM:24074A20                 BL      LCD_SetRegAddr
RAM:24074A24                 MOV     R0, #0x30
RAM:24074A28                 BL      LCD_WriteRegData
RAM:24074A2C                 MOV     R0, #1
RAM:24074A30                 BL      delay_base
RAM:24074A34                 MOV     R0, #7
RAM:24074A38                 BL      LCD_SetRegAddr
RAM:24074A3C                 MOV     R0, 0x133
RAM:24074A44                 BL      LCD_WriteRegData
RAM:24074A48                 MOV     R0, #0xC8
RAM:24074A4C                 BL      delay_base
RAM:24074A50                 MOV     R0, #0x22
RAM:24074A54                 BL      LCD_SetRegAddr
RAM:24074A58                 MOV     R2, #0x24
RAM:24074A5C                 STRB    R2, [R4,#0x195]
RAM:24074A60                 LDRB    R3, [R4,#0x1B2]
RAM:24074A64                 BIC     R3, R3, #1
RAM:24074A68                 STRB    R3, [R4,#0x1B2]
RAM:24074A6C                 LDRB    R2, [R4,#0x1BA]
RAM:24074A70                 ORR     R2, R2, #1
RAM:24074A74                 STRB    R2, [R4,#0x1BA]
RAM:24074A78                 LDRB    R3, [R4,#0x1B2]
RAM:24074A7C                 LDR     R2, =gfx_magic_id
RAM:24074A80                 ORR     R3, R3, #1
RAM:24074A84                 STRB    R3, [R4,#0x1B2]
RAM:24074A88                 LDR     R0, [R2]
RAM:24074A8C                 BL      more_gfx_magic
RAM:24074A90                 MOV     R0, #0
RAM:24074A94                 BL      set_a203_bit0_inv
RAM:24074A98                 LDR     R3, =fb_height
RAM:24074A9C                 LDR     R12, =fb_param_b
RAM:24074AA0                 LDR     R0, [R3]
RAM:24074AA4                 LDR     R2, =fb_width
RAM:24074AA8                 LDR     R3, =fb_param_a
RAM:24074AAC                 LDR     R1, [R2]
RAM:24074AB0                 LDR     R2, [R3]
RAM:24074AB4                 LDR     R3, [R12]
RAM:24074AB8                 BL      set_fb_size_params
RAM:24074ABC                 MOV     R0, #1
RAM:24074AC0                 LDMFD   SP!, {R4-R6,LR}
RAM:24074AC4                 B       or_a00f
RAM:24074AC4 ; ---------------------------------------------------------------------------
RAM:24074AC8 off_24074AC8    DCD gfx_magic_id        ; DATA XREF: lcd_init_25+314r
RAM:24074ACC off_24074ACC    DCD fb_height           ; DATA XREF: lcd_init_25+330r
RAM:24074AD0 off_24074AD0    DCD fb_param_b          ; DATA XREF: lcd_init_25+334r
RAM:24074AD4 off_24074AD4    DCD fb_width            ; DATA XREF: lcd_init_25+33Cr
RAM:24074AD8 off_24074AD8    DCD fb_param_a          ; DATA XREF: lcd_init_25+340r
RAM:24074AD8 ; End of function lcd_init_25
RAM:24074AD8
RAM:24074ADC
RAM:24074ADC ; =============== S U B R O U T I N E =======================================
RAM:24074ADC
RAM:24074ADC
RAM:24074ADC lcd_init_26_29                          ; CODE XREF: lcd_master_init:l26_29p
RAM:24074ADC                 STMFD   SP!, {R4-R7,LR}
RAM:24074AE0                 MOV     R0, #1
RAM:24074AE4                 SUB     SP, SP, #4
RAM:24074AE8                 BL      set_a000_enable_lcd_maybe
RAM:24074AEC                 MOV     R5, #0x10000000
RAM:24074AF0                 MOV     R0, #1
RAM:24074AF4                 ADD     R5, R5, #0xA000
RAM:24074AF8                 BL      or_a00f
RAM:24074AFC                 MOV     R0, #0x64
RAM:24074B00                 BL      delay_x160
RAM:24074B04                 LDRB    R3, [R5,#0x1B9]
RAM:24074B08                 MOV     R4, 0xFFFFFF80
RAM:24074B0C                 ORR     R3, R3, R4
RAM:24074B10                 STRB    R3, [R5,#0x1B9]
RAM:24074B14                 MOV     R0, #0xA
RAM:24074B18                 BL      delay_x160
RAM:24074B1C                 LDRB    R3, [R5,#0x1B1]
RAM:24074B20                 MOV     R0, #0xA
RAM:24074B24                 AND     R3, R3, #0x7F
RAM:24074B28                 STRB    R3, [R5,#0x1B1]
RAM:24074B2C                 BL      delay_x160
RAM:24074B30                 LDRB    R3, [R5,#0x1B1]
RAM:24074B34                 MOV     R0, #0xC8
RAM:24074B38                 ORR     R3, R3, R4
RAM:24074B3C                 STRB    R3, [R5,#0x1B1]
RAM:24074B40                 BL      delay_x160
RAM:24074B44                 MOV     R1, #1
RAM:24074B48                 MOV     R0, #0
RAM:24074B4C                 BL      LCD_WriteReg
RAM:24074B50                 MOV     R0, #0xA
RAM:24074B54                 BL      delay_x160
RAM:24074B58                 MOV     R0, #0x10
RAM:24074B5C                 MOV     R1, #0x130
RAM:24074B60                 BL      LCD_WriteReg
RAM:24074B64                 MOV     R0, #0x11
RAM:24074B68                 MOV     R1, #7
RAM:24074B6C                 BL      LCD_WriteReg
RAM:24074B70                 MOV     R0, #0x12
RAM:24074B74                 MOV     R1, #0
RAM:24074B78                 BL      LCD_WriteReg
RAM:24074B7C                 MOV     R0, #0x13
RAM:24074B80                 MOV     R1, #0
RAM:24074B84                 BL      LCD_WriteReg
RAM:24074B88                 MOV     R0, #0x29
RAM:24074B8C                 MOV     R1, #0
RAM:24074B90                 BL      LCD_WriteReg
RAM:24074B94                 MOV     R1, 0x1113
RAM:24074B9C                 MOV     R0, #0x15
RAM:24074BA0                 BL      LCD_WriteReg
RAM:24074BA4                 MOV     R0, #0xA
RAM:24074BA8                 BL      delay_x160
RAM:24074BAC                 MOV     R0, #0x10
RAM:24074BB0                 MOV     R1, #0x1B0
RAM:24074BB4                 BL      LCD_WriteReg
RAM:24074BB8                 MOV     R1, 0x222
RAM:24074BC0                 MOV     R0, #0x11
RAM:24074BC4                 BL      LCD_WriteReg
RAM:24074BC8                 MOV     R0, #0xA
RAM:24074BCC                 BL      delay_x160
RAM:24074BD0                 MOV     R1, #0x10
RAM:24074BD4                 MOV     R0, #0x12
RAM:24074BD8                 BL      LCD_WriteReg
RAM:24074BDC                 MOV     R6, #0x100
RAM:24074BE0                 MOV     R0, #0x32
RAM:24074BE4                 BL      delay_x160
RAM:24074BE8                 ADD     R1, R6, #3
RAM:24074BEC                 MOV     R0, #0x15
RAM:24074BF0                 BL      LCD_WriteReg
RAM:24074BF4                 MOV     R0, #0x64
RAM:24074BF8                 BL      delay_x160
RAM:24074BFC                 MOV     R1, #0xD0
RAM:24074C00                 MOV     R0, #0x10
RAM:24074C04                 BL      LCD_WriteReg
RAM:24074C08                 MOV     R0, #0x32
RAM:24074C0C                 BL      delay_x160
RAM:24074C10                 MOV     R0, #0x12
RAM:24074C14                 MOV     R1, #0x9B
RAM:24074C18                 BL      LCD_WriteReg
RAM:24074C1C                 MOV     R0, #0x29
RAM:24074C20                 MOV     R1, #0x28
RAM:24074C24                 BL      LCD_WriteReg
RAM:24074C28                 MOV     R1, #0x1300
RAM:24074C2C                 MOV     R0, #0x13
RAM:24074C30                 BL      LCD_WriteReg
RAM:24074C34                 MOV     R7, #0x1080
RAM:24074C38                 MOV     R0, #0xA
RAM:24074C3C                 BL      delay_x160
RAM:24074C40                 ADD     R1, R7, #0x10
RAM:24074C44                 MOV     R0, #3
RAM:24074C48                 BL      LCD_WriteReg
RAM:24074C4C                 MOV     R0, #0x20
RAM:24074C50                 MOV     R1, #0
RAM:24074C54                 BL      LCD_WriteReg
RAM:24074C58                 MOV     R0, #0x21
RAM:24074C5C                 MOV     R1, #0
RAM:24074C60                 BL      LCD_WriteReg
RAM:24074C64                 MOV     R0, #0x2B
RAM:24074C68                 MOV     R1, #0
RAM:24074C6C                 BL      LCD_WriteReg
RAM:24074C70                 MOV     R1, R6
RAM:24074C74                 MOV     R0, #1
RAM:24074C78                 BL      LCD_WriteReg
RAM:24074C7C                 MOV     R0, #2
RAM:24074C80                 MOV     R1, #0x300
RAM:24074C84                 BL      LCD_WriteReg
RAM:24074C88                 MOV     R0, #0x2B
RAM:24074C8C                 MOV     R1, #8
RAM:24074C90                 BL      LCD_WriteReg
RAM:24074C94                 MOV     R1, 0x808
RAM:24074C9C                 MOV     R0, #8
RAM:24074CA0                 BL      LCD_WriteReg
RAM:24074CA4                 MOV     R0, #9
RAM:24074CA8                 MOV     R1, #1
RAM:24074CAC                 BL      LCD_WriteReg
RAM:24074CB0                 MOV     R0, #0xA
RAM:24074CB4                 MOV     R1, #8
RAM:24074CB8                 BL      LCD_WriteReg
RAM:24074CBC                 MOV     R0, #0xD
RAM:24074CC0                 MOV     R1, #0
RAM:24074CC4                 BL      LCD_WriteReg
RAM:24074CC8                 MOV     R0, #0xC
RAM:24074CCC                 MOV     R1, #0
RAM:24074CD0                 BL      LCD_WriteReg
RAM:24074CD4                 MOV     R0, #0xF
RAM:24074CD8                 MOV     R1, #3
RAM:24074CDC                 BL      LCD_WriteReg
RAM:24074CE0                 MOV     R0, #0x50
RAM:24074CE4                 MOV     R1, #0
RAM:24074CE8                 BL      LCD_WriteReg
RAM:24074CEC                 MOV     R0, #0x51
RAM:24074CF0                 MOV     R1, #0xEF
RAM:24074CF4                 BL      LCD_WriteReg
RAM:24074CF8                 MOV     R0, #0x52
RAM:24074CFC                 MOV     R1, #0
RAM:24074D00                 BL      LCD_WriteReg
RAM:24074D04                 MOV     R1, 0x13F
RAM:24074D0C                 MOV     R0, #0x53
RAM:24074D10                 BL      LCD_WriteReg
RAM:24074D14                 MOV     R0, #0x60
RAM:24074D18                 MOV     R1, #0x3100
RAM:24074D1C                 BL      LCD_WriteReg
RAM:24074D20                 MOV     R0, #0x61
RAM:24074D24                 MOV     R1, #1
RAM:24074D28                 BL      LCD_WriteReg
RAM:24074D2C                 MOV     R0, #0x6A
RAM:24074D30                 MOV     R1, #0
RAM:24074D34                 BL      LCD_WriteReg
RAM:24074D38                 MOV     R0, #0x80
RAM:24074D3C                 MOV     R1, #0
RAM:24074D40                 BL      LCD_WriteReg
RAM:24074D44                 MOV     R0, #0x81
RAM:24074D48                 MOV     R1, #0
RAM:24074D4C                 BL      LCD_WriteReg
RAM:24074D50                 MOV     R0, #0x82
RAM:24074D54                 MOV     R1, #0
RAM:24074D58                 BL      LCD_WriteReg
RAM:24074D5C                 MOV     R0, #0x83
RAM:24074D60                 MOV     R1, #0
RAM:24074D64                 BL      LCD_WriteReg
RAM:24074D68                 MOV     R0, #0x84
RAM:24074D6C                 MOV     R1, #0
RAM:24074D70                 BL      LCD_WriteReg
RAM:24074D74                 MOV     R0, #0x85
RAM:24074D78                 MOV     R1, #0
RAM:24074D7C                 BL      LCD_WriteReg
RAM:24074D80                 MOV     R0, #0x90
RAM:24074D84                 MOV     R1, #0
RAM:24074D88                 BL      LCD_WriteReg
RAM:24074D8C                 MOV     R0, #0x92
RAM:24074D90                 MOV     R1, #0
RAM:24074D94                 BL      LCD_WriteReg
RAM:24074D98                 MOV     R0, #0x93
RAM:24074D9C                 MOV     R1, #0
RAM:24074DA0                 BL      LCD_WriteReg
RAM:24074DA4                 ADD     R4, R4, #0x780
RAM:24074DA8                 MOV     R0, #0x30
RAM:24074DAC                 MOV     R1, #0
RAM:24074DB0                 BL      LCD_WriteReg
RAM:24074DB4                 MOV     R1, R4
RAM:24074DB8                 MOV     R0, #0x31
RAM:24074DBC                 BL      LCD_WriteReg
RAM:24074DC0                 ADD     R1, R4, #7
RAM:24074DC4                 MOV     R0, #0x32
RAM:24074DC8                 BL      LCD_WriteReg
RAM:24074DCC                 MOV     R0, #0x33
RAM:24074DD0                 MOV     R1, #7
RAM:24074DD4                 BL      LCD_WriteReg
RAM:24074DD8                 MOV     R0, #0x34
RAM:24074DDC                 MOV     R1, #0
RAM:24074DE0                 BL      LCD_WriteReg
RAM:24074DE4                 MOV     R1, 0x607
RAM:24074DEC                 MOV     R0, #0x35
RAM:24074DF0                 BL      LCD_WriteReg
RAM:24074DF4                 MOV     R1, 0x206
RAM:24074DFC                 MOV     R0, #0x36
RAM:24074E00                 BL      LCD_WriteReg
RAM:24074E04                 MOV     R0, #0x37
RAM:24074E08                 MOV     R1, #1
RAM:24074E0C                 BL      LCD_WriteReg
RAM:24074E10                 MOV     R1, R4
RAM:24074E14                 MOV     R0, #0x3C
RAM:24074E18                 BL      LCD_WriteReg
RAM:24074E1C                 MOV     R0, #0x3D
RAM:24074E20                 MOV     R1, #0
RAM:24074E24                 BL      LCD_WriteReg
RAM:24074E28                 ADD     R1, R7, #0x30
RAM:24074E2C                 MOV     R0, #0x10
RAM:24074E30                 BL      LCD_WriteReg
RAM:24074E34                 ADD     R1, R6, #1
RAM:24074E38                 MOV     R0, #7
RAM:24074E3C                 BL      LCD_WriteReg
RAM:24074E40                 SUB     R4, R4, #0x5E0
RAM:24074E44                 MOV     R0, #0x32
RAM:24074E48                 BL      delay_x160
RAM:24074E4C                 ADD     R1, R4, #1
RAM:24074E50                 MOV     R0, #7
RAM:24074E54                 BL      LCD_WriteReg
RAM:24074E58                 ADD     R1, R4, #3
RAM:24074E5C                 MOV     R0, #7
RAM:24074E60                 BL      LCD_WriteReg
RAM:24074E64                 MOV     R0, #0x32
RAM:24074E68                 BL      delay_x160
RAM:24074E6C                 MOV     R1, 0x133
RAM:24074E74                 MOV     R0, #7
RAM:24074E78                 BL      LCD_WriteReg
RAM:24074E7C                 MOV     R0, #0xA
RAM:24074E80                 BL      delay_x160
RAM:24074E84                 MOV     R0, #0x22
RAM:24074E88                 BL      LCD_SetRegAddr
RAM:24074E8C                 MOV     R2, #0x24
RAM:24074E90                 STRB    R2, [R5,#0x195]
RAM:24074E94                 LDRB    R3, [R5,#0x1B2]
RAM:24074E98                 BIC     R3, R3, #1
RAM:24074E9C                 STRB    R3, [R5,#0x1B2]
RAM:24074EA0                 LDRB    R2, [R5,#0x1BA]
RAM:24074EA4                 ORR     R2, R2, #1
RAM:24074EA8                 STRB    R2, [R5,#0x1BA]
RAM:24074EAC                 LDRB    R3, [R5,#0x1B2]
RAM:24074EB0                 LDR     R2, =gfx_magic_id
RAM:24074EB4                 ORR     R3, R3, #1
RAM:24074EB8                 STRB    R3, [R5,#0x1B2]
RAM:24074EBC                 LDR     R0, [R2]
RAM:24074EC0                 BL      more_gfx_magic
RAM:24074EC4                 MOV     R0, #0
RAM:24074EC8                 BL      set_a203_bit0_inv
RAM:24074ECC                 LDR     R3, =fb_height
RAM:24074ED0                 LDR     R12, =fb_param_b
RAM:24074ED4                 LDR     R0, [R3]
RAM:24074ED8                 LDR     R2, =fb_width
RAM:24074EDC                 LDR     R3, =fb_param_a
RAM:24074EE0                 LDR     R1, [R2]
RAM:24074EE4                 LDR     R2, [R3]
RAM:24074EE8                 LDR     R3, [R12]
RAM:24074EEC                 BL      set_fb_size_params
RAM:24074EF0                 MOV     R0, #1
RAM:24074EF4                 ADD     SP, SP, #4
RAM:24074EF8                 LDMFD   SP!, {R4-R7,LR}
RAM:24074EFC                 B       or_a00f
RAM:24074EFC ; ---------------------------------------------------------------------------
RAM:24074F00 off_24074F00    DCD gfx_magic_id        ; DATA XREF: lcd_init_26_29+3D4r
RAM:24074F04 off_24074F04    DCD fb_height           ; DATA XREF: lcd_init_26_29+3F0r
RAM:24074F08 off_24074F08    DCD fb_param_b          ; DATA XREF: lcd_init_26_29+3F4r
RAM:24074F0C off_24074F0C    DCD fb_width            ; DATA XREF: lcd_init_26_29+3FCr
RAM:24074F10 off_24074F10    DCD fb_param_a          ; DATA XREF: lcd_init_26_29+400r
RAM:24074F10 ; End of function lcd_init_26_29
RAM:24074F10
RAM:24074F14
RAM:24074F14 ; =============== S U B R O U T I N E =======================================
RAM:24074F14
RAM:24074F14
RAM:24074F14 lcd_init_34                             ; CODE XREF: lcd_master_init:l34p
RAM:24074F14                 STMFD   SP!, {R4-R6,R8,LR}
RAM:24074F18                 MOV     R0, #1
RAM:24074F1C                 SUB     SP, SP, #4
RAM:24074F20                 BL      set_a000_enable_lcd_maybe
RAM:24074F24                 MOV     R5, #0x10000000
RAM:24074F28                 MOV     R0, #1
RAM:24074F2C                 ADD     R5, R5, #0xA000
RAM:24074F30                 BL      or_a00f
RAM:24074F34                 MOV     R0, #0x64
RAM:24074F38                 BL      delay_x160
RAM:24074F3C                 LDRB    R3, [R5,#0x1B9]
RAM:24074F40                 MOV     R4, 0xFFFFFF80
RAM:24074F44                 ORR     R3, R3, R4
RAM:24074F48                 STRB    R3, [R5,#0x1B9]
RAM:24074F4C                 MOV     R0, #0xA
RAM:24074F50                 BL      delay_x160
RAM:24074F54                 LDRB    R3, [R5,#0x1B1]
RAM:24074F58                 MOV     R0, #0xA
RAM:24074F5C                 AND     R3, R3, #0x7F
RAM:24074F60                 STRB    R3, [R5,#0x1B1]
RAM:24074F64                 BL      delay_x160
RAM:24074F68                 LDRB    R3, [R5,#0x1B1]
RAM:24074F6C                 MOV     R0, #0xC8
RAM:24074F70                 ORR     R3, R3, R4
RAM:24074F74                 STRB    R3, [R5,#0x1B1]
RAM:24074F78                 BL      delay_x160
RAM:24074F7C                 MOV     R0, #0xE3
RAM:24074F80                 BL      LCD_SetRegAddr
RAM:24074F84                 MOV     R0, 0x3008
RAM:24074F8C                 BL      LCD_WriteRegData
RAM:24074F90                 MOV     R0, #0xE7
RAM:24074F94                 BL      LCD_SetRegAddr
RAM:24074F98                 MOV     R0, #0x12
RAM:24074F9C                 BL      LCD_WriteRegData
RAM:24074FA0                 MOV     R0, #0xEF
RAM:24074FA4                 BL      LCD_SetRegAddr
RAM:24074FA8                 MOV     R0, 0x1231
RAM:24074FB0                 BL      LCD_WriteRegData
RAM:24074FB4                 MOV     R0, #1
RAM:24074FB8                 BL      LCD_SetRegAddr
RAM:24074FBC                 MOV     R0, #0x100
RAM:24074FC0                 BL      LCD_WriteRegData
RAM:24074FC4                 MOV     R0, #2
RAM:24074FC8                 BL      LCD_SetRegAddr
RAM:24074FCC                 MOV     R0, #0x700
RAM:24074FD0                 BL      LCD_WriteRegData
RAM:24074FD4                 MOV     R0, #3
RAM:24074FD8                 BL      LCD_SetRegAddr
RAM:24074FDC                 MOV     R0, 0x1030
RAM:24074FE4                 BL      LCD_WriteRegData
RAM:24074FE8                 MOV     R0, #4
RAM:24074FEC                 BL      LCD_SetRegAddr
RAM:24074FF0                 MOV     R0, #0
RAM:24074FF4                 BL      LCD_WriteRegData
RAM:24074FF8                 MOV     R8, #0x204
RAM:24074FFC                 MOV     R0, #8
RAM:24075000                 BL      LCD_SetRegAddr
RAM:24075004                 ADD     R0, R8, #3
RAM:24075008                 BL      LCD_WriteRegData
RAM:2407500C                 MOV     R0, #9
RAM:24075010                 BL      LCD_SetRegAddr
RAM:24075014                 MOV     R0, #0
RAM:24075018                 BL      LCD_WriteRegData
RAM:2407501C                 MOV     R0, #0xA
RAM:24075020                 BL      LCD_SetRegAddr
RAM:24075024                 MOV     R0, #0
RAM:24075028                 BL      LCD_WriteRegData
RAM:2407502C                 MOV     R0, #0xC
RAM:24075030                 BL      LCD_SetRegAddr
RAM:24075034                 MOV     R0, #0
RAM:24075038                 BL      LCD_WriteRegData
RAM:2407503C                 MOV     R0, #0xD
RAM:24075040                 BL      LCD_SetRegAddr
RAM:24075044                 MOV     R0, #0
RAM:24075048                 BL      LCD_WriteRegData
RAM:2407504C                 MOV     R0, #0xF
RAM:24075050                 BL      LCD_SetRegAddr
RAM:24075054                 MOV     R0, #0
RAM:24075058                 BL      LCD_WriteRegData
RAM:2407505C                 MOV     R0, #0x10
RAM:24075060                 BL      LCD_SetRegAddr
RAM:24075064                 MOV     R0, #0
RAM:24075068                 BL      LCD_WriteRegData
RAM:2407506C                 MOV     R0, #0x11
RAM:24075070                 BL      LCD_SetRegAddr
RAM:24075074                 MOV     R0, #7
RAM:24075078                 BL      LCD_WriteRegData
RAM:2407507C                 MOV     R0, #0x12
RAM:24075080                 BL      LCD_SetRegAddr
RAM:24075084                 MOV     R0, #0
RAM:24075088                 BL      LCD_WriteRegData
RAM:2407508C                 MOV     R0, #0x13
RAM:24075090                 BL      LCD_SetRegAddr
RAM:24075094                 MOV     R0, #0
RAM:24075098                 BL      LCD_WriteRegData
RAM:2407509C                 MOV     R0, #0xA
RAM:240750A0                 BL      delay_x160
RAM:240750A4                 MOV     R0, #0x10
RAM:240750A8                 BL      LCD_SetRegAddr
RAM:240750AC                 MOV     R0, 0x1490
RAM:240750B4                 BL      LCD_WriteRegData
RAM:240750B8                 MOV     R0, #0x11
RAM:240750BC                 BL      LCD_SetRegAddr
RAM:240750C0                 MOV     R0, 0x227
RAM:240750C8                 BL      LCD_WriteRegData
RAM:240750CC                 MOV     R0, #0xA
RAM:240750D0                 BL      delay_x160
RAM:240750D4                 MOV     R0, #0x12
RAM:240750D8                 BL      LCD_SetRegAddr
RAM:240750DC                 MOV     R0, #0x1A
RAM:240750E0                 BL      LCD_WriteRegData
RAM:240750E4                 MOV     R0, #0xA
RAM:240750E8                 BL      delay_x160
RAM:240750EC                 MOV     R0, #0x13
RAM:240750F0                 BL      LCD_SetRegAddr
RAM:240750F4                 MOV     R0, #0x700
RAM:240750F8                 BL      LCD_WriteRegData
RAM:240750FC                 MOV     R0, #0x29
RAM:24075100                 BL      LCD_SetRegAddr
RAM:24075104                 MOV     R0, #7
RAM:24075108                 BL      LCD_WriteRegData
RAM:2407510C                 MOV     R0, #0x2B
RAM:24075110                 BL      LCD_SetRegAddr
RAM:24075114                 MOV     R0, #0xC
RAM:24075118                 BL      LCD_WriteRegData
RAM:2407511C                 MOV     R0, #0xA
RAM:24075120                 BL      delay_x160
RAM:24075124                 MOV     R0, #0x20
RAM:24075128                 BL      LCD_SetRegAddr
RAM:2407512C                 MOV     R0, #0
RAM:24075130                 BL      LCD_WriteRegData
RAM:24075134                 MOV     R0, #0x21
RAM:24075138                 BL      LCD_SetRegAddr
RAM:2407513C                 MOV     R0, #0
RAM:24075140                 BL      LCD_WriteRegData
RAM:24075144                 MOV     R0, #0x30
RAM:24075148                 BL      LCD_SetRegAddr
RAM:2407514C                 MOV     R0, #0
RAM:24075150                 BL      LCD_WriteRegData
RAM:24075154                 MOV     R6, #0x600
RAM:24075158                 MOV     R0, #0x31
RAM:2407515C                 BL      LCD_SetRegAddr
RAM:24075160                 ADD     R0, R6, #7
RAM:24075164                 BL      LCD_WriteRegData
RAM:24075168                 MOV     R0, #0x32
RAM:2407516C                 BL      LCD_SetRegAddr
RAM:24075170                 MOV     R0, 0x305
RAM:24075178                 BL      LCD_WriteRegData
RAM:2407517C                 MOV     R0, #0x35
RAM:24075180                 BL      LCD_SetRegAddr
RAM:24075184                 MOV     R0, #0
RAM:24075188                 BL      LCD_WriteRegData
RAM:2407518C                 MOV     R0, #0x36
RAM:24075190                 BL      LCD_SetRegAddr
RAM:24075194                 MOV     R0, 0x1604
RAM:2407519C                 BL      LCD_WriteRegData
RAM:240751A0                 MOV     R0, #0x37
RAM:240751A4                 BL      LCD_SetRegAddr
RAM:240751A8                 MOV     R0, R8
RAM:240751AC                 BL      LCD_WriteRegData
RAM:240751B0                 MOV     R0, #0x38
RAM:240751B4                 BL      LCD_SetRegAddr
RAM:240751B8                 MOV     R0, #1
RAM:240751BC                 BL      LCD_WriteRegData
RAM:240751C0                 MOV     R0, #0x39
RAM:240751C4                 BL      LCD_SetRegAddr
RAM:240751C8                 MOV     R0, 0x707
RAM:240751D0                 BL      LCD_WriteRegData
RAM:240751D4                 MOV     R0, #0x3C
RAM:240751D8                 BL      LCD_SetRegAddr
RAM:240751DC                 MOV     R0, #0
RAM:240751E0                 BL      LCD_WriteRegData
RAM:240751E4                 MOV     R0, #0x3D
RAM:240751E8                 BL      LCD_SetRegAddr
RAM:240751EC                 MOV     R0, #0xF
RAM:240751F0                 BL      LCD_WriteRegData
RAM:240751F4                 MOV     R0, #0x50
RAM:240751F8                 BL      LCD_SetRegAddr
RAM:240751FC                 MOV     R0, #0
RAM:24075200                 BL      LCD_WriteRegData
RAM:24075204                 MOV     R0, #0x51
RAM:24075208                 BL      LCD_SetRegAddr
RAM:2407520C                 MOV     R0, #0xEF
RAM:24075210                 BL      LCD_WriteRegData
RAM:24075214                 MOV     R0, #0x52
RAM:24075218                 BL      LCD_SetRegAddr
RAM:2407521C                 MOV     R0, #0
RAM:24075220                 BL      LCD_WriteRegData
RAM:24075224                 MOV     R0, #0x53
RAM:24075228                 BL      LCD_SetRegAddr
RAM:2407522C                 MOV     R0, 0x13F
RAM:24075234                 BL      LCD_WriteRegData
RAM:24075238                 MOV     R0, #0x60
RAM:2407523C                 BL      LCD_SetRegAddr
RAM:24075240                 MOV     R0, #0xA700
RAM:24075244                 BL      LCD_WriteRegData
RAM:24075248                 MOV     R0, #0x61
RAM:2407524C                 BL      LCD_SetRegAddr
RAM:24075250                 MOV     R0, #1
RAM:24075254                 BL      LCD_WriteRegData
RAM:24075258                 MOV     R0, #0x6A
RAM:2407525C                 BL      LCD_SetRegAddr
RAM:24075260                 MOV     R0, #0
RAM:24075264                 BL      LCD_WriteRegData
RAM:24075268                 MOV     R0, #0x80
RAM:2407526C                 BL      LCD_SetRegAddr
RAM:24075270                 MOV     R0, #0
RAM:24075274                 BL      LCD_WriteRegData
RAM:24075278                 MOV     R0, #0x81
RAM:2407527C                 BL      LCD_SetRegAddr
RAM:24075280                 MOV     R0, #0
RAM:24075284                 BL      LCD_WriteRegData
RAM:24075288                 MOV     R0, #0x82
RAM:2407528C                 BL      LCD_SetRegAddr
RAM:24075290                 MOV     R0, #0
RAM:24075294                 BL      LCD_WriteRegData
RAM:24075298                 MOV     R0, #0x83
RAM:2407529C                 BL      LCD_SetRegAddr
RAM:240752A0                 MOV     R0, #0
RAM:240752A4                 BL      LCD_WriteRegData
RAM:240752A8                 MOV     R0, #0x84
RAM:240752AC                 BL      LCD_SetRegAddr
RAM:240752B0                 MOV     R0, #0
RAM:240752B4                 BL      LCD_WriteRegData
RAM:240752B8                 MOV     R0, #0x85
RAM:240752BC                 BL      LCD_SetRegAddr
RAM:240752C0                 MOV     R0, #0
RAM:240752C4                 BL      LCD_WriteRegData
RAM:240752C8                 MOV     R0, #0x90
RAM:240752CC                 BL      LCD_SetRegAddr
RAM:240752D0                 MOV     R0, #0x10
RAM:240752D4                 BL      LCD_WriteRegData
RAM:240752D8                 MOV     R0, #0x92
RAM:240752DC                 BL      LCD_SetRegAddr
RAM:240752E0                 MOV     R0, R6
RAM:240752E4                 BL      LCD_WriteRegData
RAM:240752E8                 MOV     R0, #7
RAM:240752EC                 BL      LCD_SetRegAddr
RAM:240752F0                 MOV     R0, 0x133
RAM:240752F8                 BL      LCD_WriteRegData
RAM:240752FC                 MOV     R0, #0xA
RAM:24075300                 BL      delay_x160
RAM:24075304                 MOV     R0, #0x22
RAM:24075308                 BL      LCD_SetRegAddr
RAM:2407530C                 MOV     R2, #0x24
RAM:24075310                 STRB    R2, [R5,#0x195]
RAM:24075314                 LDRB    R3, [R5,#0x1B2]
RAM:24075318                 BIC     R3, R3, #1
RAM:2407531C                 STRB    R3, [R5,#0x1B2]
RAM:24075320                 LDRB    R2, [R5,#0x1BA]
RAM:24075324                 ORR     R2, R2, #1
RAM:24075328                 STRB    R2, [R5,#0x1BA]
RAM:2407532C                 LDRB    R3, [R5,#0x1B2]
RAM:24075330                 LDR     R2, =gfx_magic_id
RAM:24075334                 ORR     R3, R3, #1
RAM:24075338                 STRB    R3, [R5,#0x1B2]
RAM:2407533C                 LDR     R0, [R2]
RAM:24075340                 BL      more_gfx_magic
RAM:24075344                 MOV     R0, #0
RAM:24075348                 BL      set_a203_bit0_inv
RAM:2407534C                 LDR     R3, =fb_height
RAM:24075350                 LDR     R12, =fb_param_b
RAM:24075354                 LDR     R0, [R3]
RAM:24075358                 LDR     R2, =fb_width
RAM:2407535C                 LDR     R3, =fb_param_a
RAM:24075360                 LDR     R1, [R2]
RAM:24075364                 LDR     R2, [R3]
RAM:24075368                 LDR     R3, [R12]
RAM:2407536C                 BL      set_fb_size_params
RAM:24075370                 MOV     R0, #1
RAM:24075374                 ADD     SP, SP, #4
RAM:24075378                 LDMFD   SP!, {R4-R6,R8,LR}
RAM:2407537C                 B       or_a00f
RAM:2407537C ; ---------------------------------------------------------------------------
RAM:24075380 off_24075380    DCD gfx_magic_id        ; DATA XREF: lcd_init_34+41Cr
RAM:24075384 off_24075384    DCD fb_height           ; DATA XREF: lcd_init_34+438r
RAM:24075388 off_24075388    DCD fb_param_b          ; DATA XREF: lcd_init_34+43Cr
RAM:2407538C off_2407538C    DCD fb_width            ; DATA XREF: lcd_init_34+444r
RAM:24075390 off_24075390    DCD fb_param_a          ; DATA XREF: lcd_init_34+448r
RAM:24075390 ; End of function lcd_init_34
RAM:24075390
RAM:24075394
RAM:240753E0 ; =============== S U B R O U T I N E =======================================
RAM:240753E0
RAM:240753E0
RAM:240753E0 lcd_init_30                             ; CODE XREF: lcd_master_init:l30p
RAM:240753E0                 STMFD   SP!, {R4,R5,LR}
RAM:240753E4                 MOV     R0, #1
RAM:240753E8                 SUB     SP, SP, #4
RAM:240753EC                 BL      set_a000_enable_lcd_maybe
RAM:240753F0                 MOV     R5, #0x10000000
RAM:240753F4                 MOV     R0, #1
RAM:240753F8                 ADD     R5, R5, #0xA000
RAM:240753FC                 BL      or_a00f
RAM:24075400                 MOV     R0, #0x64
RAM:24075404                 BL      delay_x160
RAM:24075408                 LDRB    R3, [R5,#0x1B9]
RAM:2407540C                 MOV     R4, 0xFFFFFF80
RAM:24075410                 ORR     R3, R3, R4
RAM:24075414                 STRB    R3, [R5,#0x1B9]
RAM:24075418                 MOV     R0, #1
RAM:2407541C                 BL      delay_x160
RAM:24075420                 LDRB    R3, [R5,#0x1B1]
RAM:24075424                 MOV     R0, #0xA
RAM:24075428                 AND     R3, R3, #0x7F
RAM:2407542C                 STRB    R3, [R5,#0x1B1]
RAM:24075430                 BL      delay_x160
RAM:24075434                 LDRB    R3, [R5,#0x1B1]
RAM:24075438                 MOV     R0, #0x32
RAM:2407543C                 ORR     R3, R3, R4
RAM:24075440                 STRB    R3, [R5,#0x1B1]
RAM:24075444                 BL      delay_x160
RAM:24075448                 MOV     R0, #0x28
RAM:2407544C                 MOV     R1, #6
RAM:24075450                 BL      LCD_WriteReg
RAM:24075454                 MOV     R0, #7
RAM:24075458                 MOV     R1, #0x21
RAM:2407545C                 BL      LCD_WriteReg
RAM:24075460                 MOV     R1, #1
RAM:24075464                 MOV     R0, #0
RAM:24075468                 BL      LCD_WriteReg
RAM:2407546C                 MOV     R0, #0x1E
RAM:24075470                 BL      delay_base
RAM:24075474                 MOV     R0, #7
RAM:24075478                 MOV     R1, #0x23
RAM:2407547C                 BL      LCD_WriteReg
RAM:24075480                 MOV     R1, #0
RAM:24075484                 MOV     R0, #0x10
RAM:24075488                 BL      LCD_WriteReg
RAM:2407548C                 MOV     R0, #0x1E
RAM:24075490                 BL      delay_base
RAM:24075494                 MOV     R0, #7
RAM:24075498                 MOV     R1, #0x33
RAM:2407549C                 BL      LCD_WriteReg
RAM:240754A0                 MOV     R1, 0x2B3F
RAM:240754A8                 MOV     R0, #1
RAM:240754AC                 BL      LCD_WriteReg
RAM:240754B0                 MOV     R0, #2
RAM:240754B4                 MOV     R1, #0x600
RAM:240754B8                 BL      LCD_WriteReg
RAM:240754BC                 MOV     R1, 0x6830
RAM:240754C4                 MOV     R0, #0x11
RAM:240754C8                 BL      LCD_WriteReg
RAM:240754CC                 MOV     R1, 0xA6A8
RAM:240754D4                 MOV     R0, #3
RAM:240754D8                 BL      LCD_WriteReg
RAM:240754DC                 MOV     R0, #0xF
RAM:240754E0                 MOV     R1, #0
RAM:240754E4                 BL      LCD_WriteReg
RAM:240754E8                 MOV     R0, #0xE
RAM:240754EC                 MOV     R1, #0x3000
RAM:240754F0                 BL      LCD_WriteReg
RAM:240754F4                 MOV     R0, #0x1E
RAM:240754F8                 MOV     R1, #0xAE
RAM:240754FC                 BL      LCD_WriteReg
RAM:24075500                 MOV     R0, #0xC
RAM:24075504                 MOV     R1, #5
RAM:24075508                 BL      LCD_WriteReg
RAM:2407550C                 MOV     R0, #0xD
RAM:24075510                 MOV     R1, #8
RAM:24075514                 BL      LCD_WriteReg
RAM:24075518                 MOV     R1, 0x5308
RAM:24075520                 MOV     R0, #0xB
RAM:24075524                 BL      LCD_WriteReg
RAM:24075528                 MOV     R0, #0x25
RAM:2407552C                 MOV     R1, #0xE000
RAM:24075530                 BL      LCD_WriteReg
RAM:24075534                 MOV     R1, 0xBB84
RAM:2407553C                 MOV     R0, #0x3F
RAM:24075540                 BL      LCD_WriteReg
RAM:24075544                 MOV     R1, 0x567
RAM:2407554C                 MOV     R0, #0x27
RAM:24075550                 BL      LCD_WriteReg
RAM:24075554                 MOV     R1, 0x316C
RAM:2407555C                 MOV     R0, #0x20
RAM:24075560                 BL      LCD_WriteReg
RAM:24075564                 MOV     R0, #0x30
RAM:24075568                 MOV     R1, #7
RAM:2407556C                 BL      LCD_WriteReg
RAM:24075570                 MOV     R0, #0x31
RAM:24075574                 MOV     R1, #3
RAM:24075578                 BL      LCD_WriteReg
RAM:2407557C                 MOV     R0, #0x32
RAM:24075580                 MOV     R1, #0x300
RAM:24075584                 BL      LCD_WriteReg
RAM:24075588                 MOV     R0, #0x33
RAM:2407558C                 MOV     R1, #0x104
RAM:24075590                 BL      LCD_WriteReg
RAM:24075594                 MOV     R1, 0x707
RAM:2407559C                 MOV     R0, #0x34
RAM:240755A0                 BL      LCD_WriteReg
RAM:240755A4                 ADD     R4, R4, #0x580
RAM:240755A8                 MOV     R0, #0x35
RAM:240755AC                 MOV     R1, #2
RAM:240755B0                 BL      LCD_WriteReg
RAM:240755B4                 ADD     R1, R4, #3
RAM:240755B8                 MOV     R0, #0x36
RAM:240755BC                 BL      LCD_WriteReg
RAM:240755C0                 ADD     R1, R4, #2
RAM:240755C4                 MOV     R0, #0x37
RAM:240755C8                 BL      LCD_WriteReg
RAM:240755CC                 MOV     R0, #0x3A
RAM:240755D0                 MOV     R1, #0x1000
RAM:240755D4                 BL      LCD_WriteReg
RAM:240755D8                 MOV     R0, #0x3B
RAM:240755DC                 MOV     R1, #8
RAM:240755E0                 BL      LCD_WriteReg
RAM:240755E4                 MOV     R0, #0x44
RAM:240755E8                 MOV     R1, #0xEF00
RAM:240755EC                 BL      LCD_WriteReg
RAM:240755F0                 MOV     R0, #0x45
RAM:240755F4                 MOV     R1, #0
RAM:240755F8                 BL      LCD_WriteReg
RAM:240755FC                 MOV     R1, 0x13F
RAM:24075604                 MOV     R0, #0x46
RAM:24075608                 BL      LCD_WriteReg
RAM:2407560C                 MOV     R0, #0x4E
RAM:24075610                 MOV     R1, #0
RAM:24075614                 BL      LCD_WriteReg
RAM:24075618                 MOV     R1, #0
RAM:2407561C                 MOV     R0, #0x4F
RAM:24075620                 BL      LCD_WriteReg
RAM:24075624                 MOV     R0, #0x22
RAM:24075628                 BL      LCD_SetRegAddr
RAM:2407562C                 MOV     R2, #0x24
RAM:24075630                 STRB    R2, [R5,#0x195]
RAM:24075634                 LDRB    R3, [R5,#0x1B2]
RAM:24075638                 BIC     R3, R3, #1
RAM:2407563C                 STRB    R3, [R5,#0x1B2]
RAM:24075640                 LDRB    R2, [R5,#0x1BA]
RAM:24075644                 ORR     R2, R2, #1
RAM:24075648                 STRB    R2, [R5,#0x1BA]
RAM:2407564C                 LDRB    R3, [R5,#0x1B2]
RAM:24075650                 LDR     R2, =gfx_magic_id
RAM:24075654                 ORR     R3, R3, #1
RAM:24075658                 STRB    R3, [R5,#0x1B2]
RAM:2407565C                 LDR     R0, [R2]
RAM:24075660                 BL      more_gfx_magic
RAM:24075664                 MOV     R0, #0
RAM:24075668                 BL      set_a203_bit0_inv
RAM:2407566C                 LDR     R3, =fb_height
RAM:24075670                 LDR     R12, =fb_param_b
RAM:24075674                 LDR     R0, [R3]
RAM:24075678                 LDR     R2, =fb_width
RAM:2407567C                 LDR     R3, =fb_param_a
RAM:24075680                 LDR     R1, [R2]
RAM:24075684                 LDR     R2, [R3]
RAM:24075688                 LDR     R3, [R12]
RAM:2407568C                 BL      set_fb_size_params
RAM:24075690                 MOV     R0, #1
RAM:24075694                 ADD     SP, SP, #4
RAM:24075698                 LDMFD   SP!, {R4,R5,LR}
RAM:2407569C                 B       or_a00f
RAM:2407569C ; ---------------------------------------------------------------------------
RAM:240756A0 off_240756A0    DCD gfx_magic_id        ; DATA XREF: lcd_init_30+270r
RAM:240756A4 off_240756A4    DCD fb_height           ; DATA XREF: lcd_init_30+28Cr
RAM:240756A8 off_240756A8    DCD fb_param_b          ; DATA XREF: lcd_init_30+290r
RAM:240756AC off_240756AC    DCD fb_width            ; DATA XREF: lcd_init_30+298r
RAM:240756B0 off_240756B0    DCD fb_param_a          ; DATA XREF: lcd_init_30+29Cr
RAM:240756B0 ; End of function lcd_init_30
RAM:240756B0
RAM:240756B4
RAM:240756B4 ; =============== S U B R O U T I N E =======================================
RAM:240756B4
RAM:240756B4
RAM:240756B4 lcd_init_32                             ; CODE XREF: lcd_master_init:l32p
RAM:240756B4                 STMFD   SP!, {R4-R6,LR}
RAM:240756B8                 MOV     R0, #1
RAM:240756BC                 BL      set_a000_enable_lcd_maybe
RAM:240756C0                 MOV     R6, #0x10000000
RAM:240756C4                 MOV     R0, #1
RAM:240756C8                 ADD     R6, R6, #0xA000
RAM:240756CC                 BL      or_a00f
RAM:240756D0                 MOV     R0, #0x64
RAM:240756D4                 BL      delay_x160
RAM:240756D8                 LDRB    R3, [R6,#0x1B9]
RAM:240756DC                 MOV     R4, 0xFFFFFF80
RAM:240756E0                 ORR     R3, R3, R4
RAM:240756E4                 STRB    R3, [R6,#0x1B9]
RAM:240756E8                 MOV     R0, #0xA
RAM:240756EC                 BL      delay_x160
RAM:240756F0                 LDRB    R3, [R6,#0x1B1]
RAM:240756F4                 MOV     R0, #5
RAM:240756F8                 AND     R3, R3, #0x7F
RAM:240756FC                 STRB    R3, [R6,#0x1B1]
RAM:24075700                 BL      delay_x160
RAM:24075704                 LDRB    R3, [R6,#0x1B1]
RAM:24075708                 MOV     R0, #0xA
RAM:2407570C                 ORR     R3, R3, R4
RAM:24075710                 STRB    R3, [R6,#0x1B1]
RAM:24075714                 ADD     R4, R4, #0x1080
RAM:24075718                 BL      delay_x160
RAM:2407571C                 ADD     R1, R4, #0x14
RAM:24075720                 MOV     R0, #0xE7
RAM:24075724                 BL      LCD_WriteReg
RAM:24075728                 MOV     R0, #1
RAM:2407572C                 MOV     R1, #0x100
RAM:24075730                 BL      LCD_WriteReg
RAM:24075734                 MOV     R0, #2
RAM:24075738                 MOV     R1, #0x200
RAM:2407573C                 BL      LCD_WriteReg
RAM:24075740                 ADD     R1, R4, #0x30
RAM:24075744                 MOV     R0, #3
RAM:24075748                 BL      LCD_WriteReg
RAM:2407574C                 MOV     R1, 0x202
RAM:24075754                 MOV     R0, #8
RAM:24075758                 BL      LCD_WriteReg
RAM:2407575C                 MOV     R0, #9
RAM:24075760                 MOV     R1, #0
RAM:24075764                 BL      LCD_WriteReg
RAM:24075768                 MOV     R0, #0xA
RAM:2407576C                 MOV     R1, #0
RAM:24075770                 BL      LCD_WriteReg
RAM:24075774                 MOV     R0, #0xC
RAM:24075778                 MOV     R1, #0
RAM:2407577C                 BL      LCD_WriteReg
RAM:24075780                 MOV     R0, #0xD
RAM:24075784                 MOV     R1, #0
RAM:24075788                 BL      LCD_WriteReg
RAM:2407578C                 MOV     R0, #0xF
RAM:24075790                 MOV     R1, #0
RAM:24075794                 BL      LCD_WriteReg
RAM:24075798                 MOV     R0, #0x10
RAM:2407579C                 MOV     R1, #0
RAM:240757A0                 BL      LCD_WriteReg
RAM:240757A4                 MOV     R0, #0x11
RAM:240757A8                 MOV     R1, #7
RAM:240757AC                 BL      LCD_WriteReg
RAM:240757B0                 MOV     R0, #0x12
RAM:240757B4                 MOV     R1, #0
RAM:240757B8                 BL      LCD_WriteReg
RAM:240757BC                 MOV     R1, #0
RAM:240757C0                 MOV     R0, #0x13
RAM:240757C4                 BL      LCD_WriteReg
RAM:240757C8                 MOV     R0, #0x64
RAM:240757CC                 BL      delay_x160
RAM:240757D0                 MOV     R1, 0x1690
RAM:240757D8                 MOV     R0, #0x10
RAM:240757DC                 BL      LCD_WriteReg
RAM:240757E0                 MOV     R1, 0x227
RAM:240757E8                 MOV     R0, #0x11
RAM:240757EC                 BL      LCD_WriteReg
RAM:240757F0                 MOV     R0, #0x32
RAM:240757F4                 BL      delay_x160
RAM:240757F8                 MOV     R1, #0xC
RAM:240757FC                 MOV     R0, #0x12
RAM:24075800                 BL      LCD_WriteReg
RAM:24075804                 MOV     R0, #0x32
RAM:24075808                 BL      delay_x160
RAM:2407580C                 MOV     R0, #0x13
RAM:24075810                 MOV     R1, #0x500
RAM:24075814                 BL      LCD_WriteReg
RAM:24075818                 MOV     R0, #0x29
RAM:2407581C                 MOV     R1, #0x11
RAM:24075820                 BL      LCD_WriteReg
RAM:24075824                 MOV     R1, #0xB
RAM:24075828                 MOV     R0, #0x2B
RAM:2407582C                 BL      LCD_WriteReg
RAM:24075830                 MOV     R4, #0x104
RAM:24075834                 MOV     R0, #0x32
RAM:24075838                 BL      delay_x160
RAM:2407583C                 ADD     R4, R4, #2
RAM:24075840                 MOV     R0, #0x30
RAM:24075844                 MOV     R1, #0
RAM:24075848                 BL      LCD_WriteReg
RAM:2407584C                 MOV     R1, R4
RAM:24075850                 MOV     R0, #0x31
RAM:24075854                 BL      LCD_WriteReg
RAM:24075858                 MOV     R0, #0x32
RAM:2407585C                 MOV     R1, #0
RAM:24075860                 BL      LCD_WriteReg
RAM:24075864                 MOV     R0, #0x35
RAM:24075868                 MOV     R1, #0x204
RAM:2407586C                 BL      LCD_WriteReg
RAM:24075870                 MOV     R1, #0x1600
RAM:24075874                 MOV     R5, #0x700
RAM:24075878                 ADD     R1, R1, #0xA
RAM:2407587C                 MOV     R0, #0x36
RAM:24075880                 BL      LCD_WriteReg
RAM:24075884                 ADD     R1, R5, #7
RAM:24075888                 MOV     R0, #0x37
RAM:2407588C                 BL      LCD_WriteReg
RAM:24075890                 MOV     R1, R4
RAM:24075894                 MOV     R0, #0x38
RAM:24075898                 BL      LCD_WriteReg
RAM:2407589C                 ADD     R1, R5, #6
RAM:240758A0                 MOV     R0, #0x39
RAM:240758A4                 BL      LCD_WriteReg
RAM:240758A8                 MOV     R1, 0x402
RAM:240758B0                 MOV     R0, #0x3C
RAM:240758B4                 BL      LCD_WriteReg
RAM:240758B8                 MOV     R1, 0xC0F
RAM:240758C0                 MOV     R0, #0x3D
RAM:240758C4                 BL      LCD_WriteReg
RAM:240758C8                 MOV     R0, #0x50
RAM:240758CC                 MOV     R1, #0
RAM:240758D0                 BL      LCD_WriteReg
RAM:240758D4                 MOV     R0, #0x51
RAM:240758D8                 MOV     R1, #0xEF
RAM:240758DC                 BL      LCD_WriteReg
RAM:240758E0                 MOV     R0, #0x52
RAM:240758E4                 MOV     R1, #0
RAM:240758E8                 BL      LCD_WriteReg
RAM:240758EC                 MOV     R1, 0x13F
RAM:240758F4                 MOV     R0, #0x53
RAM:240758F8                 BL      LCD_WriteReg
RAM:240758FC                 MOV     R0, #0x20
RAM:24075900                 MOV     R1, #0
RAM:24075904                 BL      LCD_WriteReg
RAM:24075908                 MOV     R0, #0x21
RAM:2407590C                 MOV     R1, #0
RAM:24075910                 BL      LCD_WriteReg
RAM:24075914                 MOV     R0, #0x60
RAM:24075918                 MOV     R1, #0x2700
RAM:2407591C                 BL      LCD_WriteReg
RAM:24075920                 MOV     R0, #0x61
RAM:24075924                 MOV     R1, #1
RAM:24075928                 BL      LCD_WriteReg
RAM:2407592C                 MOV     R0, #0x6A
RAM:24075930                 MOV     R1, #0
RAM:24075934                 BL      LCD_WriteReg
RAM:24075938                 MOV     R0, #0x80
RAM:2407593C                 MOV     R1, #0
RAM:24075940                 BL      LCD_WriteReg
RAM:24075944                 MOV     R0, #0x81
RAM:24075948                 MOV     R1, #0
RAM:2407594C                 BL      LCD_WriteReg
RAM:24075950                 MOV     R0, #0x82
RAM:24075954                 MOV     R1, #0
RAM:24075958                 BL      LCD_WriteReg
RAM:2407595C                 MOV     R0, #0x83
RAM:24075960                 MOV     R1, #0
RAM:24075964                 BL      LCD_WriteReg
RAM:24075968                 MOV     R0, #0x84
RAM:2407596C                 MOV     R1, #0
RAM:24075970                 BL      LCD_WriteReg
RAM:24075974                 MOV     R0, #0x85
RAM:24075978                 MOV     R1, #0
RAM:2407597C                 BL      LCD_WriteReg
RAM:24075980                 MOV     R0, #0x90
RAM:24075984                 MOV     R1, #0x10
RAM:24075988                 BL      LCD_WriteReg
RAM:2407598C                 MOV     R0, #0x92
RAM:24075990                 MOV     R1, #0x600
RAM:24075994                 BL      LCD_WriteReg
RAM:24075998                 MOV     R1, 0x133
RAM:240759A0                 MOV     R0, #7
RAM:240759A4                 BL      LCD_WriteReg
RAM:240759A8                 MOV     R0, #0xC8
RAM:240759AC                 BL      delay_base
RAM:240759B0                 MOV     R0, #0x22
RAM:240759B4                 BL      LCD_SetRegAddr
RAM:240759B8                 MOV     R2, #0x24
RAM:240759BC                 STRB    R2, [R6,#0x195]
RAM:240759C0                 LDRB    R3, [R6,#0x1B2]
RAM:240759C4                 BIC     R3, R3, #1
RAM:240759C8                 STRB    R3, [R6,#0x1B2]
RAM:240759CC                 LDRB    R2, [R6,#0x1BA]
RAM:240759D0                 ORR     R2, R2, #1
RAM:240759D4                 STRB    R2, [R6,#0x1BA]
RAM:240759D8                 LDRB    R3, [R6,#0x1B2]
RAM:240759DC                 LDR     R2, =gfx_magic_id
RAM:240759E0                 ORR     R3, R3, #1
RAM:240759E4                 STRB    R3, [R6,#0x1B2]
RAM:240759E8                 LDR     R0, [R2]
RAM:240759EC                 BL      more_gfx_magic
RAM:240759F0                 MOV     R0, #0
RAM:240759F4                 BL      set_a203_bit0_inv
RAM:240759F8                 LDR     R3, =fb_height
RAM:240759FC                 LDR     R12, =fb_param_b
RAM:24075A00                 LDR     R0, [R3]
RAM:24075A04                 LDR     R2, =fb_width
RAM:24075A08                 LDR     R3, =fb_param_a
RAM:24075A0C                 LDR     R1, [R2]
RAM:24075A10                 LDR     R2, [R3]
RAM:24075A14                 LDR     R3, [R12]
RAM:24075A18                 BL      set_fb_size_params
RAM:24075A1C                 MOV     R0, #1
RAM:24075A20                 LDMFD   SP!, {R4-R6,LR}
RAM:24075A24                 B       or_a00f
RAM:24075A24 ; ---------------------------------------------------------------------------
RAM:24075A28 off_24075A28    DCD gfx_magic_id        ; DATA XREF: lcd_init_32+328r
RAM:24075A2C off_24075A2C    DCD fb_height           ; DATA XREF: lcd_init_32+344r
RAM:24075A30 off_24075A30    DCD fb_param_b          ; DATA XREF: lcd_init_32+348r
RAM:24075A34 off_24075A34    DCD fb_width            ; DATA XREF: lcd_init_32+350r
RAM:24075A38 off_24075A38    DCD fb_param_a          ; DATA XREF: lcd_init_32+354r
RAM:24075A38 ; End of function lcd_init_32
RAM:24075A38
RAM:24075A3C
RAM:24075A3C ; =============== S U B R O U T I N E =======================================
RAM:24075A3C
RAM:24075A3C
RAM:24075A3C lcd_init_33                             ; CODE XREF: lcd_master_init:l33p
RAM:24075A3C                 STMFD   SP!, {R4-R6,R8,LR}
RAM:24075A40                 MOV     R0, #1
RAM:24075A44                 SUB     SP, SP, #4
RAM:24075A48                 BL      set_a000_enable_lcd_maybe
RAM:24075A4C                 MOV     R6, #0x10000000
RAM:24075A50                 MOV     R0, #1
RAM:24075A54                 ADD     R6, R6, #0xA000
RAM:24075A58                 BL      or_a00f
RAM:24075A5C                 MOV     R0, #0x64
RAM:24075A60                 BL      delay_x160
RAM:24075A64                 LDRB    R3, [R6,#0x1B9]
RAM:24075A68                 MOV     R4, 0xFFFFFF80
RAM:24075A6C                 ORR     R3, R3, R4
RAM:24075A70                 STRB    R3, [R6,#0x1B9]
RAM:24075A74                 MOV     R0, #0xA
RAM:24075A78                 BL      delay_x160
RAM:24075A7C                 LDRB    R3, [R6,#0x1B1]
RAM:24075A80                 MOV     R0, #5
RAM:24075A84                 AND     R3, R3, #0x7F
RAM:24075A88                 STRB    R3, [R6,#0x1B1]
RAM:24075A8C                 BL      delay_x160
RAM:24075A90                 LDRB    R3, [R6,#0x1B1]
RAM:24075A94                 MOV     R0, #0xA
RAM:24075A98                 ORR     R3, R3, R4
RAM:24075A9C                 STRB    R3, [R6,#0x1B1]
RAM:24075AA0                 BL      delay_x160
RAM:24075AA4                 MOV     R0, #0x2B
RAM:24075AA8                 BL      LCD_SetRegAddr
RAM:24075AAC                 MOV     R0, #3
RAM:24075AB0                 BL      LCD_WriteRegData
RAM:24075AB4                 MOV     R0, #0
RAM:24075AB8                 BL      LCD_SetRegAddr
RAM:24075ABC                 MOV     R0, #1
RAM:24075AC0                 BL      LCD_WriteRegData
RAM:24075AC4                 MOV     R0, #2
RAM:24075AC8                 BL      delay_base
RAM:24075ACC                 MOV     R0, #1
RAM:24075AD0                 BL      LCD_SetRegAddr
RAM:24075AD4                 MOV     R0, #0x100
RAM:24075AD8                 BL      LCD_WriteRegData
RAM:24075ADC                 MOV     R0, #2
RAM:24075AE0                 BL      LCD_SetRegAddr
RAM:24075AE4                 MOV     R0, #0x700
RAM:24075AE8                 BL      LCD_WriteRegData
RAM:24075AEC                 MOV     R0, #3
RAM:24075AF0                 BL      LCD_SetRegAddr
RAM:24075AF4                 MOV     R0, 0x1030
RAM:24075AFC                 BL      LCD_WriteRegData
RAM:24075B00                 MOV     R0, #7
RAM:24075B04                 BL      LCD_SetRegAddr
RAM:24075B08                 MOV     R0, #0
RAM:24075B0C                 BL      LCD_WriteRegData
RAM:24075B10                 MOV     R0, #2
RAM:24075B14                 BL      delay_base
RAM:24075B18                 MOV     R0, #0x12
RAM:24075B1C                 BL      LCD_SetRegAddr
RAM:24075B20                 MOV     R0, #0
RAM:24075B24                 BL      LCD_WriteRegData
RAM:24075B28                 MOV     R0, #2
RAM:24075B2C                 BL      delay_base
RAM:24075B30                 MOV     R0, #0x60
RAM:24075B34                 BL      LCD_SetRegAddr
RAM:24075B38                 MOV     R0, #0xA700
RAM:24075B3C                 BL      LCD_WriteRegData
RAM:24075B40                 MOV     R0, #8
RAM:24075B44                 BL      LCD_SetRegAddr
RAM:24075B48                 MOV     R0, 0x405
RAM:24075B50                 BL      LCD_WriteRegData
RAM:24075B54                 MOV     R0, #0x30
RAM:24075B58                 BL      LCD_SetRegAddr
RAM:24075B5C                 MOV     R0, #0
RAM:24075B60                 BL      LCD_WriteRegData
RAM:24075B64                 MOV     R0, #0x31
RAM:24075B68                 BL      LCD_SetRegAddr
RAM:24075B6C                 MOV     R0, 0x507
RAM:24075B74                 BL      LCD_WriteRegData
RAM:24075B78                 MOV     R0, #0x32
RAM:24075B7C                 BL      LCD_SetRegAddr
RAM:24075B80                 MOV     R5, #0x100
RAM:24075B84                 MOV     R0, #1
RAM:24075B88                 BL      LCD_WriteRegData
RAM:24075B8C                 ADD     R8, R5, #1
RAM:24075B90                 MOV     R0, #0x35
RAM:24075B94                 BL      LCD_SetRegAddr
RAM:24075B98                 MOV     R0, R8
RAM:24075B9C                 BL      LCD_WriteRegData
RAM:24075BA0                 MOV     R0, #0x36
RAM:24075BA4                 BL      LCD_SetRegAddr
RAM:24075BA8                 MOV     R0, 0x18E0
RAM:24075BB0                 BL      LCD_WriteRegData
RAM:24075BB4                 MOV     R0, #0x37
RAM:24075BB8                 BL      LCD_SetRegAddr
RAM:24075BBC                 MOV     R0, 0x607
RAM:24075BC4                 BL      LCD_WriteRegData
RAM:24075BC8                 MOV     R0, #0x38
RAM:24075BCC                 BL      LCD_SetRegAddr
RAM:24075BD0                 MOV     R0, #5
RAM:24075BD4                 BL      LCD_WriteRegData
RAM:24075BD8                 MOV     R0, #0x39
RAM:24075BDC                 BL      LCD_SetRegAddr
RAM:24075BE0                 MOV     R0, 0x707
RAM:24075BE8                 BL      LCD_WriteRegData
RAM:24075BEC                 MOV     R0, #0x3C
RAM:24075BF0                 BL      LCD_SetRegAddr
RAM:24075BF4                 MOV     R0, R5
RAM:24075BF8                 BL      LCD_WriteRegData
RAM:24075BFC                 MOV     R0, #0x3D
RAM:24075C00                 BL      LCD_SetRegAddr
RAM:24075C04                 MOV     R0, R8
RAM:24075C08                 BL      LCD_WriteRegData
RAM:24075C0C                 MOV     R0, #0x10
RAM:24075C10                 BL      LCD_SetRegAddr
RAM:24075C14                 MOV     R0, #0x290
RAM:24075C18                 BL      LCD_WriteRegData
RAM:24075C1C                 MOV     R0, #0x11
RAM:24075C20                 BL      LCD_SetRegAddr
RAM:24075C24                 MOV     R0, 0x247
RAM:24075C2C                 BL      LCD_WriteRegData
RAM:24075C30                 MOV     R0, #5
RAM:24075C34                 BL      delay_base
RAM:24075C38                 MOV     R0, #0x12
RAM:24075C3C                 BL      LCD_SetRegAddr
RAM:24075C40                 MOV     R0, #0x118
RAM:24075C44                 BL      LCD_WriteRegData
RAM:24075C48                 MOV     R0, #5
RAM:24075C4C                 BL      delay_base
RAM:24075C50                 MOV     R0, #0x13
RAM:24075C54                 BL      LCD_SetRegAddr
RAM:24075C58                 MOV     R0, #0xE00
RAM:24075C5C                 BL      LCD_WriteRegData
RAM:24075C60                 MOV     R0, #2
RAM:24075C64                 BL      delay_base
RAM:24075C68                 MOV     R0, #0x29
RAM:24075C6C                 BL      LCD_SetRegAddr
RAM:24075C70                 MOV     R0, #0x2A
RAM:24075C74                 BL      LCD_WriteRegData
RAM:24075C78                 MOV     R0, #2
RAM:24075C7C                 BL      delay_base
RAM:24075C80                 MOV     R0, #0x61
RAM:24075C84                 BL      LCD_SetRegAddr
RAM:24075C88                 MOV     R0, #1
RAM:24075C8C                 BL      LCD_WriteRegData
RAM:24075C90                 MOV     R0, #0x90
RAM:24075C94                 BL      LCD_SetRegAddr
RAM:24075C98                 MOV     R0, #0x110
RAM:24075C9C                 BL      LCD_WriteRegData
RAM:24075CA0                 MOV     R0, #0x92
RAM:24075CA4                 BL      LCD_SetRegAddr
RAM:24075CA8                 MOV     R0, #0
RAM:24075CAC                 BL      LCD_WriteRegData
RAM:24075CB0                 MOV     R0, #0x80
RAM:24075CB4                 BL      LCD_SetRegAddr
RAM:24075CB8                 MOV     R0, #0
RAM:24075CBC                 BL      LCD_WriteRegData
RAM:24075CC0                 MOV     R0, #0x81
RAM:24075CC4                 BL      LCD_SetRegAddr
RAM:24075CC8                 ADD     R5, R5, #0x3C
RAM:24075CCC                 MOV     R0, #0
RAM:24075CD0                 BL      LCD_WriteRegData
RAM:24075CD4                 ADD     R5, R5, #3
RAM:24075CD8                 MOV     R0, #0x82
RAM:24075CDC                 BL      LCD_SetRegAddr
RAM:24075CE0                 MOV     R0, R5
RAM:24075CE4                 BL      LCD_WriteRegData
RAM:24075CE8                 MOV     R0, #0x83
RAM:24075CEC                 BL      LCD_SetRegAddr
RAM:24075CF0                 MOV     R0, #0
RAM:24075CF4                 BL      LCD_WriteRegData
RAM:24075CF8                 MOV     R0, #0x84
RAM:24075CFC                 BL      LCD_SetRegAddr
RAM:24075D00                 MOV     R0, #0
RAM:24075D04                 BL      LCD_WriteRegData
RAM:24075D08                 MOV     R0, #0x85
RAM:24075D0C                 BL      LCD_SetRegAddr
RAM:24075D10                 MOV     R0, R5
RAM:24075D14                 BL      LCD_WriteRegData
RAM:24075D18                 MOV     R0, #0x50
RAM:24075D1C                 BL      LCD_SetRegAddr
RAM:24075D20                 MOV     R0, #0
RAM:24075D24                 BL      LCD_WriteRegData
RAM:24075D28                 MOV     R0, #0x51
RAM:24075D2C                 BL      LCD_SetRegAddr
RAM:24075D30                 MOV     R0, #0xEF
RAM:24075D34                 BL      LCD_WriteRegData
RAM:24075D38                 MOV     R0, #0x52
RAM:24075D3C                 BL      LCD_SetRegAddr
RAM:24075D40                 MOV     R0, #0
RAM:24075D44                 BL      LCD_WriteRegData
RAM:24075D48                 MOV     R0, #0x53
RAM:24075D4C                 BL      LCD_SetRegAddr
RAM:24075D50                 MOV     R0, R5
RAM:24075D54                 BL      LCD_WriteRegData
RAM:24075D58                 MOV     R0, #0x20
RAM:24075D5C                 BL      LCD_SetRegAddr
RAM:24075D60                 MOV     R0, #0
RAM:24075D64                 BL      LCD_WriteRegData
RAM:24075D68                 MOV     R0, #0x21
RAM:24075D6C                 BL      LCD_SetRegAddr
RAM:24075D70                 MOV     R0, #0
RAM:24075D74                 BL      LCD_WriteRegData
RAM:24075D78                 MOV     R0, #0x98
RAM:24075D7C                 BL      LCD_SetRegAddr
RAM:24075D80                 MOV     R0, 0x202
RAM:24075D88                 BL      LCD_WriteRegData
RAM:24075D8C                 MOV     R0, #0x10
RAM:24075D90                 BL      LCD_SetRegAddr
RAM:24075D94                 MOV     R0, 0x12F0
RAM:24075D9C                 BL      LCD_WriteRegData
RAM:24075DA0                 MOV     R0, #2
RAM:24075DA4                 BL      delay_base
RAM:24075DA8                 MOV     R0, #7
RAM:24075DAC                 BL      LCD_SetRegAddr
RAM:24075DB0                 MOV     R0, 0x133
RAM:24075DB8                 BL      LCD_WriteRegData
RAM:24075DBC                 MOV     R0, #0xC8
RAM:24075DC0                 BL      delay_base
RAM:24075DC4                 MOV     R0, #0x22
RAM:24075DC8                 BL      LCD_SetRegAddr
RAM:24075DCC                 MOV     R2, #0x24
RAM:24075DD0                 STRB    R2, [R6,#0x195]
RAM:24075DD4                 LDRB    R3, [R6,#0x1B2]
RAM:24075DD8                 BIC     R3, R3, #1
RAM:24075DDC                 STRB    R3, [R6,#0x1B2]
RAM:24075DE0                 LDRB    R2, [R6,#0x1BA]
RAM:24075DE4                 ORR     R2, R2, #1
RAM:24075DE8                 STRB    R2, [R6,#0x1BA]
RAM:24075DEC                 LDRB    R3, [R6,#0x1B2]
RAM:24075DF0                 LDR     R2, =gfx_magic_id
RAM:24075DF4                 ORR     R3, R3, #1
RAM:24075DF8                 STRB    R3, [R6,#0x1B2]
RAM:24075DFC                 LDR     R0, [R2]
RAM:24075E00                 BL      more_gfx_magic
RAM:24075E04                 MOV     R0, #0
RAM:24075E08                 BL      set_a203_bit0_inv
RAM:24075E0C                 LDR     R3, =fb_height
RAM:24075E10                 LDR     R12, =fb_param_b
RAM:24075E14                 LDR     R0, [R3]
RAM:24075E18                 LDR     R2, =fb_width
RAM:24075E1C                 LDR     R3, =fb_param_a
RAM:24075E20                 LDR     R1, [R2]
RAM:24075E24                 LDR     R2, [R3]
RAM:24075E28                 LDR     R3, [R12]
RAM:24075E2C                 BL      set_fb_size_params
RAM:24075E30                 MOV     R0, #1
RAM:24075E34                 ADD     SP, SP, #4
RAM:24075E38                 LDMFD   SP!, {R4-R6,R8,LR}
RAM:24075E3C                 B       or_a00f
RAM:24075E3C ; ---------------------------------------------------------------------------
RAM:24075E40 off_24075E40    DCD gfx_magic_id        ; DATA XREF: lcd_init_33+3B4r
RAM:24075E44 off_24075E44    DCD fb_height           ; DATA XREF: lcd_init_33+3D0r
RAM:24075E48 off_24075E48    DCD fb_param_b          ; DATA XREF: lcd_init_33+3D4r
RAM:24075E4C off_24075E4C    DCD fb_width            ; DATA XREF: lcd_init_33+3DCr
RAM:24075E50 off_24075E50    DCD fb_param_a          ; DATA XREF: lcd_init_33+3E0r
RAM:24075E50 ; End of function lcd_init_33
RAM:24075E50
RAM:24075E54
RAM:24075E54 ; =============== S U B R O U T I N E =======================================
RAM:24075E54
RAM:24075E54
RAM:24075E54 lcd_init_35                             ; CODE XREF: lcd_master_init:l35p
RAM:24075E54                 STMFD   SP!, {R4-R6,LR}
RAM:24075E58                 MOV     R0, #1
RAM:24075E5C                 MOV     R5, 0x1000A000
RAM:24075E64                 BL      set_a000_enable_lcd_maybe
RAM:24075E68                 MOV     R0, #1
RAM:24075E6C                 BL      or_a00f
RAM:24075E70                 LDRB    R3, [R5,#0x1B9]
RAM:24075E74                 MOV     R4, 0xFFFFFF80
RAM:24075E78                 ORR     R3, R3, R4
RAM:24075E7C                 STRB    R3, [R5,#0x1B9]
RAM:24075E80                 LDRB    R2, [R5,#0x1B1]
RAM:24075E84                 MOV     R0, #0xA
RAM:24075E88                 AND     R2, R2, #0x7F
RAM:24075E8C                 STRB    R2, [R5,#0x1B1]
RAM:24075E90                 BL      delay_base
RAM:24075E94                 LDRB    R3, [R5,#0x1B1]
RAM:24075E98                 MOV     R0, #0xE3
RAM:24075E9C                 ORR     R3, R3, R4
RAM:24075EA0                 STRB    R3, [R5,#0x1B1]
RAM:24075EA4                 BL      LCD_SetRegAddr
RAM:24075EA8                 MOV     R0, 0x3008
RAM:24075EB0                 BL      LCD_WriteRegData
RAM:24075EB4                 MOV     R0, #0xE7
RAM:24075EB8                 BL      LCD_SetRegAddr
RAM:24075EBC                 MOV     R0, #0x12
RAM:24075EC0                 BL      LCD_WriteRegData
RAM:24075EC4                 MOV     R0, #0xEF
RAM:24075EC8                 BL      LCD_SetRegAddr
RAM:24075ECC                 MOV     R0, 0x1231
RAM:24075ED4                 BL      LCD_WriteRegData
RAM:24075ED8                 MOV     R0, #1
RAM:24075EDC                 BL      LCD_SetRegAddr
RAM:24075EE0                 MOV     R0, #0x100
RAM:24075EE4                 BL      LCD_WriteRegData
RAM:24075EE8                 MOV     R0, #2
RAM:24075EEC                 BL      LCD_SetRegAddr
RAM:24075EF0                 MOV     R0, #0x700
RAM:24075EF4                 BL      LCD_WriteRegData
RAM:24075EF8                 MOV     R0, #3
RAM:24075EFC                 BL      LCD_SetRegAddr
RAM:24075F00                 MOV     R0, 0x1030
RAM:24075F08                 BL      LCD_WriteRegData
RAM:24075F0C                 MOV     R0, #4
RAM:24075F10                 BL      LCD_SetRegAddr
RAM:24075F14                 MOV     R0, #0
RAM:24075F18                 BL      LCD_WriteRegData
RAM:24075F1C                 MOV     R0, #8
RAM:24075F20                 BL      LCD_SetRegAddr
RAM:24075F24                 MOV     R0, 0x207
RAM:24075F2C                 BL      LCD_WriteRegData
RAM:24075F30                 MOV     R0, #9
RAM:24075F34                 BL      LCD_SetRegAddr
RAM:24075F38                 MOV     R0, #0
RAM:24075F3C                 BL      LCD_WriteRegData
RAM:24075F40                 MOV     R0, #0xA
RAM:24075F44                 BL      LCD_SetRegAddr
RAM:24075F48                 MOV     R0, #0
RAM:24075F4C                 BL      LCD_WriteRegData
RAM:24075F50                 MOV     R0, #0xC
RAM:24075F54                 BL      LCD_SetRegAddr
RAM:24075F58                 MOV     R0, #0
RAM:24075F5C                 BL      LCD_WriteRegData
RAM:24075F60                 MOV     R0, #0xD
RAM:24075F64                 BL      LCD_SetRegAddr
RAM:24075F68                 MOV     R0, #0
RAM:24075F6C                 BL      LCD_WriteRegData
RAM:24075F70                 MOV     R0, #0xF
RAM:24075F74                 BL      LCD_SetRegAddr
RAM:24075F78                 MOV     R0, #0
RAM:24075F7C                 BL      LCD_WriteRegData
RAM:24075F80                 MOV     R0, #0x10
RAM:24075F84                 BL      LCD_SetRegAddr
RAM:24075F88                 MOV     R0, #0
RAM:24075F8C                 BL      LCD_WriteRegData
RAM:24075F90                 MOV     R0, #0x11
RAM:24075F94                 BL      LCD_SetRegAddr
RAM:24075F98                 MOV     R0, #7
RAM:24075F9C                 BL      LCD_WriteRegData
RAM:24075FA0                 MOV     R0, #0x12
RAM:24075FA4                 BL      LCD_SetRegAddr
RAM:24075FA8                 MOV     R0, #0
RAM:24075FAC                 BL      LCD_WriteRegData
RAM:24075FB0                 MOV     R0, #0x13
RAM:24075FB4                 BL      LCD_SetRegAddr
RAM:24075FB8                 MOV     R0, #0
RAM:24075FBC                 BL      LCD_WriteRegData
RAM:24075FC0                 MOV     R0, #7
RAM:24075FC4                 BL      LCD_SetRegAddr
RAM:24075FC8                 MOV     R0, #1
RAM:24075FCC                 BL      LCD_WriteRegData
RAM:24075FD0                 MOV     R0, #0xA
RAM:24075FD4                 BL      delay_x160
RAM:24075FD8                 MOV     R0, #0x10
RAM:24075FDC                 BL      LCD_SetRegAddr
RAM:24075FE0                 MOV     R0, 0x1290
RAM:24075FE8                 BL      LCD_WriteRegData
RAM:24075FEC                 MOV     R0, #0x11
RAM:24075FF0                 BL      LCD_SetRegAddr
RAM:24075FF4                 MOV     R0, 0x227
RAM:24075FFC                 BL      LCD_WriteRegData
RAM:24076000                 MOV     R0, #0xA
RAM:24076004                 BL      delay_x160
RAM:24076008                 MOV     R0, #0x12
RAM:2407600C                 BL      LCD_SetRegAddr
RAM:24076010                 MOV     R0, #0x1A
RAM:24076014                 BL      LCD_WriteRegData
RAM:24076018                 MOV     R0, #0xA
RAM:2407601C                 BL      delay_x160
RAM:24076020                 MOV     R0, #0x13
RAM:24076024                 BL      LCD_SetRegAddr
RAM:24076028                 MOV     R0, #0x700
RAM:2407602C                 BL      LCD_WriteRegData
RAM:24076030                 MOV     R0, #0x29
RAM:24076034                 BL      LCD_SetRegAddr
RAM:24076038                 MOV     R0, #0xC
RAM:2407603C                 BL      LCD_WriteRegData
RAM:24076040                 MOV     R0, #0x2B
RAM:24076044                 BL      LCD_SetRegAddr
RAM:24076048                 MOV     R0, #0xF
RAM:2407604C                 BL      LCD_WriteRegData
RAM:24076050                 MOV     R0, #0xA
RAM:24076054                 BL      delay_x160
RAM:24076058                 MOV     R0, #0x20
RAM:2407605C                 BL      LCD_SetRegAddr
RAM:24076060                 MOV     R0, #0
RAM:24076064                 BL      LCD_WriteRegData
RAM:24076068                 MOV     R0, #0x21
RAM:2407606C                 BL      LCD_SetRegAddr
RAM:24076070                 MOV     R0, #0
RAM:24076074                 BL      LCD_WriteRegData
RAM:24076078                 MOV     R0, #0x30
RAM:2407607C                 BL      LCD_SetRegAddr
RAM:24076080                 MOV     R0, #4
RAM:24076084                 BL      LCD_WriteRegData
RAM:24076088                 MOV     R6, #0x600
RAM:2407608C                 MOV     R0, #0x31
RAM:24076090                 BL      LCD_SetRegAddr
RAM:24076094                 ADD     R0, R6, #7
RAM:24076098                 BL      LCD_WriteRegData
RAM:2407609C                 MOV     R0, #0x32
RAM:240760A0                 BL      LCD_SetRegAddr
RAM:240760A4                 MOV     R0, #6
RAM:240760A8                 BL      LCD_WriteRegData
RAM:240760AC                 MOV     R0, #0x35
RAM:240760B0                 BL      LCD_SetRegAddr
RAM:240760B4                 MOV     R0, 0x302
RAM:240760BC                 BL      LCD_WriteRegData
RAM:240760C0                 MOV     R0, #0x36
RAM:240760C4                 BL      LCD_SetRegAddr
RAM:240760C8                 MOV     R0, #4
RAM:240760CC                 BL      LCD_WriteRegData
RAM:240760D0                 MOV     R0, #0x37
RAM:240760D4                 BL      LCD_SetRegAddr
RAM:240760D8                 MOV     R0, 0x107
RAM:240760E0                 BL      LCD_WriteRegData
RAM:240760E4                 MOV     R0, #0x38
RAM:240760E8                 BL      LCD_SetRegAddr
RAM:240760EC                 MOV     R0, #1
RAM:240760F0                 BL      LCD_WriteRegData
RAM:240760F4                 MOV     R0, #0x39
RAM:240760F8                 BL      LCD_SetRegAddr
RAM:240760FC                 MOV     R0, 0x307
RAM:24076104                 BL      LCD_WriteRegData
RAM:24076108                 MOV     R0, #0x3C
RAM:2407610C                 BL      LCD_SetRegAddr
RAM:24076110                 MOV     R0, 0x203
RAM:24076118                 BL      LCD_WriteRegData
RAM:2407611C                 MOV     R0, #0x3D
RAM:24076120                 BL      LCD_SetRegAddr
RAM:24076124                 MOV     R0, #4
RAM:24076128                 BL      LCD_WriteRegData
RAM:2407612C                 MOV     R0, #0x50
RAM:24076130                 BL      LCD_SetRegAddr
RAM:24076134                 MOV     R0, #0
RAM:24076138                 BL      LCD_WriteRegData
RAM:2407613C                 MOV     R0, #0x51
RAM:24076140                 BL      LCD_SetRegAddr
RAM:24076144                 MOV     R0, #0xEF
RAM:24076148                 BL      LCD_WriteRegData
RAM:2407614C                 MOV     R0, #0x52
RAM:24076150                 BL      LCD_SetRegAddr
RAM:24076154                 MOV     R0, #0
RAM:24076158                 BL      LCD_WriteRegData
RAM:2407615C                 MOV     R0, #0x53
RAM:24076160                 BL      LCD_SetRegAddr
RAM:24076164                 MOV     R0, 0x13F
RAM:2407616C                 BL      LCD_WriteRegData
RAM:24076170                 MOV     R0, #0x60
RAM:24076174                 BL      LCD_SetRegAddr
RAM:24076178                 MOV     R0, #0xA700
RAM:2407617C                 BL      LCD_WriteRegData
RAM:24076180                 MOV     R0, #0x61
RAM:24076184                 BL      LCD_SetRegAddr
RAM:24076188                 MOV     R0, #1
RAM:2407618C                 BL      LCD_WriteRegData
RAM:24076190                 MOV     R0, #0x6A
RAM:24076194                 BL      LCD_SetRegAddr
RAM:24076198                 MOV     R0, #0
RAM:2407619C                 BL      LCD_WriteRegData
RAM:240761A0                 MOV     R0, #0x80
RAM:240761A4                 BL      LCD_SetRegAddr
RAM:240761A8                 MOV     R0, #0
RAM:240761AC                 BL      LCD_WriteRegData
RAM:240761B0                 MOV     R0, #0x81
RAM:240761B4                 BL      LCD_SetRegAddr
RAM:240761B8                 MOV     R0, #0
RAM:240761BC                 BL      LCD_WriteRegData
RAM:240761C0                 MOV     R0, #0x82
RAM:240761C4                 BL      LCD_SetRegAddr
RAM:240761C8                 MOV     R0, #0
RAM:240761CC                 BL      LCD_WriteRegData
RAM:240761D0                 MOV     R0, #0x83
RAM:240761D4                 BL      LCD_SetRegAddr
RAM:240761D8                 MOV     R0, #0
RAM:240761DC                 BL      LCD_WriteRegData
RAM:240761E0                 MOV     R0, #0x84
RAM:240761E4                 BL      LCD_SetRegAddr
RAM:240761E8                 MOV     R0, #0
RAM:240761EC                 BL      LCD_WriteRegData
RAM:240761F0                 MOV     R0, #0x85
RAM:240761F4                 BL      LCD_SetRegAddr
RAM:240761F8                 MOV     R0, #0
RAM:240761FC                 BL      LCD_WriteRegData
RAM:24076200                 MOV     R0, #0x90
RAM:24076204                 BL      LCD_SetRegAddr
RAM:24076208                 MOV     R0, #0x10
RAM:2407620C                 BL      LCD_WriteRegData
RAM:24076210                 MOV     R0, #0x92
RAM:24076214                 BL      LCD_SetRegAddr
RAM:24076218                 MOV     R0, R6
RAM:2407621C                 BL      LCD_WriteRegData
RAM:24076220                 MOV     R0, #7
RAM:24076224                 BL      LCD_SetRegAddr
RAM:24076228                 MOV     R0, 0x133
RAM:24076230                 BL      LCD_WriteRegData
RAM:24076234                 MOV     R0, #0xC8
RAM:24076238                 BL      delay_base
RAM:2407623C                 MOV     R0, #0x22
RAM:24076240                 BL      LCD_SetRegAddr
RAM:24076244                 MOV     R2, #0x24
RAM:24076248                 STRB    R2, [R5,#0x195]
RAM:2407624C                 LDRB    R3, [R5,#0x1B2]
RAM:24076250                 BIC     R3, R3, #1
RAM:24076254                 STRB    R3, [R5,#0x1B2]
RAM:24076258                 LDRB    R2, [R5,#0x1BA]
RAM:2407625C                 ORR     R2, R2, #1
RAM:24076260                 STRB    R2, [R5,#0x1BA]
RAM:24076264                 LDRB    R3, [R5,#0x1B2]
RAM:24076268                 LDR     R2, =gfx_magic_id
RAM:2407626C                 ORR     R3, R3, #1
RAM:24076270                 STRB    R3, [R5,#0x1B2]
RAM:24076274                 LDR     R0, [R2]
RAM:24076278                 BL      more_gfx_magic
RAM:2407627C                 MOV     R0, #0
RAM:24076280                 BL      set_a203_bit0_inv
RAM:24076284                 LDR     R3, =fb_height
RAM:24076288                 LDR     R12, =fb_param_b
RAM:2407628C                 LDR     R0, [R3]
RAM:24076290                 LDR     R2, =fb_width
RAM:24076294                 LDR     R3, =fb_param_a
RAM:24076298                 LDR     R1, [R2]
RAM:2407629C                 LDR     R2, [R3]
RAM:240762A0                 LDR     R3, [R12]
RAM:240762A4                 BL      set_fb_size_params
RAM:240762A8                 MOV     R0, #1
RAM:240762AC                 LDMFD   SP!, {R4-R6,LR}
RAM:240762B0                 B       or_a00f
RAM:240762B0 ; ---------------------------------------------------------------------------
RAM:240762B4 off_240762B4    DCD gfx_magic_id        ; DATA XREF: lcd_init_35+414r
RAM:240762B8 off_240762B8    DCD fb_height           ; DATA XREF: lcd_init_35+430r
RAM:240762BC off_240762BC    DCD fb_param_b          ; DATA XREF: lcd_init_35+434r
RAM:240762C0 off_240762C0    DCD fb_width            ; DATA XREF: lcd_init_35+43Cr
RAM:240762C4 off_240762C4    DCD fb_param_a          ; DATA XREF: lcd_init_35+440r
RAM:240762C4 ; End of function lcd_init_35
RAM:240762C4
RAM:240762C8
RAM:240762C8 ; =============== S U B R O U T I N E =======================================
RAM:240762C8
RAM:240762C8
RAM:240762C8 lcd_init_36                             ; CODE XREF: lcd_master_init:l36p
RAM:240762C8                 STMFD   SP!, {R4,R5,LR}
RAM:240762CC                 MOV     R0, #1
RAM:240762D0                 SUB     SP, SP, #4
RAM:240762D4                 BL      set_a000_enable_lcd_maybe
RAM:240762D8                 MOV     R4, #0x10000000
RAM:240762DC                 MOV     R0, #1
RAM:240762E0                 ADD     R4, R4, #0xA000
RAM:240762E4                 BL      or_a00f
RAM:240762E8                 MOV     R0, #0x64
RAM:240762EC                 BL      delay_x160
RAM:240762F0                 LDRB    R3, [R4,#0x1B9]
RAM:240762F4                 MOV     R5, 0xFFFFFF80
RAM:240762F8                 ORR     R3, R3, R5
RAM:240762FC                 STRB    R3, [R4,#0x1B9]
RAM:24076300                 MOV     R0, #0xA
RAM:24076304                 BL      delay_x160
RAM:24076308                 LDRB    R3, [R4,#0x1B1]
RAM:2407630C                 MOV     R0, #0x32
RAM:24076310                 AND     R3, R3, #0x7F
RAM:24076314                 STRB    R3, [R4,#0x1B1]
RAM:24076318                 BL      delay_x160
RAM:2407631C                 LDRB    R3, [R4,#0x1B1]
RAM:24076320                 MOV     R0, #0xC8
RAM:24076324                 ORR     R3, R3, R5
RAM:24076328                 STRB    R3, [R4,#0x1B1]
RAM:2407632C                 BL      delay_x160
RAM:24076330                 MOV     R0, #1
RAM:24076334                 BL      delay_base
RAM:24076338                 MOV     R0, #1
RAM:2407633C                 BL      LCD_SetRegAddr
RAM:24076340                 MOV     R0, #0x100
RAM:24076344                 BL      LCD_WriteRegData
RAM:24076348                 MOV     R0, #2
RAM:2407634C                 BL      LCD_SetRegAddr
RAM:24076350                 MOV     R0, #0x700
RAM:24076354                 BL      LCD_WriteRegData
RAM:24076358                 MOV     R0, #3
RAM:2407635C                 BL      LCD_SetRegAddr
RAM:24076360                 MOV     R0, 0x1030
RAM:24076368                 BL      LCD_WriteRegData
RAM:2407636C                 MOV     R0, #8
RAM:24076370                 BL      LCD_SetRegAddr
RAM:24076374                 MOV     R0, 0x807
RAM:2407637C                 BL      LCD_WriteRegData
RAM:24076380                 MOV     R0, #9
RAM:24076384                 BL      LCD_SetRegAddr
RAM:24076388                 MOV     R0, #0
RAM:2407638C                 BL      LCD_WriteRegData
RAM:24076390                 MOV     R0, #0xA
RAM:24076394                 BL      LCD_SetRegAddr
RAM:24076398                 MOV     R0, #0
RAM:2407639C                 BL      LCD_WriteRegData
RAM:240763A0                 MOV     R0, #0x10
RAM:240763A4                 BL      LCD_SetRegAddr
RAM:240763A8                 MOV     R0, #0x790
RAM:240763AC                 BL      LCD_WriteRegData
RAM:240763B0                 MOV     R0, #0x11
RAM:240763B4                 BL      LCD_SetRegAddr
RAM:240763B8                 MOV     R0, #5
RAM:240763BC                 BL      LCD_WriteRegData
RAM:240763C0                 MOV     R0, #0x12
RAM:240763C4                 BL      LCD_SetRegAddr
RAM:240763C8                 MOV     R0, #0
RAM:240763CC                 BL      LCD_WriteRegData
RAM:240763D0                 MOV     R0, #0x13
RAM:240763D4                 BL      LCD_SetRegAddr
RAM:240763D8                 MOV     R0, #0
RAM:240763DC                 BL      LCD_WriteRegData
RAM:240763E0                 MOV     R0, #0x64
RAM:240763E4                 BL      delay_base
RAM:240763E8                 MOV     R0, #0x10
RAM:240763EC                 BL      LCD_SetRegAddr
RAM:240763F0                 MOV     R0, 0x1490
RAM:240763F8                 BL      LCD_WriteRegData
RAM:240763FC                 MOV     R0, #0x32
RAM:24076400                 BL      delay_base
RAM:24076404                 MOV     R0, #0x11
RAM:24076408                 BL      LCD_SetRegAddr
RAM:2407640C                 MOV     R0, 0x227
RAM:24076414                 BL      LCD_WriteRegData
RAM:24076418                 MOV     R0, #0x32
RAM:2407641C                 BL      delay_base
RAM:24076420                 MOV     R0, #0x12
RAM:24076424                 BL      LCD_SetRegAddr
RAM:24076428                 MOV     R0, #0x89
RAM:2407642C                 BL      LCD_WriteRegData
RAM:24076430                 MOV     R0, #0x13
RAM:24076434                 BL      LCD_SetRegAddr
RAM:24076438                 MOV     R0, #0x1900
RAM:2407643C                 BL      LCD_WriteRegData
RAM:24076440                 MOV     R0, #0x29
RAM:24076444                 BL      LCD_SetRegAddr
RAM:24076448                 MOV     R0, #0x21
RAM:2407644C                 BL      LCD_WriteRegData
RAM:24076450                 MOV     R0, #0x30
RAM:24076454                 BL      LCD_SetRegAddr
RAM:24076458                 MOV     R0, #0
RAM:2407645C                 BL      LCD_WriteRegData
RAM:24076460                 MOV     R0, #0x31
RAM:24076464                 BL      LCD_SetRegAddr
RAM:24076468                 MOV     R0, #6
RAM:2407646C                 BL      LCD_WriteRegData
RAM:24076470                 MOV     R0, #0x32
RAM:24076474                 BL      LCD_SetRegAddr
RAM:24076478                 MOV     R0, #0x100
RAM:2407647C                 BL      LCD_WriteRegData
RAM:24076480                 MOV     R0, #0x35
RAM:24076484                 BL      LCD_SetRegAddr
RAM:24076488                 MOV     R0, #1
RAM:2407648C                 BL      LCD_WriteRegData
RAM:24076490                 MOV     R0, #0x36
RAM:24076494                 BL      LCD_SetRegAddr
RAM:24076498                 MOV     R0, #0
RAM:2407649C                 BL      LCD_WriteRegData
RAM:240764A0                 MOV     R0, #0x37
RAM:240764A4                 BL      LCD_SetRegAddr
RAM:240764A8                 MOV     R0, #0
RAM:240764AC                 BL      LCD_WriteRegData
RAM:240764B0                 MOV     R0, #0x38
RAM:240764B4                 BL      LCD_SetRegAddr
RAM:240764B8                 MOV     R0, 0x406
RAM:240764C0                 BL      LCD_WriteRegData
RAM:240764C4                 MOV     R0, #0x39
RAM:240764C8                 BL      LCD_SetRegAddr
RAM:240764CC                 MOV     R0, 0x202
RAM:240764D4                 BL      LCD_WriteRegData
RAM:240764D8                 MOV     R0, #0x3C
RAM:240764DC                 BL      LCD_SetRegAddr
RAM:240764E0                 MOV     R0, #1
RAM:240764E4                 BL      LCD_WriteRegData
RAM:240764E8                 MOV     R0, #0x3D
RAM:240764EC                 BL      LCD_SetRegAddr
RAM:240764F0                 MOV     R0, #0
RAM:240764F4                 BL      LCD_WriteRegData
RAM:240764F8                 MOV     R0, #0x50
RAM:240764FC                 BL      LCD_SetRegAddr
RAM:24076500                 MOV     R0, #0
RAM:24076504                 BL      LCD_WriteRegData
RAM:24076508                 MOV     R0, #0x51
RAM:2407650C                 BL      LCD_SetRegAddr
RAM:24076510                 MOV     R0, #0xEF
RAM:24076514                 BL      LCD_WriteRegData
RAM:24076518                 MOV     R0, #0x52
RAM:2407651C                 BL      LCD_SetRegAddr
RAM:24076520                 MOV     R0, #0
RAM:24076524                 BL      LCD_WriteRegData
RAM:24076528                 MOV     R0, #0x53
RAM:2407652C                 BL      LCD_SetRegAddr
RAM:24076530                 MOV     R0, 0x13F
RAM:24076538                 BL      LCD_WriteRegData
RAM:2407653C                 MOV     R0, #0x20
RAM:24076540                 BL      LCD_SetRegAddr
RAM:24076544                 MOV     R0, #0
RAM:24076548                 BL      LCD_WriteRegData
RAM:2407654C                 MOV     R0, #0x21
RAM:24076550                 BL      LCD_SetRegAddr
RAM:24076554                 MOV     R0, #0
RAM:24076558                 BL      LCD_WriteRegData
RAM:2407655C                 MOV     R0, #0x60
RAM:24076560                 BL      LCD_SetRegAddr
RAM:24076564                 MOV     R0, #0xA700
RAM:24076568                 BL      LCD_WriteRegData
RAM:2407656C                 MOV     R0, #0x61
RAM:24076570                 BL      LCD_SetRegAddr
RAM:24076574                 MOV     R0, #1
RAM:24076578                 BL      LCD_WriteRegData
RAM:2407657C                 MOV     R0, #0x90
RAM:24076580                 BL      LCD_SetRegAddr
RAM:24076584                 MOV     R0, #0x33
RAM:24076588                 BL      LCD_WriteRegData
RAM:2407658C                 MOV     R0, #7
RAM:24076590                 BL      LCD_SetRegAddr
RAM:24076594                 MOV     R0, 0x133
RAM:2407659C                 BL      LCD_WriteRegData
RAM:240765A0                 MOV     R0, #0x32
RAM:240765A4                 BL      delay_base
RAM:240765A8                 MOV     R0, #0x22
RAM:240765AC                 BL      LCD_SetRegAddr
RAM:240765B0                 MOV     R2, #0x24
RAM:240765B4                 STRB    R2, [R4,#0x195]
RAM:240765B8                 LDRB    R3, [R4,#0x1B2]
RAM:240765BC                 BIC     R3, R3, #1
RAM:240765C0                 STRB    R3, [R4,#0x1B2]
RAM:240765C4                 LDRB    R2, [R4,#0x1BA]
RAM:240765C8                 ORR     R2, R2, #1
RAM:240765CC                 STRB    R2, [R4,#0x1BA]
RAM:240765D0                 LDRB    R3, [R4,#0x1B2]
RAM:240765D4                 LDR     R2, =gfx_magic_id
RAM:240765D8                 ORR     R3, R3, #1
RAM:240765DC                 STRB    R3, [R4,#0x1B2]
RAM:240765E0                 LDR     R0, [R2]
RAM:240765E4                 BL      more_gfx_magic
RAM:240765E8                 MOV     R0, #0
RAM:240765EC                 BL      set_a203_bit0_inv
RAM:240765F0                 LDR     R3, =fb_height
RAM:240765F4                 LDR     R12, =fb_param_b
RAM:240765F8                 LDR     R0, [R3]
RAM:240765FC                 LDR     R2, =fb_width
RAM:24076600                 LDR     R3, =fb_param_a
RAM:24076604                 LDR     R1, [R2]
RAM:24076608                 LDR     R2, [R3]
RAM:2407660C                 LDR     R3, [R12]
RAM:24076610                 BL      set_fb_size_params
RAM:24076614                 MOV     R0, #1
RAM:24076618                 ADD     SP, SP, #4
RAM:2407661C                 LDMFD   SP!, {R4,R5,LR}
RAM:24076620                 B       or_a00f
RAM:24076620 ; ---------------------------------------------------------------------------
RAM:24076624 off_24076624    DCD gfx_magic_id        ; DATA XREF: lcd_init_36+30Cr
RAM:24076628 off_24076628    DCD fb_height           ; DATA XREF: lcd_init_36+328r
RAM:2407662C off_2407662C    DCD fb_param_b          ; DATA XREF: lcd_init_36+32Cr
RAM:24076630 off_24076630    DCD fb_width            ; DATA XREF: lcd_init_36+334r
RAM:24076634 off_24076634    DCD fb_param_a          ; DATA XREF: lcd_init_36+338r
RAM:24076634 ; End of function lcd_init_36
RAM:24076634
RAM:24076638
RAM:24076638 ; =============== S U B R O U T I N E =======================================
RAM:24076638
RAM:24076638
RAM:24076638 lcd_init_default                        ; CODE XREF: lcd_master_init+160p
RAM:24076638                 STMFD   SP!, {R4-R6,LR}
RAM:2407663C                 MOV     R0, #1
RAM:24076640                 BL      set_a000_enable_lcd_maybe
RAM:24076644                 MOV     R5, #0x10000000
RAM:24076648                 MOV     R0, #1
RAM:2407664C                 ADD     R5, R5, #0xA000
RAM:24076650                 BL      or_a00f
RAM:24076654                 MOV     R0, #0x64
RAM:24076658                 BL      delay_x160
RAM:2407665C                 LDRB    R3, [R5,#0x1B9]
RAM:24076660                 MOV     R4, 0xFFFFFF80
RAM:24076664                 ORR     R3, R3, R4
RAM:24076668                 STRB    R3, [R5,#0x1B9]
RAM:2407666C                 MOV     R0, #0xA
RAM:24076670                 BL      delay_x160
RAM:24076674                 LDRB    R3, [R5,#0x1B1]
RAM:24076678                 MOV     R0, #0x32
RAM:2407667C                 AND     R3, R3, #0x7F
RAM:24076680                 STRB    R3, [R5,#0x1B1]
RAM:24076684                 BL      delay_x160
RAM:24076688                 LDRB    R3, [R5,#0x1B1]
RAM:2407668C                 MOV     R0, #0xC8
RAM:24076690                 ORR     R3, R3, R4
RAM:24076694                 STRB    R3, [R5,#0x1B1]
RAM:24076698                 BL      delay_x160
RAM:2407669C                 MOV     R0, #1
RAM:240766A0                 BL      delay_base
RAM:240766A4                 MOV     R1, #1
RAM:240766A8                 MOV     R0, #0
RAM:240766AC                 BL      LCD_WriteReg
RAM:240766B0                 MOV     R0, #0x190
RAM:240766B4                 BL      delay_x160
RAM:240766B8                 MOV     R0, #1
RAM:240766BC                 MOV     R1, #0x100
RAM:240766C0                 BL      LCD_WriteReg
RAM:240766C4                 MOV     R1, 0x1790
RAM:240766CC                 MOV     R0, #0x10
RAM:240766D0                 BL      LCD_WriteReg
RAM:240766D4                 MOV     R0, #0x60
RAM:240766D8                 MOV     R1, #0xA700
RAM:240766DC                 BL      LCD_WriteReg
RAM:240766E0                 MOV     R0, #0x61
RAM:240766E4                 MOV     R1, #1
RAM:240766E8                 BL      LCD_WriteReg
RAM:240766EC                 MOV     R4, #0x8000
RAM:240766F0                 MOV     R0, #0x46
RAM:240766F4                 MOV     R1, #2
RAM:240766F8                 BL      LCD_WriteReg
RAM:240766FC                 ADD     R1, R4, #0x18
RAM:24076700                 MOV     R0, #0x13
RAM:24076704                 BL      LCD_WriteReg
RAM:24076708                 ADD     R1, R4, #0xFE
RAM:2407670C                 MOV     R0, #0x12
RAM:24076710                 BL      LCD_WriteReg
RAM:24076714                 MOV     R6, #0x300
RAM:24076718                 MOV     R0, #2
RAM:2407671C                 MOV     R1, #0x500
RAM:24076720                 ADD     R4, R6, #3
RAM:24076724                 BL      LCD_WriteReg
RAM:24076728                 MOV     R0, #3
RAM:2407672C                 MOV     R1, #0x30
RAM:24076730                 BL      LCD_WriteReg
RAM:24076734                 MOV     R1, R4
RAM:24076738                 MOV     R0, #0x30
RAM:2407673C                 BL      LCD_WriteReg
RAM:24076740                 MOV     R1, R4
RAM:24076744                 MOV     R0, #0x31
RAM:24076748                 BL      LCD_WriteReg
RAM:2407674C                 MOV     R1, R4
RAM:24076750                 MOV     R0, #0x32
RAM:24076754                 BL      LCD_WriteReg
RAM:24076758                 MOV     R1, R6
RAM:2407675C                 MOV     R0, #0x33
RAM:24076760                 BL      LCD_WriteReg
RAM:24076764                 MOV     R0, #0x34
RAM:24076768                 MOV     R1, #3
RAM:2407676C                 BL      LCD_WriteReg
RAM:24076770                 MOV     R1, R4
RAM:24076774                 MOV     R0, #0x35
RAM:24076778                 BL      LCD_WriteReg
RAM:2407677C                 MOV     R0, #0x36
RAM:24076780                 MOV     R1, #0x1400
RAM:24076784                 BL      LCD_WriteReg
RAM:24076788                 MOV     R1, R4
RAM:2407678C                 MOV     R0, #0x37
RAM:24076790                 BL      LCD_WriteReg
RAM:24076794                 MOV     R1, R4
RAM:24076798                 MOV     R0, #0x38
RAM:2407679C                 BL      LCD_WriteReg
RAM:240767A0                 MOV     R1, R4
RAM:240767A4                 MOV     R0, #0x39
RAM:240767A8                 BL      LCD_WriteReg
RAM:240767AC                 MOV     R1, R6
RAM:240767B0                 MOV     R0, #0x3A
RAM:240767B4                 BL      LCD_WriteReg
RAM:240767B8                 MOV     R0, #0x3B
RAM:240767BC                 MOV     R1, #3
RAM:240767C0                 BL      LCD_WriteReg
RAM:240767C4                 MOV     R1, R4
RAM:240767C8                 MOV     R0, #0x3C
RAM:240767CC                 BL      LCD_WriteReg
RAM:240767D0                 MOV     R0, #0x3D
RAM:240767D4                 MOV     R1, #0x1400
RAM:240767D8                 BL      LCD_WriteReg
RAM:240767DC                 MOV     R0, #0x92
RAM:240767E0                 MOV     R1, #0x200
RAM:240767E4                 BL      LCD_WriteReg
RAM:240767E8                 MOV     R1, R4
RAM:240767EC                 MOV     R0, #0x93
RAM:240767F0                 BL      LCD_WriteReg
RAM:240767F4                 MOV     R1, 0x813
RAM:240767FC                 MOV     R0, #0x90
RAM:24076800                 BL      LCD_WriteReg
RAM:24076804                 MOV     R1, 0x173
RAM:2407680C                 MOV     R0, #7
RAM:24076810                 BL      LCD_WriteReg
RAM:24076814                 MOV     R0, #0x22
RAM:24076818                 BL      LCD_SetRegAddr
RAM:2407681C                 MOV     R2, #0x24
RAM:24076820                 STRB    R2, [R5,#0x195]
RAM:24076824                 LDRB    R3, [R5,#0x1B2]
RAM:24076828                 BIC     R3, R3, #1
RAM:2407682C                 STRB    R3, [R5,#0x1B2]
RAM:24076830                 LDRB    R2, [R5,#0x1BA]
RAM:24076834                 ORR     R2, R2, #1
RAM:24076838                 STRB    R2, [R5,#0x1BA]
RAM:2407683C                 LDRB    R3, [R5,#0x1B2]
RAM:24076840                 LDR     R2, =gfx_magic_id
RAM:24076844                 ORR     R3, R3, #1
RAM:24076848                 STRB    R3, [R5,#0x1B2]
RAM:2407684C                 LDR     R0, [R2]
RAM:24076850                 BL      more_gfx_magic
RAM:24076854                 MOV     R0, #0
RAM:24076858                 BL      set_a203_bit0_inv
RAM:2407685C                 LDR     R3, =fb_height
RAM:24076860                 LDR     R12, =fb_param_b
RAM:24076864                 LDR     R0, [R3]
RAM:24076868                 LDR     R2, =fb_width
RAM:2407686C                 LDR     R3, =fb_param_a
RAM:24076870                 LDR     R1, [R2]
RAM:24076874                 LDR     R2, [R3]
RAM:24076878                 LDR     R3, [R12]
RAM:2407687C                 BL      set_fb_size_params
RAM:24076880                 MOV     R0, #1
RAM:24076884                 LDMFD   SP!, {R4-R6,LR}
RAM:24076888                 B       or_a00f
RAM:24076888 ; ---------------------------------------------------------------------------
RAM:2407688C off_2407688C    DCD gfx_magic_id        ; DATA XREF: lcd_init_default+208r
RAM:24076890 off_24076890    DCD fb_height           ; DATA XREF: lcd_init_default+224r
RAM:24076894 off_24076894    DCD fb_param_b          ; DATA XREF: lcd_init_default+228r
RAM:24076898 off_24076898    DCD fb_width            ; DATA XREF: lcd_init_default+230r
RAM:2407689C off_2407689C    DCD fb_param_a          ; DATA XREF: lcd_init_default+234r
RAM:2407689C ; End of function lcd_init_default
RAM:2407689C
RAM:240768A0
RAM:240768A0 ; =============== S U B R O U T I N E =======================================
RAM:240768A0
RAM:240768A0
RAM:240768A0 lcd_init_37                             ; CODE XREF: lcd_master_init:l37p
RAM:240768A0                 STMFD   SP!, {R4,R5,LR}
RAM:240768A4                 MOV     R0, #1
RAM:240768A8                 SUB     SP, SP, #4
RAM:240768AC                 BL      set_a000_enable_lcd_maybe
RAM:240768B0                 MOV     R5, #0x10000000
RAM:240768B4                 MOV     R0, #1
RAM:240768B8                 ADD     R5, R5, #0xA000
RAM:240768BC                 BL      or_a00f
RAM:240768C0                 MOV     R0, #0x64
RAM:240768C4                 BL      delay_x160
RAM:240768C8                 LDRB    R3, [R5,#0x1B9]
RAM:240768CC                 MOV     R4, 0xFFFFFF80
RAM:240768D0                 ORR     R3, R3, R4
RAM:240768D4                 STRB    R3, [R5,#0x1B9]
RAM:240768D8                 MOV     R0, #0xA
RAM:240768DC                 BL      delay_x160
RAM:240768E0                 LDRB    R3, [R5,#0x1B1]
RAM:240768E4                 MOV     R0, #0x32
RAM:240768E8                 AND     R3, R3, #0x7F
RAM:240768EC                 STRB    R3, [R5,#0x1B1]
RAM:240768F0                 BL      delay_x160
RAM:240768F4                 LDRB    R3, [R5,#0x1B1]
RAM:240768F8                 MOV     R0, #0xC8
RAM:240768FC                 ORR     R3, R3, R4
RAM:24076900                 STRB    R3, [R5,#0x1B1]
RAM:24076904                 BL      delay_x160
RAM:24076908                 MOV     R0, #1
RAM:2407690C                 BL      delay_base
RAM:24076910                 MOV     R0, #0xB0
RAM:24076914                 MOV     R1, #4
RAM:24076918                 BL      LCD_WriteReg
RAM:2407691C                 MOV     R1, #1
RAM:24076920                 MOV     R0, #0
RAM:24076924                 BL      LCD_WriteReg
RAM:24076928                 MOV     R0, #0x32
RAM:2407692C                 BL      delay_x160
RAM:24076930                 MOV     R1, #0
RAM:24076934                 MOV     R0, #7
RAM:24076938                 BL      LCD_WriteReg
RAM:2407693C                 MOV     R0, #0x32
RAM:24076940                 BL      delay_x160
RAM:24076944                 MOV     R1, #0
RAM:24076948                 MOV     R0, #0x12
RAM:2407694C                 BL      LCD_WriteReg
RAM:24076950                 MOV     R0, #0x32
RAM:24076954                 BL      delay_x160
RAM:24076958                 MOV     R0, #0x70
RAM:2407695C                 MOV     R1, #0x2700
RAM:24076960                 BL      LCD_WriteReg
RAM:24076964                 MOV     R1, 0x405
RAM:2407696C                 MOV     R0, #8
RAM:24076970                 BL      LCD_WriteReg
RAM:24076974                 MOV     R0, #0x30
RAM:24076978                 MOV     R1, #0
RAM:2407697C                 BL      LCD_WriteReg
RAM:24076980                 MOV     R1, #0x500
RAM:24076984                 ADD     R4, R4, #0x780
RAM:24076988                 ADD     R1, R1, #5
RAM:2407698C                 MOV     R0, #0x31
RAM:24076990                 BL      LCD_WriteReg
RAM:24076994                 ADD     R1, R4, #4
RAM:24076998                 MOV     R0, #0x32
RAM:2407699C                 BL      LCD_WriteReg
RAM:240769A0                 MOV     R0, #0x33
RAM:240769A4                 MOV     R1, #6
RAM:240769A8                 BL      LCD_WriteReg
RAM:240769AC                 MOV     R0, #0x34
RAM:240769B0                 MOV     R1, #0x100
RAM:240769B4                 BL      LCD_WriteReg
RAM:240769B8                 MOV     R0, #0x35
RAM:240769BC                 MOV     R1, #2
RAM:240769C0                 BL      LCD_WriteReg
RAM:240769C4                 ADD     R1, R4, #7
RAM:240769C8                 MOV     R0, #0x36
RAM:240769CC                 BL      LCD_WriteReg
RAM:240769D0                 ADD     R1, R4, #1
RAM:240769D4                 MOV     R0, #0x37
RAM:240769D8                 BL      LCD_WriteReg
RAM:240769DC                 MOV     R1, R4
RAM:240769E0                 MOV     R0, #0x38
RAM:240769E4                 BL      LCD_WriteReg
RAM:240769E8                 MOV     R0, #0x39
RAM:240769EC                 MOV     R1, #0x800
RAM:240769F0                 BL      LCD_WriteReg
RAM:240769F4                 MOV     R0, #0x15
RAM:240769F8                 MOV     R1, #1
RAM:240769FC                 BL      LCD_WriteReg
RAM:24076A00                 MOV     R1, 0x66B0
RAM:24076A08                 MOV     R0, #0x10
RAM:24076A0C                 BL      LCD_WriteReg
RAM:24076A10                 MOV     R1, #7
RAM:24076A14                 MOV     R0, #0x11
RAM:24076A18                 BL      LCD_WriteReg
RAM:24076A1C                 MOV     R0, #0x14
RAM:24076A20                 BL      delay_x160
RAM:24076A24                 MOV     R1, #0x108
RAM:24076A28                 MOV     R0, #0x12
RAM:24076A2C                 BL      LCD_WriteReg
RAM:24076A30                 MOV     R0, #0x1E
RAM:24076A34                 BL      delay_x160
RAM:24076A38                 MOV     R1, #0x118
RAM:24076A3C                 MOV     R0, #0x12
RAM:24076A40                 BL      LCD_WriteReg
RAM:24076A44                 MOV     R0, #0x1E
RAM:24076A48                 BL      delay_x160
RAM:24076A4C                 MOV     R1, 0x9D14
RAM:24076A54                 MOV     R0, #0x13
RAM:24076A58                 BL      LCD_WriteReg
RAM:24076A5C                 MOV     R0, #0x1E
RAM:24076A60                 BL      delay_x160
RAM:24076A64                 MOV     R0, #1
RAM:24076A68                 MOV     R1, #0x100
RAM:24076A6C                 BL      LCD_WriteReg
RAM:24076A70                 MOV     R0, #2
RAM:24076A74                 MOV     R1, #0x100
RAM:24076A78                 BL      LCD_WriteReg
RAM:24076A7C                 MOV     R0, #3
RAM:24076A80                 MOV     R1, #0x30
RAM:24076A84                 BL      LCD_WriteReg
RAM:24076A88                 MOV     R0, #0x71
RAM:24076A8C                 MOV     R1, #0
RAM:24076A90                 BL      LCD_WriteReg
RAM:24076A94                 MOV     R0, #0x90
RAM:24076A98                 MOV     R1, #0xD
RAM:24076A9C                 BL      LCD_WriteReg
RAM:24076AA0                 MOV     R0, #0x91
RAM:24076AA4                 MOV     R1, #0
RAM:24076AA8                 BL      LCD_WriteReg
RAM:24076AAC                 MOV     R0, #0x92
RAM:24076AB0                 MOV     R1, #0
RAM:24076AB4                 BL      LCD_WriteReg
RAM:24076AB8                 MOV     R0, #9
RAM:24076ABC                 MOV     R1, #0
RAM:24076AC0                 BL      LCD_WriteReg
RAM:24076AC4                 MOV     R4, #0x13C
RAM:24076AC8                 MOV     R0, #0x80
RAM:24076ACC                 MOV     R1, #0
RAM:24076AD0                 BL      LCD_WriteReg
RAM:24076AD4                 ADD     R4, R4, #3
RAM:24076AD8                 MOV     R0, #0x81
RAM:24076ADC                 MOV     R1, #0
RAM:24076AE0                 BL      LCD_WriteReg
RAM:24076AE4                 MOV     R1, R4
RAM:24076AE8                 MOV     R0, #0x82
RAM:24076AEC                 BL      LCD_WriteReg
RAM:24076AF0                 MOV     R0, #0x83
RAM:24076AF4                 MOV     R1, #0
RAM:24076AF8                 BL      LCD_WriteReg
RAM:24076AFC                 MOV     R0, #0x84
RAM:24076B00                 MOV     R1, #0
RAM:24076B04                 BL      LCD_WriteReg
RAM:24076B08                 MOV     R1, R4
RAM:24076B0C                 MOV     R0, #0x85
RAM:24076B10                 BL      LCD_WriteReg
RAM:24076B14                 MOV     R0, #0x50
RAM:24076B18                 MOV     R1, #0
RAM:24076B1C                 BL      LCD_WriteReg
RAM:24076B20                 MOV     R0, #0x51
RAM:24076B24                 MOV     R1, #0xEF
RAM:24076B28                 BL      LCD_WriteReg
RAM:24076B2C                 MOV     R0, #0x52
RAM:24076B30                 MOV     R1, #0
RAM:24076B34                 BL      LCD_WriteReg
RAM:24076B38                 MOV     R1, R4
RAM:24076B3C                 MOV     R0, #0x53
RAM:24076B40                 BL      LCD_WriteReg
RAM:24076B44                 MOV     R1, 0x76B0
RAM:24076B4C                 MOV     R0, #0x10
RAM:24076B50                 BL      LCD_WriteReg
RAM:24076B54                 MOV     R0, #0x14
RAM:24076B58                 BL      delay_x160
RAM:24076B5C                 MOV     R1, #1
RAM:24076B60                 MOV     R0, #7
RAM:24076B64                 BL      LCD_WriteReg
RAM:24076B68                 MOV     R0, #0x14
RAM:24076B6C                 BL      delay_x160
RAM:24076B70                 MOV     R0, #7
RAM:24076B74                 MOV     R1, #0x21
RAM:24076B78                 BL      LCD_WriteReg
RAM:24076B7C                 MOV     R1, 0x1118
RAM:24076B84                 MOV     R0, #0x12
RAM:24076B88                 BL      LCD_WriteReg
RAM:24076B8C                 MOV     R0, #0x14
RAM:24076B90                 BL      delay_x160
RAM:24076B94                 MOV     R1, 0x233
RAM:24076B9C                 MOV     R0, #7
RAM:24076BA0                 BL      LCD_WriteReg
RAM:24076BA4                 MOV     R0, #0x22
RAM:24076BA8                 BL      LCD_SetRegAddr
RAM:24076BAC                 MOV     R2, #0x24
RAM:24076BB0                 STRB    R2, [R5,#0x195]
RAM:24076BB4                 LDRB    R3, [R5,#0x1B2]
RAM:24076BB8                 BIC     R3, R3, #1
RAM:24076BBC                 STRB    R3, [R5,#0x1B2]
RAM:24076BC0                 LDRB    R2, [R5,#0x1BA]
RAM:24076BC4                 ORR     R2, R2, #1
RAM:24076BC8                 STRB    R2, [R5,#0x1BA]
RAM:24076BCC                 LDRB    R3, [R5,#0x1B2]
RAM:24076BD0                 LDR     R2, =gfx_magic_id
RAM:24076BD4                 ORR     R3, R3, #1
RAM:24076BD8                 STRB    R3, [R5,#0x1B2]
RAM:24076BDC                 LDR     R0, [R2]
RAM:24076BE0                 BL      more_gfx_magic
RAM:24076BE4                 MOV     R0, #0
RAM:24076BE8                 BL      set_a203_bit0_inv
RAM:24076BEC                 LDR     R3, =fb_height
RAM:24076BF0                 LDR     R12, =fb_param_b
RAM:24076BF4                 LDR     R0, [R3]
RAM:24076BF8                 LDR     R2, =fb_width
RAM:24076BFC                 LDR     R3, =fb_param_a
RAM:24076C00                 LDR     R1, [R2]
RAM:24076C04                 LDR     R2, [R3]
RAM:24076C08                 LDR     R3, [R12]
RAM:24076C0C                 BL      set_fb_size_params
RAM:24076C10                 MOV     R0, #1
RAM:24076C14                 ADD     SP, SP, #4
RAM:24076C18                 LDMFD   SP!, {R4,R5,LR}
RAM:24076C1C                 B       or_a00f
RAM:24076C1C ; ---------------------------------------------------------------------------
RAM:24076C20 off_24076C20    DCD gfx_magic_id        ; DATA XREF: lcd_init_37+330r
RAM:24076C24 off_24076C24    DCD fb_height           ; DATA XREF: lcd_init_37+34Cr
RAM:24076C28 off_24076C28    DCD fb_param_b          ; DATA XREF: lcd_init_37+350r
RAM:24076C2C off_24076C2C    DCD fb_width            ; DATA XREF: lcd_init_37+358r
RAM:24076C30 off_24076C30    DCD fb_param_a          ; DATA XREF: lcd_init_37+35Cr
RAM:24076C30 ; End of function lcd_init_37
RAM:24076C30
RAM:24076C34
RAM:24076C34 ; =============== S U B R O U T I N E =======================================
RAM:24076C34
RAM:24076C34
RAM:24076C34 lcd_init_40                             ; CODE XREF: lcd_master_init:l40p
RAM:24076C34                 STMFD   SP!, {R4,R5,LR}
RAM:24076C38                 MOV     R0, #1
RAM:24076C3C                 SUB     SP, SP, #4
RAM:24076C40                 MOV     R5, 0x1000A000
RAM:24076C48                 BL      set_a000_enable_lcd_maybe
RAM:24076C4C                 MOV     R0, #1
RAM:24076C50                 BL      or_a00f
RAM:24076C54                 LDRB    R3, [R5,#0x1B9]
RAM:24076C58                 MOV     R4, 0xFFFFFF80
RAM:24076C5C                 ORR     R3, R3, R4
RAM:24076C60                 STRB    R3, [R5,#0x1B9]
RAM:24076C64                 LDRB    R2, [R5,#0x1B1]
RAM:24076C68                 MOV     R0, #0xA
RAM:24076C6C                 AND     R2, R2, #0x7F
RAM:24076C70                 STRB    R2, [R5,#0x1B1]
RAM:24076C74                 BL      delay_base
RAM:24076C78                 LDRB    R3, [R5,#0x1B1]
RAM:24076C7C                 MOV     R0, #0x3E8
RAM:24076C80                 ORR     R3, R3, R4
RAM:24076C84                 STRB    R3, [R5,#0x1B1]
RAM:24076C88                 BL      delay_base
RAM:24076C8C                 MOV     R0, #0x3E8
RAM:24076C90                 BL      delay_base
RAM:24076C94                 MOV     R0, #0xB0
RAM:24076C98                 MOV     R1, #0
RAM:24076C9C                 BL      LCD_WriteReg
RAM:24076CA0                 MOV     R1, #1
RAM:24076CA4                 MOV     R0, #0
RAM:24076CA8                 BL      LCD_WriteReg
RAM:24076CAC                 MOV     R0, #0x32
RAM:24076CB0                 BL      delay_base
RAM:24076CB4                 MOV     R1, #0
RAM:24076CB8                 MOV     R0, #7
RAM:24076CBC                 BL      LCD_WriteReg
RAM:24076CC0                 MOV     R0, #0x32
RAM:24076CC4                 BL      delay_base
RAM:24076CC8                 MOV     R1, #0
RAM:24076CCC                 MOV     R0, #0x12
RAM:24076CD0                 BL      LCD_WriteReg
RAM:24076CD4                 MOV     R0, #0x32
RAM:24076CD8                 BL      delay_base
RAM:24076CDC                 ADD     R4, R4, #0x480
RAM:24076CE0                 MOV     R0, #0x70
RAM:24076CE4                 MOV     R1, #0x3F00
RAM:24076CE8                 BL      LCD_WriteReg
RAM:24076CEC                 ADD     R1, R4, #5
RAM:24076CF0                 MOV     R0, #8
RAM:24076CF4                 BL      LCD_WriteReg
RAM:24076CF8                 ADD     R1, R4, #2
RAM:24076CFC                 MOV     R0, #0x30
RAM:24076D00                 BL      LCD_WriteReg
RAM:24076D04                 MOV     R0, #0x31
RAM:24076D08                 MOV     R1, #6
RAM:24076D0C                 BL      LCD_WriteReg
RAM:24076D10                 MOV     R0, #0x32
RAM:24076D14                 MOV     R1, #0
RAM:24076D18                 BL      LCD_WriteReg
RAM:24076D1C                 MOV     R0, #0x33
RAM:24076D20                 MOV     R1, #0
RAM:24076D24                 BL      LCD_WriteReg
RAM:24076D28                 MOV     R0, #0x34
RAM:24076D2C                 MOV     R1, #0x600
RAM:24076D30                 BL      LCD_WriteReg
RAM:24076D34                 MOV     R1, #0x500
RAM:24076D38                 ADD     R4, R4, #0x300
RAM:24076D3C                 ADD     R1, R1, #7
RAM:24076D40                 MOV     R0, #0x35
RAM:24076D44                 BL      LCD_WriteReg
RAM:24076D48                 ADD     R1, R4, #7
RAM:24076D4C                 MOV     R0, #0x36
RAM:24076D50                 BL      LCD_WriteReg
RAM:24076D54                 MOV     R0, #0x37
RAM:24076D58                 MOV     R1, #0
RAM:24076D5C                 BL      LCD_WriteReg
RAM:24076D60                 MOV     R1, 0x803
RAM:24076D68                 MOV     R0, #0x38
RAM:24076D6C                 BL      LCD_WriteReg
RAM:24076D70                 MOV     R0, #0x39
RAM:24076D74                 MOV     R1, #0x308
RAM:24076D78                 BL      LCD_WriteReg
RAM:24076D7C                 MOV     R0, #0x15
RAM:24076D80                 MOV     R1, #1
RAM:24076D84                 BL      LCD_WriteReg
RAM:24076D88                 MOV     R1, 0x67B0
RAM:24076D90                 MOV     R0, #0x10
RAM:24076D94                 BL      LCD_WriteReg
RAM:24076D98                 MOV     R1, #0x47
RAM:24076D9C                 MOV     R0, #0x11
RAM:24076DA0                 BL      LCD_WriteReg
RAM:24076DA4                 MOV     R0, #0x1E
RAM:24076DA8                 BL      delay_base
RAM:24076DAC                 MOV     R1, 0x117
RAM:24076DB4                 MOV     R0, #0x12
RAM:24076DB8                 BL      LCD_WriteReg
RAM:24076DBC                 MOV     R0, #0x1E
RAM:24076DC0                 BL      delay_base
RAM:24076DC4                 MOV     R1, 0xA718
RAM:24076DCC                 MOV     R0, #0x13
RAM:24076DD0                 BL      LCD_WriteReg
RAM:24076DD4                 MOV     R0, #0x1E
RAM:24076DD8                 BL      delay_base
RAM:24076DDC                 MOV     R0, #1
RAM:24076DE0                 MOV     R1, #0x100
RAM:24076DE4                 BL      LCD_WriteReg
RAM:24076DE8                 MOV     R1, R4
RAM:24076DEC                 MOV     R0, #2
RAM:24076DF0                 BL      LCD_WriteReg
RAM:24076DF4                 MOV     R1, 0x4030
RAM:24076DFC                 MOV     R0, #3
RAM:24076E00                 BL      LCD_WriteReg
RAM:24076E04                 MOV     R0, #0x71
RAM:24076E08                 MOV     R1, #0
RAM:24076E0C                 BL      LCD_WriteReg
RAM:24076E10                 MOV     R0, #0x90
RAM:24076E14                 MOV     R1, #0x108
RAM:24076E18                 BL      LCD_WriteReg
RAM:24076E1C                 MOV     R0, #0x91
RAM:24076E20                 MOV     R1, #0
RAM:24076E24                 BL      LCD_WriteReg
RAM:24076E28                 MOV     R0, #0x92
RAM:24076E2C                 MOV     R1, #0
RAM:24076E30                 BL      LCD_WriteReg
RAM:24076E34                 MOV     R0, #9
RAM:24076E38                 MOV     R1, #0
RAM:24076E3C                 BL      LCD_WriteReg
RAM:24076E40                 MOV     R4, #0x13C
RAM:24076E44                 MOV     R0, #0x80
RAM:24076E48                 MOV     R1, #0
RAM:24076E4C                 BL      LCD_WriteReg
RAM:24076E50                 ADD     R4, R4, #3
RAM:24076E54                 MOV     R0, #0x81
RAM:24076E58                 MOV     R1, #0
RAM:24076E5C                 BL      LCD_WriteReg
RAM:24076E60                 MOV     R1, R4
RAM:24076E64                 MOV     R0, #0x82
RAM:24076E68                 BL      LCD_WriteReg
RAM:24076E6C                 MOV     R0, #0x83
RAM:24076E70                 MOV     R1, #0
RAM:24076E74                 BL      LCD_WriteReg
RAM:24076E78                 MOV     R0, #0x84
RAM:24076E7C                 MOV     R1, #0
RAM:24076E80                 BL      LCD_WriteReg
RAM:24076E84                 MOV     R1, R4
RAM:24076E88                 MOV     R0, #0x85
RAM:24076E8C                 BL      LCD_WriteReg
RAM:24076E90                 MOV     R0, #0x50
RAM:24076E94                 MOV     R1, #0
RAM:24076E98                 BL      LCD_WriteReg
RAM:24076E9C                 MOV     R0, #0x51
RAM:24076EA0                 MOV     R1, #0xEF
RAM:24076EA4                 BL      LCD_WriteReg
RAM:24076EA8                 MOV     R0, #0x52
RAM:24076EAC                 MOV     R1, #0
RAM:24076EB0                 BL      LCD_WriteReg
RAM:24076EB4                 MOV     R1, R4
RAM:24076EB8                 MOV     R0, #0x53
RAM:24076EBC                 BL      LCD_WriteReg
RAM:24076EC0                 MOV     R1, 0x77B0
RAM:24076EC8                 MOV     R0, #0x10
RAM:24076ECC                 BL      LCD_WriteReg
RAM:24076ED0                 MOV     R0, #0x14
RAM:24076ED4                 BL      delay_base
RAM:24076ED8                 MOV     R1, 0x1111
RAM:24076EE0                 MOV     R0, #0x12
RAM:24076EE4                 BL      LCD_WriteReg
RAM:24076EE8                 MOV     R0, #0x14
RAM:24076EEC                 BL      delay_base
RAM:24076EF0                 MOV     R1, 0x3233
RAM:24076EF8                 MOV     R0, #7
RAM:24076EFC                 BL      LCD_WriteReg
RAM:24076F00                 MOV     R0, #0x22
RAM:24076F04                 BL      LCD_SetRegAddr
RAM:24076F08                 MOV     R2, #0x24
RAM:24076F0C                 STRB    R2, [R5,#0x195]
RAM:24076F10                 LDRB    R3, [R5,#0x1B2]
RAM:24076F14                 BIC     R3, R3, #1
RAM:24076F18                 STRB    R3, [R5,#0x1B2]
RAM:24076F1C                 LDRB    R2, [R5,#0x1BA]
RAM:24076F20                 ORR     R2, R2, #1
RAM:24076F24                 STRB    R2, [R5,#0x1BA]
RAM:24076F28                 LDRB    R3, [R5,#0x1B2]
RAM:24076F2C                 LDR     R2, =gfx_magic_id
RAM:24076F30                 ORR     R3, R3, #1
RAM:24076F34                 STRB    R3, [R5,#0x1B2]
RAM:24076F38                 LDR     R0, [R2]
RAM:24076F3C                 BL      more_gfx_magic
RAM:24076F40                 MOV     R0, #0
RAM:24076F44                 BL      set_a203_bit0_inv
RAM:24076F48                 LDR     R3, =fb_height
RAM:24076F4C                 LDR     R12, =fb_param_b
RAM:24076F50                 LDR     R0, [R3]
RAM:24076F54                 LDR     R2, =fb_width
RAM:24076F58                 LDR     R3, =fb_param_a
RAM:24076F5C                 LDR     R1, [R2]
RAM:24076F60                 LDR     R2, [R3]
RAM:24076F64                 LDR     R3, [R12]
RAM:24076F68                 BL      set_fb_size_params
RAM:24076F6C                 MOV     R0, #1
RAM:24076F70                 ADD     SP, SP, #4
RAM:24076F74                 LDMFD   SP!, {R4,R5,LR}
RAM:24076F78                 B       or_a00f
RAM:24076F78 ; ---------------------------------------------------------------------------
RAM:24076F7C off_24076F7C    DCD gfx_magic_id        ; DATA XREF: lcd_init_40+2F8r
RAM:24076F80 off_24076F80    DCD fb_height           ; DATA XREF: lcd_init_40+314r
RAM:24076F84 off_24076F84    DCD fb_param_b          ; DATA XREF: lcd_init_40+318r
RAM:24076F88 off_24076F88    DCD fb_width            ; DATA XREF: lcd_init_40+320r
RAM:24076F8C off_24076F8C    DCD fb_param_a          ; DATA XREF: lcd_init_40+324r
RAM:24076F8C ; End of function lcd_init_40
RAM:24076F8C
RAM:24076F90
RAM:24076F90 ; =============== S U B R O U T I N E =======================================
RAM:24076F90
RAM:24076F90
RAM:24076F90 lcd_init_38                             ; CODE XREF: lcd_master_init:l38p
RAM:24076F90                 STMFD   SP!, {R4-R7,LR}
RAM:24076F94                 MOV     R0, #1
RAM:24076F98                 SUB     SP, SP, #4
RAM:24076F9C                 BL      set_a000_enable_lcd_maybe
RAM:24076FA0                 MOV     R5, #0x10000000
RAM:24076FA4                 MOV     R0, #1
RAM:24076FA8                 ADD     R5, R5, #0xA000
RAM:24076FAC                 BL      or_a00f
RAM:24076FB0                 MOV     R0, #0x64
RAM:24076FB4                 BL      delay_x160
RAM:24076FB8                 LDRB    R3, [R5,#0x1B9]
RAM:24076FBC                 MOV     R4, 0xFFFFFF80
RAM:24076FC0                 ORR     R3, R3, R4
RAM:24076FC4                 STRB    R3, [R5,#0x1B9]
RAM:24076FC8                 MOV     R0, #0xA
RAM:24076FCC                 BL      delay_x160
RAM:24076FD0                 LDRB    R3, [R5,#0x1B1]
RAM:24076FD4                 MOV     R0, #0x32
RAM:24076FD8                 AND     R3, R3, #0x7F
RAM:24076FDC                 STRB    R3, [R5,#0x1B1]
RAM:24076FE0                 BL      delay_x160
RAM:24076FE4                 LDRB    R3, [R5,#0x1B1]
RAM:24076FE8                 MOV     R0, #0xC8
RAM:24076FEC                 ORR     R3, R3, R4
RAM:24076FF0                 STRB    R3, [R5,#0x1B1]
RAM:24076FF4                 BL      delay_x160
RAM:24076FF8                 MOV     R0, #0x2B
RAM:24076FFC                 MOV     R1, #3
RAM:24077000                 BL      LCD_WriteReg
RAM:24077004                 MOV     R1, #1
RAM:24077008                 MOV     R0, #0
RAM:2407700C                 BL      LCD_WriteReg
RAM:24077010                 MOV     R0, #0x14
RAM:24077014                 BL      delay_x160
RAM:24077018                 MOV     R0, #7
RAM:2407701C                 MOV     R1, #0
RAM:24077020                 BL      LCD_WriteReg
RAM:24077024                 MOV     R1, 0x777
RAM:2407702C                 MOV     R0, #0x11
RAM:24077030                 BL      LCD_WriteReg
RAM:24077034                 MOV     R0, #0xA
RAM:24077038                 BL      delay_x160
RAM:2407703C                 MOV     R0, #0x12
RAM:24077040                 MOV     R1, #0
RAM:24077044                 BL      LCD_WriteReg
RAM:24077048                 MOV     R0, #0x60
RAM:2407704C                 MOV     R1, #0xA700
RAM:24077050                 BL      LCD_WriteReg
RAM:24077054                 MOV     R1, 0x405
RAM:2407705C                 MOV     R0, #8
RAM:24077060                 BL      LCD_WriteReg
RAM:24077064                 MOV     R0, #1
RAM:24077068                 MOV     R1, #0x100
RAM:2407706C                 BL      LCD_WriteReg
RAM:24077070                 MOV     R0, #0x30
RAM:24077074                 MOV     R1, #0
RAM:24077078                 BL      LCD_WriteReg
RAM:2407707C                 MOV     R1, 0x305
RAM:24077084                 MOV     R0, #0x31
RAM:24077088                 BL      LCD_WriteReg
RAM:2407708C                 MOV     R7, #0x300
RAM:24077090                 MOV     R0, #0x32
RAM:24077094                 MOV     R1, #1
RAM:24077098                 BL      LCD_WriteReg
RAM:2407709C                 ADD     R1, R7, #2
RAM:240770A0                 MOV     R0, #0x35
RAM:240770A4                 BL      LCD_WriteReg
RAM:240770A8                 MOV     R0, #0x36
RAM:240770AC                 MOV     R1, #0x1F00
RAM:240770B0                 BL      LCD_WriteReg
RAM:240770B4                 ADD     R4, R4, #0x280
RAM:240770B8                 MOV     R0, #0x37
RAM:240770BC                 MOV     R1, #0x204
RAM:240770C0                 BL      LCD_WriteReg
RAM:240770C4                 MOV     R6, #0x700
RAM:240770C8                 ADD     R1, R4, #1
RAM:240770CC                 MOV     R0, #0x38
RAM:240770D0                 BL      LCD_WriteReg
RAM:240770D4                 ADD     R1, R6, #7
RAM:240770D8                 MOV     R0, #0x39
RAM:240770DC                 BL      LCD_WriteReg
RAM:240770E0                 ADD     R1, R4, #2
RAM:240770E4                 MOV     R0, #0x3C
RAM:240770E8                 BL      LCD_WriteReg
RAM:240770EC                 MOV     R1, 0x1F06
RAM:240770F4                 MOV     R0, #0x3D
RAM:240770F8                 BL      LCD_WriteReg
RAM:240770FC                 MOV     R0, #0x10
RAM:24077100                 MOV     R1, #0x4C0
RAM:24077104                 BL      LCD_WriteReg
RAM:24077108                 MOV     R0, #0x12
RAM:2407710C                 MOV     R1, #0x118
RAM:24077110                 BL      LCD_WriteReg
RAM:24077114                 MOV     R1, 0x737
RAM:2407711C                 MOV     R0, #0x11
RAM:24077120                 BL      LCD_WriteReg
RAM:24077124                 MOV     R0, #0x64
RAM:24077128                 BL      delay_x160
RAM:2407712C                 MOV     R1, 0x237
RAM:24077134                 MOV     R0, #0x11
RAM:24077138                 BL      LCD_WriteReg
RAM:2407713C                 MOV     R0, #0x13
RAM:24077140                 MOV     R1, #0xC00
RAM:24077144                 BL      LCD_WriteReg
RAM:24077148                 MOV     R1, #0x2A
RAM:2407714C                 MOV     R0, #0x29
RAM:24077150                 BL      LCD_WriteReg
RAM:24077154                 MOV     R0, #0x14
RAM:24077158                 BL      delay_x160
RAM:2407715C                 MOV     R0, #1
RAM:24077160                 MOV     R1, #0x100
RAM:24077164                 BL      LCD_WriteReg
RAM:24077168                 MOV     R1, R6
RAM:2407716C                 MOV     R0, #2
RAM:24077170                 BL      LCD_WriteReg
RAM:24077174                 MOV     R1, 0x1030
RAM:2407717C                 MOV     R0, #3
RAM:24077180                 BL      LCD_WriteReg
RAM:24077184                 MOV     R0, #0x61
RAM:24077188                 MOV     R1, #1
RAM:2407718C                 BL      LCD_WriteReg
RAM:24077190                 MOV     R1, 0x10E
RAM:24077198                 MOV     R0, #0x90
RAM:2407719C                 BL      LCD_WriteReg
RAM:240771A0                 MOV     R1, R7
RAM:240771A4                 MOV     R0, #0x91
RAM:240771A8                 BL      LCD_WriteReg
RAM:240771AC                 MOV     R0, #0x92
RAM:240771B0                 MOV     R1, #0
RAM:240771B4                 BL      LCD_WriteReg
RAM:240771B8                 MOV     R1, 0x262
RAM:240771C0                 MOV     R0, #0x98
RAM:240771C4                 BL      LCD_WriteReg
RAM:240771C8                 SUB     R4, R4, #0xC4
RAM:240771CC                 MOV     R0, #0x80
RAM:240771D0                 MOV     R1, #0
RAM:240771D4                 BL      LCD_WriteReg
RAM:240771D8                 ADD     R4, R4, #3
RAM:240771DC                 MOV     R0, #0x81
RAM:240771E0                 MOV     R1, #0
RAM:240771E4                 BL      LCD_WriteReg
RAM:240771E8                 MOV     R1, R4
RAM:240771EC                 MOV     R0, #0x82
RAM:240771F0                 BL      LCD_WriteReg
RAM:240771F4                 MOV     R0, #0x83
RAM:240771F8                 MOV     R1, #0
RAM:240771FC                 BL      LCD_WriteReg
RAM:24077200                 MOV     R0, #0x84
RAM:24077204                 MOV     R1, #0
RAM:24077208                 BL      LCD_WriteReg
RAM:2407720C                 MOV     R1, R4
RAM:24077210                 MOV     R0, #0x85
RAM:24077214                 BL      LCD_WriteReg
RAM:24077218                 MOV     R0, #0x50
RAM:2407721C                 MOV     R1, #0
RAM:24077220                 BL      LCD_WriteReg
RAM:24077224                 MOV     R0, #0x51
RAM:24077228                 MOV     R1, #0xEF
RAM:2407722C                 BL      LCD_WriteReg
RAM:24077230                 MOV     R0, #0x52
RAM:24077234                 MOV     R1, #0
RAM:24077238                 BL      LCD_WriteReg
RAM:2407723C                 MOV     R1, R4
RAM:24077240                 MOV     R0, #0x53
RAM:24077244                 BL      LCD_WriteReg
RAM:24077248                 MOV     R1, #0x14C0
RAM:2407724C                 MOV     R0, #0x10
RAM:24077250                 BL      LCD_WriteReg
RAM:24077254                 MOV     R0, #0x14
RAM:24077258                 BL      delay_x160
RAM:2407725C                 MOV     R1, 0x133
RAM:24077264                 MOV     R0, #7
RAM:24077268                 BL      LCD_WriteReg
RAM:2407726C                 MOV     R0, #1
RAM:24077270                 BL      delay_base
RAM:24077274                 MOV     R0, #0x22
RAM:24077278                 BL      LCD_SetRegAddr
RAM:2407727C                 MOV     R2, #0x24
RAM:24077280                 STRB    R2, [R5,#0x195]
RAM:24077284                 LDRB    R3, [R5,#0x1B2]
RAM:24077288                 BIC     R3, R3, #1
RAM:2407728C                 STRB    R3, [R5,#0x1B2]
RAM:24077290                 LDRB    R2, [R5,#0x1BA]
RAM:24077294                 ORR     R2, R2, #1
RAM:24077298                 STRB    R2, [R5,#0x1BA]
RAM:2407729C                 LDRB    R3, [R5,#0x1B2]
RAM:240772A0                 LDR     R2, =gfx_magic_id
RAM:240772A4                 ORR     R3, R3, #1
RAM:240772A8                 STRB    R3, [R5,#0x1B2]
RAM:240772AC                 LDR     R0, [R2]
RAM:240772B0                 BL      more_gfx_magic
RAM:240772B4                 MOV     R0, #0
RAM:240772B8                 BL      set_a203_bit0_inv
RAM:240772BC                 LDR     R3, =fb_height
RAM:240772C0                 LDR     R12, =fb_param_b
RAM:240772C4                 LDR     R0, [R3]
RAM:240772C8                 LDR     R2, =fb_width
RAM:240772CC                 LDR     R3, =fb_param_a
RAM:240772D0                 LDR     R1, [R2]
RAM:240772D4                 LDR     R2, [R3]
RAM:240772D8                 LDR     R3, [R12]
RAM:240772DC                 BL      set_fb_size_params
RAM:240772E0                 MOV     R0, #1
RAM:240772E4                 ADD     SP, SP, #4
RAM:240772E8                 LDMFD   SP!, {R4-R7,LR}
RAM:240772EC                 B       or_a00f
RAM:240772EC ; ---------------------------------------------------------------------------
RAM:240772F0 off_240772F0    DCD gfx_magic_id        ; DATA XREF: lcd_init_38+310r
RAM:240772F4 off_240772F4    DCD fb_height           ; DATA XREF: lcd_init_38+32Cr
RAM:240772F8 off_240772F8    DCD fb_param_b          ; DATA XREF: lcd_init_38+330r
RAM:240772FC off_240772FC    DCD fb_width            ; DATA XREF: lcd_init_38+338r
RAM:24077300 off_24077300    DCD fb_param_a          ; DATA XREF: lcd_init_38+33Cr
RAM:24077300 ; End of function lcd_init_38
RAM:24077300
RAM:24077304
RAM:24077304 ; =============== S U B R O U T I N E =======================================
RAM:24077304
RAM:24077304
RAM:24077304 lcd_init_39                             ; CODE XREF: lcd_master_init:l39p
RAM:24077304                 STMFD   SP!, {R4,R5,LR}
RAM:24077308                 MOV     R0, #1
RAM:2407730C                 SUB     SP, SP, #4
RAM:24077310                 BL      set_a000_enable_lcd_maybe
RAM:24077314                 MOV     R5, #0x10000000
RAM:24077318                 MOV     R0, #1
RAM:2407731C                 ADD     R5, R5, #0xA000
RAM:24077320                 BL      or_a00f
RAM:24077324                 MOV     R0, #0x64
RAM:24077328                 BL      delay_x160
RAM:2407732C                 LDRB    R3, [R5,#0x1B9]
RAM:24077330                 MOV     R4, 0xFFFFFF80
RAM:24077334                 ORR     R3, R3, R4
RAM:24077338                 STRB    R3, [R5,#0x1B9]
RAM:2407733C                 MOV     R0, #0xA
RAM:24077340                 BL      delay_x160
RAM:24077344                 LDRB    R3, [R5,#0x1B1]
RAM:24077348                 MOV     R0, #0x32
RAM:2407734C                 AND     R3, R3, #0x7F
RAM:24077350                 STRB    R3, [R5,#0x1B1]
RAM:24077354                 BL      delay_x160
RAM:24077358                 LDRB    R3, [R5,#0x1B1]
RAM:2407735C                 MOV     R0, #0xC8
RAM:24077360                 ORR     R3, R3, R4
RAM:24077364                 STRB    R3, [R5,#0x1B1]
RAM:24077368                 BL      delay_x160
RAM:2407736C                 MOV     R0, #0x2B
RAM:24077370                 MOV     R1, #3
RAM:24077374                 BL      LCD_WriteReg
RAM:24077378                 MOV     R1, #1
RAM:2407737C                 MOV     R0, #0
RAM:24077380                 BL      LCD_WriteReg
RAM:24077384                 MOV     R0, #0x14
RAM:24077388                 BL      delay_x160
RAM:2407738C                 MOV     R0, #7
RAM:24077390                 MOV     R1, #0
RAM:24077394                 BL      LCD_WriteReg
RAM:24077398                 MOV     R1, 0x777
RAM:240773A0                 MOV     R0, #0x11
RAM:240773A4                 BL      LCD_WriteReg
RAM:240773A8                 MOV     R0, #0xA
RAM:240773AC                 BL      delay_x160
RAM:240773B0                 MOV     R0, #0x12
RAM:240773B4                 MOV     R1, #0
RAM:240773B8                 BL      LCD_WriteReg
RAM:240773BC                 MOV     R0, #0x60
RAM:240773C0                 MOV     R1, #0xA700
RAM:240773C4                 BL      LCD_WriteReg
RAM:240773C8                 MOV     R1, 0x405
RAM:240773D0                 MOV     R0, #8
RAM:240773D4                 BL      LCD_WriteReg
RAM:240773D8                 ADD     R4, R4, #0x580
RAM:240773DC                 MOV     R0, #1
RAM:240773E0                 MOV     R1, #0x100
RAM:240773E4                 BL      LCD_WriteReg
RAM:240773E8                 ADD     R4, R4, #3
RAM:240773EC                 MOV     R0, #0x30
RAM:240773F0                 MOV     R1, #0
RAM:240773F4                 BL      LCD_WriteReg
RAM:240773F8                 MOV     R1, R4
RAM:240773FC                 MOV     R0, #0x31
RAM:24077400                 BL      LCD_WriteReg
RAM:24077404                 MOV     R1, 0x105
RAM:2407740C                 MOV     R0, #0x32
RAM:24077410                 BL      LCD_WriteReg
RAM:24077414                 MOV     R0, #0x35
RAM:24077418                 MOV     R1, #0x300
RAM:2407741C                 BL      LCD_WriteReg
RAM:24077420                 MOV     R0, #0x36
RAM:24077424                 MOV     R1, #0x1F00
RAM:24077428                 BL      LCD_WriteReg
RAM:2407742C                 MOV     R1, 0x306
RAM:24077434                 MOV     R0, #0x37
RAM:24077438                 BL      LCD_WriteReg
RAM:2407743C                 MOV     R1, R4
RAM:24077440                 MOV     R0, #0x38
RAM:24077444                 MOV     R4, #0x700
RAM:24077448                 BL      LCD_WriteReg
RAM:2407744C                 ADD     R1, R4, #7
RAM:24077450                 MOV     R0, #0x39
RAM:24077454                 BL      LCD_WriteReg
RAM:24077458                 MOV     R0, #0x3C
RAM:2407745C                 MOV     R1, #2
RAM:24077460                 BL      LCD_WriteReg
RAM:24077464                 MOV     R1, 0x1F06
RAM:2407746C                 MOV     R0, #0x3D
RAM:24077470                 BL      LCD_WriteReg
RAM:24077474                 MOV     R0, #0x10
RAM:24077478                 MOV     R1, #0x4C0
RAM:2407747C                 BL      LCD_WriteReg
RAM:24077480                 MOV     R0, #0x12
RAM:24077484                 MOV     R1, #0x118
RAM:24077488                 BL      LCD_WriteReg
RAM:2407748C                 MOV     R1, 0x737
RAM:24077494                 MOV     R0, #0x11
RAM:24077498                 BL      LCD_WriteReg
RAM:2407749C                 MOV     R0, #0x64
RAM:240774A0                 BL      delay_x160
RAM:240774A4                 MOV     R1, 0x237
RAM:240774AC                 MOV     R0, #0x11
RAM:240774B0                 BL      LCD_WriteReg
RAM:240774B4                 MOV     R0, #0x13
RAM:240774B8                 MOV     R1, #0xC00
RAM:240774BC                 BL      LCD_WriteReg
RAM:240774C0                 MOV     R1, #0x2A
RAM:240774C4                 MOV     R0, #0x29
RAM:240774C8                 BL      LCD_WriteReg
RAM:240774CC                 MOV     R0, #0x14
RAM:240774D0                 BL      delay_x160
RAM:240774D4                 MOV     R0, #1
RAM:240774D8                 MOV     R1, #0x100
RAM:240774DC                 BL      LCD_WriteReg
RAM:240774E0                 MOV     R1, R4
RAM:240774E4                 MOV     R0, #2
RAM:240774E8                 BL      LCD_WriteReg
RAM:240774EC                 MOV     R1, 0x1030
RAM:240774F4                 MOV     R0, #3
RAM:240774F8                 BL      LCD_WriteReg
RAM:240774FC                 MOV     R0, #0x61
RAM:24077500                 MOV     R1, #1
RAM:24077504                 BL      LCD_WriteReg
RAM:24077508                 MOV     R1, 0x10D
RAM:24077510                 MOV     R0, #0x90
RAM:24077514                 BL      LCD_WriteReg
RAM:24077518                 MOV     R0, #0x91
RAM:2407751C                 MOV     R1, #0x300
RAM:24077520                 BL      LCD_WriteReg
RAM:24077524                 MOV     R0, #0x92
RAM:24077528                 MOV     R1, #0
RAM:2407752C                 BL      LCD_WriteReg
RAM:24077530                 MOV     R1, 0x262
RAM:24077538                 MOV     R0, #0x98
RAM:2407753C                 BL      LCD_WriteReg
RAM:24077540                 MOV     R4, #0x13C
RAM:24077544                 MOV     R0, #0x80
RAM:24077548                 MOV     R1, #0
RAM:2407754C                 BL      LCD_WriteReg
RAM:24077550                 ADD     R4, R4, #3
RAM:24077554                 MOV     R0, #0x81
RAM:24077558                 MOV     R1, #0
RAM:2407755C                 BL      LCD_WriteReg
RAM:24077560                 MOV     R1, R4
RAM:24077564                 MOV     R0, #0x82
RAM:24077568                 BL      LCD_WriteReg
RAM:2407756C                 MOV     R0, #0x83
RAM:24077570                 MOV     R1, #0
RAM:24077574                 BL      LCD_WriteReg
RAM:24077578                 MOV     R0, #0x84
RAM:2407757C                 MOV     R1, #0
RAM:24077580                 BL      LCD_WriteReg
RAM:24077584                 MOV     R1, R4
RAM:24077588                 MOV     R0, #0x85
RAM:2407758C                 BL      LCD_WriteReg
RAM:24077590                 MOV     R0, #0x50
RAM:24077594                 MOV     R1, #0
RAM:24077598                 BL      LCD_WriteReg
RAM:2407759C                 MOV     R0, #0x51
RAM:240775A0                 MOV     R1, #0xEF
RAM:240775A4                 BL      LCD_WriteReg
RAM:240775A8                 MOV     R0, #0x52
RAM:240775AC                 MOV     R1, #0
RAM:240775B0                 BL      LCD_WriteReg
RAM:240775B4                 MOV     R1, R4
RAM:240775B8                 MOV     R0, #0x53
RAM:240775BC                 BL      LCD_WriteReg
RAM:240775C0                 MOV     R1, #0x14C0
RAM:240775C4                 MOV     R0, #0x10
RAM:240775C8                 BL      LCD_WriteReg
RAM:240775CC                 MOV     R0, #0x14
RAM:240775D0                 BL      delay_x160
RAM:240775D4                 MOV     R1, 0x133
RAM:240775DC                 MOV     R0, #7
RAM:240775E0                 BL      LCD_WriteReg
RAM:240775E4                 MOV     R0, #0x22
RAM:240775E8                 BL      LCD_SetRegAddr
RAM:240775EC                 MOV     R2, #0x24
RAM:240775F0                 STRB    R2, [R5,#0x195]
RAM:240775F4                 LDRB    R3, [R5,#0x1B2]
RAM:240775F8                 BIC     R3, R3, #1
RAM:240775FC                 STRB    R3, [R5,#0x1B2]
RAM:24077600                 LDRB    R2, [R5,#0x1BA]
RAM:24077604                 ORR     R2, R2, #1
RAM:24077608                 STRB    R2, [R5,#0x1BA]
RAM:2407760C                 LDRB    R3, [R5,#0x1B2]
RAM:24077610                 LDR     R2, =gfx_magic_id
RAM:24077614                 ORR     R3, R3, #1
RAM:24077618                 STRB    R3, [R5,#0x1B2]
RAM:2407761C                 LDR     R0, [R2]
RAM:24077620                 BL      more_gfx_magic
RAM:24077624                 MOV     R0, #0
RAM:24077628                 BL      set_a203_bit0_inv
RAM:2407762C                 LDR     R3, =fb_height
RAM:24077630                 LDR     R12, =fb_param_b
RAM:24077634                 LDR     R0, [R3]
RAM:24077638                 LDR     R2, =fb_width
RAM:2407763C                 LDR     R3, =fb_param_a
RAM:24077640                 LDR     R1, [R2]
RAM:24077644                 LDR     R2, [R3]
RAM:24077648                 LDR     R3, [R12]
RAM:2407764C                 BL      set_fb_size_params
RAM:24077650                 MOV     R0, #1
RAM:24077654                 ADD     SP, SP, #4
RAM:24077658                 LDMFD   SP!, {R4,R5,LR}
RAM:2407765C                 B       or_a00f
RAM:2407765C ; ---------------------------------------------------------------------------
RAM:24077660 off_24077660    DCD gfx_magic_id        ; DATA XREF: lcd_init_39+30Cr
RAM:24077664 off_24077664    DCD fb_height           ; DATA XREF: lcd_init_39+328r
RAM:24077668 off_24077668    DCD fb_param_b          ; DATA XREF: lcd_init_39+32Cr
RAM:2407766C off_2407766C    DCD fb_width            ; DATA XREF: lcd_init_39+334r
RAM:24077670 off_24077670    DCD fb_param_a          ; DATA XREF: lcd_init_39+338r
RAM:24077670 ; End of function lcd_init_39
RAM:24077670
RAM:24077674
