
---------- Begin Simulation Statistics ----------
simSeconds                                   0.033967                       # Number of seconds simulated (Second)
simTicks                                  33967475190                       # Number of ticks simulated (Tick)
finalTick                                 33967475190                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     13.82                       # Real time elapsed on the host (Second)
hostTickRate                               2457161166                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5368812                       # Number of bytes of host memory used (Byte)
simInsts                                     12176436                       # Number of instructions simulated (Count)
simOps                                       22390220                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   880821                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1619666                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        102004430                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data        9132273                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           9132273                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       9132273                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          9132273                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        17504                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           17504                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        17504                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          17504                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1220600844                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1220600844                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1220600844                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1220600844                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      9149777                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       9149777                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      9149777                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      9149777                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001913                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001913                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001913                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001913                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 69732.680759                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 69732.680759                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 69732.680759                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 69732.680759                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        15214                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             15214                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        17504                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        17504                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        17504                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        17504                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data        75256                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total        75256                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1208943180                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1208943180                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1208943180                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1208943180                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data  17300775573                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total  17300775573                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001913                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001913                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001913                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001913                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 69066.680759                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 69066.680759                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 69066.680759                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 69066.680759                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 229892.308560                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 229892.308560                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.replacements                  15775                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data     31801167                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total     31801167                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data         1766                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total         1766                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data     44452836                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total     44452836                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 25171.481314                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 25171.481314                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      6367681                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6367681                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         1164                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1164                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     59325282                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     59325282                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      6368845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6368845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000183                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000183                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50966.737113                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50966.737113                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1164                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1164                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data        74604                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total        74604                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     58550058                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     58550058                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data  17300775573                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total  17300775573                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000183                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000183                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 50300.737113                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 50300.737113                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 231901.447282                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 231901.447282                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2764592                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2764592                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        16340                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        16340                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1161275562                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1161275562                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2780932                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2780932                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.005876                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.005876                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 71069.495838                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 71069.495838                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        16340                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        16340                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          652                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          652                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1150393122                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1150393122                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005876                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005876                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 70403.495838                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 70403.495838                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           503.048161                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8200490                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              16978                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             483.006832                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              449883                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   503.048161                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.982516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.982516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          354                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           73229834                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          73229834                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker           83                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total           83                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker           83                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total           83                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker          122                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total          122                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker          122                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total          122                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker      1005327                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total      1005327                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker      1005327                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total      1005327                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker          205                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total          205                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker          205                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total          205                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.595122                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.595122                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.595122                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.595122                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker  8240.385246                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total  8240.385246                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker  8240.385246                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total  8240.385246                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks           48                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total           48                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker          122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total          122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker          122                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total          122                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker       924075                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total       924075                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker       924075                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total       924075                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.595122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.595122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.595122                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.595122                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  7574.385246                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total  7574.385246                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  7574.385246                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total  7574.385246                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements           88                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker           56                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total           56                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker          106                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total          106                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker       956043                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total       956043                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker          162                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total          162                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.654321                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.654321                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker  9019.273585                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total  9019.273585                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker          106                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total          106                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker       885447                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total       885447                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.654321                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.654321                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker  8353.273585                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total  8353.273585                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.hits::cpu.mmu.dtb.walker           27                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.hits::total           27                       # number of WriteReq hits (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::cpu.mmu.dtb.walker           16                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.misses::total           16                       # number of WriteReq misses (Count)
system.cpu.dtb_walker_cache.WriteReq.missLatency::cpu.mmu.dtb.walker        49284                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.missLatency::total        49284                       # number of WriteReq miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.accesses::cpu.mmu.dtb.walker           43                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.accesses::total           43                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.WriteReq.missRate::cpu.mmu.dtb.walker     0.372093                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.missRate::total     0.372093                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::cpu.mmu.dtb.walker  3080.250000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMissLatency::total  3080.250000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::cpu.mmu.dtb.walker           16                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMisses::total           16                       # number of WriteReq MSHR misses (Count)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::cpu.mmu.dtb.walker        38628                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissLatency::total        38628                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::cpu.mmu.dtb.walker     0.372093                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.mshrMissRate::total     0.372093                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::cpu.mmu.dtb.walker  2414.250000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.WriteReq.avgMshrMissLatency::total  2414.250000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse     6.818175                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          188                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           98                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.918367                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick       367965                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker     6.818175                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.426136                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.426136                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses          516                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses          516                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     12176436                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      22390220                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     22210864                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       176826                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      1225665                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     22210864                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     36930161                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     18158650                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      6435656                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      7609357                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads     12033009                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites          712                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs      9226804                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      6443450                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      2783354                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles    102004430                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      1419140                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass        12937      0.06%      0.06% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     13080123     58.42%     58.48% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult          351      0.00%     58.48% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv        70014      0.31%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     58.79% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      6443450     28.78%     87.57% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      2783354     12.43%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     22390229                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       15005051                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          15005051                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      15005051                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         15005051                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          393                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             393                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          393                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            393                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     28125180                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     28125180                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     28125180                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     28125180                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     15005444                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      15005444                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     15005444                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     15005444                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000026                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000026                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000026                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000026                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 71565.343511                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 71565.343511                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 71565.343511                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 71565.343511                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           24                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                24                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          393                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          393                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          393                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          393                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     27863442                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     27863442                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     27863442                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     27863442                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 70899.343511                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 70899.343511                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 70899.343511                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 70899.343511                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     24                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     15005051                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        15005051                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          393                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           393                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     28125180                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     28125180                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     15005444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     15005444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000026                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000026                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 71565.343511                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 71565.343511                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          393                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          393                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     27863442                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     27863442                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 70899.343511                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 70899.343511                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           168.043214                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                10430                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 26                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             401.153846                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              298701                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   168.043214                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.328209                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.328209                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          367                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          216                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          144                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.716797                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          120043945                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         120043945                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker            9                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total            9                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker            9                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total            9                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           13                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           13                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           13                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           13                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       272727                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       272727                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       272727                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       272727                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           22                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           22                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           22                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           22                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.590909                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.590909                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.590909                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.590909                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        20979                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        20979                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        20979                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        20979                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.writebacks::writebacks            3                       # number of writebacks (Count)
system.cpu.itb_walker_cache.writebacks::total            3                       # number of writebacks (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           13                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           13                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           13                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           13                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       264069                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       264069                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       264069                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       264069                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.590909                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.590909                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.590909                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.590909                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        20313                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        20313                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        20313                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        20313                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            5                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           13                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           13                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       272727                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       272727                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           13                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           13                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        20979                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        20979                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           13                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           13                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       264069                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       264069                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        20313                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        20313                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.WriteReq.hits::cpu.mmu.itb.walker            9                       # number of WriteReq hits (Count)
system.cpu.itb_walker_cache.WriteReq.hits::total            9                       # number of WriteReq hits (Count)
system.cpu.itb_walker_cache.WriteReq.accesses::cpu.mmu.itb.walker            9                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.WriteReq.accesses::total            9                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     0.769744                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           20                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           12                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick        84915                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     0.769744                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.048109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.048109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           57                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           57                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker           56                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.mmu.itb.walker            6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.inst             3                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data           682                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total              747                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker           56                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.itb.walker            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.inst            3                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data          682                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total             747                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.dtb.walker           10                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst          390                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data        16793                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total          17197                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.dtb.walker           10                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.itb.walker            4                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst          390                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data        16793                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total         17197                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.dtb.walker       543789                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.mmu.itb.walker       228438                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst     27590382                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data   1194978159                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total   1223340768                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.dtb.walker       543789                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.itb.walker       228438                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst     27590382                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data   1194978159                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total   1223340768                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker           66                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.mmu.itb.walker           10                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst          393                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data        17475                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total        17944                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker           66                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.itb.walker           10                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst          393                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data        17475                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total        17944                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.dtb.walker     0.151515                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.mmu.itb.walker     0.400000                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst     0.992366                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.960973                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.958370                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.dtb.walker     0.151515                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.itb.walker     0.400000                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.992366                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.960973                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.958370                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.dtb.walker 54378.900000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 70744.569231                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 71159.302031                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 71136.870850                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.dtb.walker 54378.900000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 70744.569231                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 71159.302031                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 71136.870850                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks         7462                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total             7462                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.dtb.walker           10                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst          390                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data        16793                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total        17197                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.dtb.walker           10                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst          390                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data        16793                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total        17197                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data        75256                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total        75256                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.dtb.walker       513819                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.itb.walker       216450                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst     26421552                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data   1144649538                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total   1171801359                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.dtb.walker       513819                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.itb.walker       216450                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst     26421552                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data   1144649538                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total   1171801359                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::cpu.data  17002657989                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total  17002657989                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.151515                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.itb.walker     0.400000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.992366                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.960973                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.958370                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.151515                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.itb.walker     0.400000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.992366                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.960973                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.958370                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 51381.900000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 67747.569231                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 68162.302031                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 68139.870850                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 51381.900000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 67747.569231                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 68162.302031                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 68139.870850                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::cpu.data 225930.928949                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 225930.928949                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.replacements                  7570                       # number of replacements (Count)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data     36672624                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total     36672624                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data         1766                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total         1766                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data     37983978                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total     37983978                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 21508.481314                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 21508.481314                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst            3                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total            3                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst          390                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total          390                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst     27590382                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total     27590382                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst          393                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total          393                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.992366                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.992366                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 70744.569231                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 70744.569231                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst          390                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total          390                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     26421552                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total     26421552                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.992366                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.992366                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 67747.569231                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 67747.569231                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data          258                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total          258                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data        16059                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total        16059                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data   1138623237                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total   1138623237                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data        16317                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total        16317                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.984188                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.984188                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 70902.499346                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 70902.499346                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data        16059                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total        16059                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data   1090494414                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total   1090494414                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.984188                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.984188                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 67905.499346                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 67905.499346                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrUncacheable::cpu.data        74604                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total        74604                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::cpu.data  17002657989                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total  17002657989                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::cpu.data 227905.447282                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 227905.447282                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker           56                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.itb.walker            6                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data          424                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total          486                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.dtb.walker           10                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data          734                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total          748                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.dtb.walker       543789                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.itb.walker       228438                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data     56354922                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total     57127149                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker           66                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.itb.walker           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data         1158                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total         1234                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.151515                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.400000                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.633851                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.606159                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 54378.900000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 57109.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 76777.822888                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 76373.193850                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker           10                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data          734                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total          748                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker       513819                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       216450                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     54155124                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total     54885393                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.151515                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.400000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.633851                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.606159                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 51381.900000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 54112.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 73780.822888                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 73376.193850                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.mmu.dtb.walker            1                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data           13                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total           14                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total            1                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.missLatency::cpu.mmu.dtb.walker         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.missLatency::total         7326                       # number of UpgradeReq miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.accesses::cpu.mmu.dtb.walker            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data           13                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total           15                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.mmu.dtb.walker     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.066667                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMissLatency::cpu.mmu.dtb.walker         7326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMissLatency::total         7326                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.mmu.dtb.walker         4329                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total         4329                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.mmu.dtb.walker     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.066667                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.mmu.dtb.walker         4329                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total         4329                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WriteClean.hits::writebacks         1181                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total         1181                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks         1181                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total         1181                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data          652                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total          652                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks           24                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total           24                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks           24                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total           24                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks        15265                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total        15265                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks        15265                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total        15265                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         7322.310929                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs               19402                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              9019                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.151236                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              81585                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks     3.856136                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker     2.945880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     1.275520                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst    96.279288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  7217.954104                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.000471                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.000360                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000156                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.011753                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.881098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.893837                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8192                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2         1132                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3         3105                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4         3827                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses            605355                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses           605355                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 6368891                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2782812                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        39                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         8                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                15005448                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq           74604                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp          76280                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq            652                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp           652                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty        22727                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean           24                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean         1440                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict          711                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq           30                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp           30                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq         16326                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp        16326                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          393                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq         1283                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq         1766                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp         1766                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          810                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       205994                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port           28                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          278                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total             207110                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        26688                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      2243349                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port         7296                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total             2278165                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                        7900                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                497728                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples        102881                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.004403                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.066210                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0              102428     99.56%     99.56% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                 453      0.44%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total          102881                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy       48526425                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        392607                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy      67968630                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy         12987                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy        111222                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests        35690                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests        17123                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests           69                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops          360                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops          360                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 74597                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                74597                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  564                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 564                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio       150322                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       150322                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   150322                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio        75161                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total        75161                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     75161                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy            94026550                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy           149758000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.dtb.walker            2                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                     93                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                        96                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.dtb.walker            2                       # number of overall hits (Count)
system.l3.overallHits::cpu.mmu.itb.walker            1                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                    93                       # number of overall hits (Count)
system.l3.overallHits::total                       96                       # number of overall hits (Count)
system.l3.demandMisses::cpu.mmu.dtb.walker            8                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.inst                  390                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                16700                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   17101                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.mmu.dtb.walker            8                       # number of overall misses (Count)
system.l3.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu.inst                 390                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data               16700                       # number of overall misses (Count)
system.l3.overallMisses::total                  17101                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.mmu.dtb.walker       486513                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.mmu.itb.walker       204462                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.inst        25772202                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data      1116193023                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         1142656200                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.dtb.walker       486513                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.mmu.itb.walker       204462                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst       25772202                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data     1116193023                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        1142656200                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.dtb.walker           10                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                390                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data              16793                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 17197                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.dtb.walker           10                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst               390                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data             16793                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                17197                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.mmu.dtb.walker     0.800000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.mmu.itb.walker     0.750000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.994462                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.994418                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.dtb.walker     0.800000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.mmu.itb.walker     0.750000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.994462                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.994418                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.mmu.dtb.walker 60814.125000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.mmu.itb.walker        68154                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.inst 66082.569231                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 66837.905569                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    66818.092509                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.dtb.walker 60814.125000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.mmu.itb.walker        68154                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 66082.569231                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 66837.905569                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   66818.092509                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrMisses::cpu.mmu.dtb.walker            8                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.inst              390                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data            16700                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               17101                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.dtb.walker            8                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst             390                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data           16700                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              17101                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data        75256                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total         75256                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.mmu.dtb.walker       445529                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.mmu.itb.walker       188906                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.inst     23758417                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data   1030011167                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     1054404019                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.dtb.walker       445529                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.mmu.itb.walker       188906                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst     23758417                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data   1030011167                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    1054404019                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu.data  16393932479                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total  16393932479                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu.mmu.dtb.walker     0.800000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.994462                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.994418                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.dtb.walker     0.800000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.994462                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.994418                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 55691.125000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.inst 60919.017949                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 61677.315389                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 61657.448044                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 55691.125000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 60919.017949                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 61677.315389                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 61657.448044                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu.data 217842.198350                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 217842.198350                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data     28777194                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total     28777194                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data         1766                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total         1766                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data     24750075                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total     24750075                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14014.765006                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14014.765006                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                 75                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    75                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data            15984                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               15984                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data   1063355913                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     1063355913                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data          16059                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             16059                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.995330                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.995330                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 66526.270833                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 66526.270833                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data        15984                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           15984                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data    980870094                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    980870094                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.995330                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.995330                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 61365.746622                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 61365.746622                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::cpu.data        74604                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total        74604                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::cpu.data  16393932479                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total  16393932479                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::cpu.data 219746.025401                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 219746.025401                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.dtb.walker            2                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data             18                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total                21                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.dtb.walker            8                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.inst          390                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data          716                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            1117                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.mmu.dtb.walker       486513                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.mmu.itb.walker       204462                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.inst     25772202                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data     52837110                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total     79300287                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.dtb.walker           10                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst          390                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data          734                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total          1138                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.800000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.750000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.975477                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.981547                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 60814.125000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        68154                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 66082.569231                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 73794.846369                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 70993.990152                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker            8                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.inst          390                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data          716                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         1117                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker       445529                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       188906                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst     23758417                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data     49141073                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total     73533925                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.800000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.750000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.975477                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.981547                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 55691.125000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 62968.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 60919.017949                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 68632.783520                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 65831.624888                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu.mmu.dtb.walker            1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu.mmu.dtb.walker            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WriteClean.hits::writebacks            1440                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                 1440                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks         1440                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total             1440                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks         1183                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total           1183                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks     0.821528                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total     0.821528                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data          652                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total          652                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks         7462                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total             7462                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks         7462                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total         7462                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                  9958.870143                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                         4342                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                       1451                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.992419                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       76000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu.mmu.dtb.walker     7.697386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker     2.999987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       169.414025                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data      9778.758744                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.005170                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.298424                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.303921                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          15650                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                   14                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  114                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 1132                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 3085                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                11305                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.477600                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                     463037                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                    463037                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1288.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       390.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     16533.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.060914984836                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               45854                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1160                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       17101                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1440                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     17101                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1440                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    167                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                   152                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      19.58                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 17101                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1440                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   16934                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                     88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                     88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     330.266667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1983.995778                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            43     95.56%     95.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            1      2.22%     97.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-13439            1      2.22%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            45                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      26.777778                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     26.594917                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      2.914610                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                1      2.22%      2.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      2.22%      4.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      2.22%      6.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                4      8.89%     15.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               38     84.44%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            45                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   10688                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1094464                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                92160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              32220940.58737134                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2713183.69953890                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   33967410921                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1832016.12                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        24960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1058112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        77120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 15073.242775216111                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 5652.466040706042                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 734820.585291785421                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 31150740.350330997258                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2270407.193016926758                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          390                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        16700                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1440                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker       182416                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        90960                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     10902099                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    480078535                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 529706441371                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     22802.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     30320.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27954.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28747.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 367851695.40                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        24320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       978752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1003776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        24320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        24320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         3840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         3840                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          380                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        15293                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15684                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           60                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             60                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker        15073                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         5652                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         715979                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       28814388                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          29551092                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       715979                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        715979                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       113049                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           113049                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       113049                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker        15073                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         5652                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        715979                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      28814388                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         29664142                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                15624                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   3                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          484                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          526                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          641                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          385                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               159009406                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              52059168                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          432304414                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10177.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27669.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               13753                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  1                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           33.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1868                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   535.160600                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   473.821305                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   175.789077                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          117      6.26%      6.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           86      4.60%     10.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           76      4.07%     14.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          154      8.24%     23.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          415     22.22%     45.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1014     54.28%     99.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.05%     99.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      0.16%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            2      0.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1868                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                999936                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                192                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               29.438043                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.005652                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.15                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               88.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    3433745.952000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    4548535.857600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   36300513.984000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  11275.488000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 6043017209.846675                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 6899230303.560514                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 16872864761.357519                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  29859406346.046593                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   879.058752                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  25774910116                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1526700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6665865074                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    2407676.544000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    3196828.756800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   29418979.699200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 6043017209.846675                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 5701016928.701296                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 17793525885.543079                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  29572583509.091335                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   870.614708                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  27188231123                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1526700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5252544067                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::cpu.data        90048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total           90688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesInstRead::cpu.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesInstRead::total          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::writebacks        88320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::total        88320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.inst            10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::cpu.data          1407                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total             1417                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::writebacks         1380                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::total            1380                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.inst           18842                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::cpu.data         2651007                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total            2669848                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwInstRead::cpu.inst        18842                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwInstRead::total          18842                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::writebacks      2600134                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::total           2600134                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::writebacks      2600134                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.inst          18842                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data        2651007                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total           5269983                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                  1310                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                 1202                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0           134                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1            86                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2            81                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3            80                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4            81                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5            81                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6            76                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7            76                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8            76                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9            76                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10           76                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11           76                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12           76                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13           77                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14           80                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15           78                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0           113                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1            80                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2            77                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3            76                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4            76                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5            75                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6            72                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7            72                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8            72                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9            72                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10           72                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11           72                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12           69                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13           68                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14           68                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15           68                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                 22610196                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat               19650000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat            58949596                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 17259.69                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            44999.69                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     2.47                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     2.26                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.11                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.06                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.05                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples         1310                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0             1310    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total         1310                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingWrites::samples         1202                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::mean    15.222962                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::gmean    13.336679                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::stdev     6.597141                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::1              13      1.08%      1.08% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::2              13      1.08%      2.16% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::3              13      1.08%      3.24% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::4              14      1.16%      4.41% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::5              31      2.58%      6.99% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::6              36      3.00%      9.98% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::7              52      4.33%     14.31% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::8              51      4.24%     18.55% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::9              53      4.41%     22.96% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::10             58      4.83%     27.79% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::11             48      3.99%     31.78% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::12             50      4.16%     35.94% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::13             59      4.91%     40.85% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::14             47      3.91%     44.76% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::15             61      5.07%     49.83% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::16             60      4.99%     54.83% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::17             48      3.99%     58.82% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::18             89      7.40%     66.22% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::19             69      5.74%     71.96% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::20             45      3.74%     75.71% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::21             66      5.49%     81.20% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::22             51      4.24%     85.44% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::23             49      4.08%     89.52% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::24             52      4.33%     93.84% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::25             33      2.75%     96.59% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::26              4      0.33%     96.92% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::27              6      0.50%     97.42% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::28              6      0.50%     97.92% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::29              7      0.58%     98.50% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::30              9      0.75%     99.25% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::31              2      0.17%     99.42% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::32              4      0.33%     99.75% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::33              1      0.08%     99.83% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::34              1      0.08%     99.92% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::35              1      0.08%    100.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::total         1202                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.bytesPerBank::samples          708                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean    223.276836                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean   203.405222                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev    70.541387                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64-65          109     15.40%     15.40% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::128-129           14      1.98%     17.37% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::192-193            7      0.99%     18.36% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-257          578     81.64%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total          708                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                74604                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               75721                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 652                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                652                       # Transaction distribution (Count)
system.membus.transDist::WriteClean              1440                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                15                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              15984                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             15984                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1117                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq         1766                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port       150322                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio          190                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port        37423                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       187935                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  187935                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port        75161                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio          380                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      1186624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      1262165                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1262165                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               15                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              94138                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    94138    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                94138                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           132583450                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy              234881                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy            36636386                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          243330990                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          18882                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1466                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadReq               74604                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp              75742                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq                652                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp               652                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty         7462                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean             1440                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict                5                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq               16                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             16059                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            16059                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq          1138                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq         1766                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp         1766                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port       197362                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port      1745877                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                              15                       # Total snoops (Count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples             94235                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   94235    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total               94235                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  33967475190                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           40487139                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          92440122                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests         26446                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests         8936                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.624626                       # Number of seconds simulated (Second)
simTicks                                 624626417331                       # Number of ticks simulated (Tick)
finalTick                                658596518559                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    555.43                       # Real time elapsed on the host (Second)
hostTickRate                               1124584371                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   44503668                       # Number of bytes of host memory used (Byte)
simInsts                                    426529971                       # Number of instructions simulated (Count)
simOps                                      684401731                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   767929                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1232204                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1875755007                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.mmu.dtb.walker     21898026                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::cpu.data      375531599                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         397429625                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.mmu.dtb.walker     21898026                       # number of overall hits (Count)
system.cpu.dcache.overallHits::cpu.data     375531599                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        397429625                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.mmu.dtb.walker         3845                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::cpu.data      1250603                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1254448                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.mmu.dtb.walker         3845                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1250603                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1254448                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.mmu.dtb.walker     23089554                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::cpu.data  10957059972                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10980149526                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.mmu.dtb.walker     23089554                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10957059972                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10980149526                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.mmu.dtb.walker     21901871                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::cpu.data    376782202                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     398684073                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.mmu.dtb.walker     21901871                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    376782202                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    398684073                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.mmu.dtb.walker     0.000176                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::cpu.data     0.003319                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.003146                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.mmu.dtb.walker     0.000176                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.003319                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.003146                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.mmu.dtb.walker  6005.085566                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::cpu.data  8761.421468                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total  8752.973042                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.mmu.dtb.walker  6005.085566                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data  8761.421468                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total  8752.973042                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       112885                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            112885                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.mmu.dtb.walker         2627                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2627                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.mmu.dtb.walker         2627                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2627                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.mmu.dtb.walker         1218                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1250603                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1251821                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.mmu.dtb.walker         1218                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1250603                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1251821                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data        54930                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total        54930                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.mmu.dtb.walker      6049944                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::cpu.data  10124158374                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  10130208318                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.mmu.dtb.walker      6049944                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  10124158374                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  10130208318                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.mmu.dtb.walker     0.000056                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003319                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.mmu.dtb.walker     0.000056                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003319                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003140                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker  4967.113300                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data  8095.421468                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total  8092.377679                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker  4967.113300                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data  8095.421468                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total  8092.377679                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                1129409                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data   3230224875                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total   3230224875                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data       148255                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total       148255                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data   3701851110                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total   3701851110                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data 24969.485751                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total 24969.485751                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.mmu.dtb.walker     21866231                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    274422725                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       296288956                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.mmu.dtb.walker         3845                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1124654                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1128499                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.mmu.dtb.walker     23089554                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7609544505                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7632634059                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.mmu.dtb.walker     21870076                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data    275547379                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    297417455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.mmu.dtb.walker     0.000176                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004082                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.003794                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker  6005.085566                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  6766.120518                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  6763.527534                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.mmu.dtb.walker         2627                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         2627                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         1218                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1124654                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1125872                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker      6049944                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   6860524941                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   6866574885                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.000056                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003785                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker  4967.113300                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data  6100.120518                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  6098.894799                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.mmu.dtb.walker        31795                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::cpu.data    101108874                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      101140669                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       125949                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       125949                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   3347515467                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   3347515467                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.mmu.dtb.walker        31795                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data    101234823                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    101266618                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001244                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001244                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 26578.340971                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 26578.340971                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       125949                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       125949                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data        54930                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total        54930                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   3263633433                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   3263633433                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001244                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001244                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 25912.340971                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 25912.340971                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           477.940861                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            315907092                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1251870                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             252.348161                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.mmu.dtb.walker     2.663696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.data   475.277165                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.mmu.dtb.walker     0.005203                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.928276                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.933478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          456                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          223                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          160                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.890625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         3191910438                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        3191910438                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            8                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker            8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts    414351811                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps     662007483                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses    660820719                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1538314                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts     35651598                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts    660820719                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads   1161800019                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites    521423448                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads    188580243                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites    164647357                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads    452895498                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites       347928                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs    376987825                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts    275547786                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts    101440039                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles   1875755007                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches     38131479                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass       630795      0.10%      0.10% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu    284144900     42.92%     43.02% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult       243011      0.04%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv          952      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     43.05% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead    275547786     41.62%     84.68% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite    101440039     15.32%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total    662007483                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst      580439237                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         580439237                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     580439237                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        580439237                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          106                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             106                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          106                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            106                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      7022304                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      7022304                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      7022304                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      7022304                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    580439343                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     580439343                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    580439343                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    580439343                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66248.150943                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 66248.150943                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66248.150943                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 66248.150943                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           33                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                33                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          106                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          106                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          106                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          106                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      6951708                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      6951708                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      6951708                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      6951708                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 65582.150943                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 65582.150943                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 65582.150943                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 65582.150943                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     33                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    580439237                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       580439237                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          106                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           106                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      7022304                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      7022304                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    580439343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    580439343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66248.150943                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66248.150943                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          106                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          106                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      6951708                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      6951708                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 65582.150943                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 65582.150943                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           439.365555                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               133568                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 33                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4047.515152                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   439.365555                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.858136                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.858136                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          440                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          439                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.859375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         4643514850                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        4643514850                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            1                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.062500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            1                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.062500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker         1218                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.inst             3                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data       1121620                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total          1122841                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker         1218                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.inst            3                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data      1121620                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total         1122841                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst          103                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data       127755                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total         127858                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst          103                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data       127755                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total        127858                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst      6870456                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data   5555032407                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total   5561902863                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst      6870456                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data   5555032407                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total   5561902863                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker         1218                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst          106                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data      1249375                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total      1250699                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker         1218                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst          106                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data      1249375                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total      1250699                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.971698                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.102255                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.102229                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.971698                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.102255                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.102229                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 66703.456311                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 43481.917788                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 43500.624623                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 66703.456311                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 43481.917788                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 43500.624623                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks         4781                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total             4781                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst          103                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data       127755                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total       127858                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst          103                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data       127755                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total       127858                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data        54930                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total        54930                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst      6561765                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data   5172150672                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total   5178712437                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst      6561765                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data   5172150672                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total   5178712437                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.971698                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.102255                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.102229                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.971698                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.102255                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.102229                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 63706.456311                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 40484.917788                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 40503.624623                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 63706.456311                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 40484.917788                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 40503.624623                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.replacements                  5578                       # number of replacements (Count)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data   3068062533                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total   3068062533                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data       148255                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total       148255                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data   3158793045                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total   3158793045                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data 21306.485751                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total 21306.485751                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst            3                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total            3                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst          103                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total          103                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst      6870456                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total      6870456                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst          106                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total          106                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.971698                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.971698                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 66703.456311                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 66703.456311                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst          103                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total          103                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst      6561765                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total      6561765                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.971698                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.971698                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 63706.456311                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 63706.456311                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data        61213                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total        61213                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data        64729                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total        64729                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data   2975902785                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total   2975902785                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data       125942                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total       125942                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.513959                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.513959                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 45974.799317                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 45974.799317                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data        64729                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total        64729                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data   2781909972                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total   2781909972                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.513959                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.513959                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 42977.799317                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 42977.799317                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker         1218                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data      1060407                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total      1061625                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data        63026                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total        63026                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data   2579129622                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total   2579129622                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker         1218                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data      1123433                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total      1124651                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.056101                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.056040                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 40921.677117                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 40921.677117                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data        63026                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total        63026                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   2390240700                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total   2390240700                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.056101                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.056040                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 37924.677117                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 37924.677117                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.data            7                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total            7                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.hits::writebacks       114917                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total       114917                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks       114917                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total       114917                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data        54930                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total        54930                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks           33                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total           33                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks           33                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total           33                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks       112885                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total       112885                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks       112885                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total       112885                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         8001.372040                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs              385135                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs            128084                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              3.006894                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks    15.931953                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.dtb.walker     0.047201                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     0.015767                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   233.425001                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  7751.952119                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.001945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.dtb.walker     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.028494                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.946283                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.976730                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         7981                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3           40                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4         7915                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.974243                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses          42401457                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses         42401457                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses               275547379                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               101438008                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               580439343                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadResp        1125978                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq          54930                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp         54930                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty       117666                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean           33                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean       114917                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict      1017321                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq            7                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp            7                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq        125942                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp       125942                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq          106                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq      1125872                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq       148255                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp       148255                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          245                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      4153117                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total            4153362                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         8896                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     94837000                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total            94845896                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                        6799                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                384128                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples       1460690                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.000992                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.031480                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0             1459241     99.90%     99.90% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                1449      0.10%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total         1460690                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy     1068953643                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy        105894                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy    1318225122                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests      2529624                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests      1251911                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests         1221                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops          227                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops          227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.data                     45                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                        45                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.data                    45                       # number of overall hits (Count)
system.l3.overallHits::total                       45                       # number of overall hits (Count)
system.l3.demandMisses::cpu.inst                  103                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data               127710                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                  127813                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.inst                 103                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data              127710                       # number of overall misses (Count)
system.l3.overallMisses::total                 127813                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.inst         6389937                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data      4959198837                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         4965588774                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst        6389937                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data     4959198837                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        4965588774                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.inst                103                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data             127755                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                127858                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst               103                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data            127755                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               127858                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.999648                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.999648                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.999648                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.999648                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.inst 62038.223301                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 38831.719027                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    38850.420333                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 62038.223301                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 38831.719027                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   38850.420333                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                    4                       # number of writebacks (Count)
system.l3.writebacks::total                         4                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu.inst              103                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data           127710                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total              127813                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst             103                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data          127710                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             127813                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data        54930                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total         54930                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.inst      5858189                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data   4300085286                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     4305943475                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst      5858189                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data   4300085286                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    4305943475                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.999648                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.999648                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.999648                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.999648                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.inst 56875.621359                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 33670.701480                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 33689.401508                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 56875.621359                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 33670.701480                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 33689.401508                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                              4                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data   2382137478                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total   2382137478                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data       148255                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total       148255                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data   2031997814                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total   2031997814                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 13706.099720                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 13706.099720                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                 11                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    11                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu.data            64718                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               64718                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu.data   2674077579                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     2674077579                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu.data          64729                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             64729                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu.data       0.999830                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999830                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu.data 41318.915588                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 41318.915588                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu.data        64718                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           64718                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu.data   2340070048                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   2340070048                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu.data     0.999830                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999830                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu.data 36157.947526                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 36157.947526                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.data             34                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total                34                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.inst          103                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data        62992                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total           63095                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.inst      6389937                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data   2285121258                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   2291511195                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.inst          103                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data        63026                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total         63129                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.999461                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.999461                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 62038.223301                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 36276.372523                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 36318.427688                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.inst          103                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data        62992                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total        63095                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst      5858189                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data   1960015238                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   1965873427                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.999461                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.999461                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 56875.621359                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 31115.304134                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 31157.356795                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.WriteClean.hits::writebacks          114917                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total               114917                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks       114917                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total           114917                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks       114917                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total         114917                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data        54930                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total        54930                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks         4781                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total             4781                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks         4781                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total         4781                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 19647.404259                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       359937                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                     122510                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.938021                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu.mmu.dtb.walker            8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       492.099193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     19144.305066                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.015018                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.584238                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.599591                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          20954                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                   21                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                   40                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                20892                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.639465                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    6469957                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   6469957                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     25959.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       103.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     24407.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.006085189820                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1188                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1188                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              365791                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              24771                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      127813                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     114921                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    127813                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   114921                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                 103303                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 88962                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      83.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                127813                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               114921                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   24510                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   1142                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   1530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   1554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                   1586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                   1247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                   1588                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                   1592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                   1226                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                   1611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                   1642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                   1665                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                   1196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                   1686                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                   1780                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                   1348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                   1190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                   1188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                   1188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1188                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      22.376263                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     96.459833                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31           1047     88.13%     88.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63           138     11.62%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            1      0.08%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2112-2143            1      0.08%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-2591            1      0.08%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1188                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1188                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      21.851010                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     21.446938                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      4.298334                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               45      3.79%      3.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      0.08%      3.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              367     30.89%     34.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              166     13.97%     48.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               82      6.90%     55.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               33      2.78%     58.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               48      4.04%     62.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               16      1.35%     63.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               46      3.87%     67.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               23      1.94%     69.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               39      3.28%     72.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                6      0.51%     73.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28              315     26.52%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                1      0.08%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1188                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 6611392                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 8180032                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              7354944                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              13095879.02950519                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              11774948.66680045                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  624626303112                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    2573295.47                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         6592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1562048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1661376                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 10553.508172400574                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2500771.591881366912                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2659791.443178121466                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          103                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       127710                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       114921                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      2461098                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1181258900                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 51960516553583                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     23894.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data      9249.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 452141180.06                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         6464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2343680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2350144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         6464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         6464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2343936                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2343936                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          101                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        36620                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           36721                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        36624                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          36624                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          10349                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        3752131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           3762479                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        10349                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         10349                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      3752541                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          3752541                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      3752541                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         10349                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       3752131                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          7515020                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  121                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 431                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 5375109                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                403172                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat            7491641                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                44422.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           61914.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                  81                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            66.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            0.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          471                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    75.006369                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    67.748308                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    73.924616                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          454     96.39%     96.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255            5      1.06%     97.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383            5      1.06%     98.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511            5      1.06%     99.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.21%     99.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.21%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          471                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                  7744                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              27584                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                0.012398                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.044161                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               14.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1462694.688000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1944633.835200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   508964.332800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1612394.784000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 111143305519.604431                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 23093668260.242321                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 390011993031.654846                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  524254495498.999390                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   839.308875                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 596357990251                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  28078848799                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    189695429                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy     6237.504000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy     8292.681600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   7516.992000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 111143305519.604431                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 22943925293.397373                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 390127049774.540039                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  524214302634.572510                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   839.244528                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 596540712189                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  28078848799                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT      6973491                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::cpu.data      5829760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total         5829888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesInstRead::total          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::writebacks      5011008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.bytesWritten::total      5011008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.inst             2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::cpu.data         91090                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total            91092                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::writebacks        78297                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.numWrites::total           78297                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.inst             205                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::cpu.data         9333195                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total            9333400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwInstRead::cpu.inst          205                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwInstRead::total            205                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::writebacks      8022408                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwWrite::total           8022408                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::writebacks      8022408                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.inst            205                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data        9333195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total          17355808                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                 24389                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                25528                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0          3419                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1          2246                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2          2177                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3          1891                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4          1810                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5          1648                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6          1226                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7          1240                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8          1292                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9          1273                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10         1268                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11         1138                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12         1038                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13          948                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14          855                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15          920                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0          2863                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1          2239                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2          1620                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3          1416                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4          2229                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5          2182                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6          1531                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7          1321                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8          1324                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9          1321                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10         1303                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11         1282                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12         1252                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13         1223                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14         1212                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15         1210                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                499677497                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat              365835000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat          1176228357                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 20487.82                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            48227.82                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     2.50                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     2.62                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.12                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.06                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.06                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples        24389                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0            24389    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total        24389                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingWrites::samples        25528                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::mean    11.435992                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::gmean     9.055666                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::stdev     6.318852                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::1            1098      4.30%      4.30% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::2            1119      4.38%      8.68% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::3            1142      4.47%     13.16% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::4            1158      4.54%     17.69% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::5            1180      4.62%     22.32% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::6            1199      4.70%     27.01% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::7            1208      4.73%     31.75% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::8            1210      4.74%     36.49% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::9            1208      4.73%     41.22% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::10           1208      4.73%     45.95% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::11           1209      4.74%     50.69% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::12           1206      4.72%     55.41% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::13           1203      4.71%     60.12% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::14           1192      4.67%     64.79% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::15           1199      4.70%     69.49% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::16           1157      4.53%     74.02% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::17           1153      4.52%     78.54% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::18           1910      7.48%     86.02% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::19            749      2.93%     88.95% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::20            713      2.79%     91.75% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::21            646      2.53%     94.28% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::22            516      2.02%     96.30% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::23            446      1.75%     98.05% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::24            363      1.42%     99.47% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::25            130      0.51%     99.98% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::26              5      0.02%    100.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::27              1      0.00%    100.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.pendingWrites::total        25528                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.nvm.bytesPerBank::samples        14608                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean    218.194962                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean   151.783312                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev   294.491281                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64-79         4060     27.79%     27.79% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::128-143         4710     32.24%     60.04% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::192-207         1435      9.82%     69.86% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-271         2492     17.06%     86.92% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::320-335          186      1.27%     88.19% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::384-399          209      1.43%     89.62% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::448-463          121      0.83%     90.45% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::512-527          811      5.55%     96.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::576-591           30      0.21%     96.21% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::640-655           38      0.26%     96.47% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::704-719           29      0.20%     96.67% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::768-783           56      0.38%     97.05% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::832-847           16      0.11%     97.16% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::896-911           29      0.20%     97.36% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::960-975            6      0.04%     97.40% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1024-1039           62      0.42%     97.82% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1088-1103           16      0.11%     97.93% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1152-1167           16      0.11%     98.04% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1216-1231           13      0.09%     98.13% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1280-1295           30      0.21%     98.34% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1344-1359           10      0.07%     98.40% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1408-1423           10      0.07%     98.47% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1472-1487            9      0.06%     98.54% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1536-1551           24      0.16%     98.70% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1600-1615            7      0.05%     98.75% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1664-1679            7      0.05%     98.80% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1728-1743           10      0.07%     98.86% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1792-1807           25      0.17%     99.03% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1856-1871            5      0.03%     99.07% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1920-1935            5      0.03%     99.10% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1984-1999           10      0.07%     99.17% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2048-2063           19      0.13%     99.30% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2112-2127            3      0.02%     99.32% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2176-2191            9      0.06%     99.38% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2240-2255            4      0.03%     99.41% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2304-2319           22      0.15%     99.56% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2368-2383            7      0.05%     99.61% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2432-2447            5      0.03%     99.64% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2496-2511            5      0.03%     99.68% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2560-2575           14      0.10%     99.77% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2624-2639            3      0.02%     99.79% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2688-2703            4      0.03%     99.82% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2752-2767            3      0.02%     99.84% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2816-2831           12      0.08%     99.92% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::2944-2959            2      0.01%     99.94% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::3072-3087            4      0.03%     99.97% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::3136-3151            1      0.01%     99.97% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::3328-3343            2      0.01%     99.99% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::3456-3471            2      0.01%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total        14608                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               63095                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               54930                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              54930                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             4                       # Transaction distribution (Count)
system.membus.transDist::WriteClean            114917                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              64718                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             64718                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          63095                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq       148255                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio       109860                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       518802                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       628662                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  628662                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio       219720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port     15534976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total     15754696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 15754696                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             330998                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   330998    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               330998                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy           143607393                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy           985290935                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          698685002                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         276072                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       122510                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadResp              63129                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq              54930                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp             54930                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty         4785                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean           114917                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict              573                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             64729                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            64729                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq         63129                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq       148255                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp       148255                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port       782357                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port     16063304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                               4                       # Total snoops (Count)
system.tol3bus.snoopTraffic                       256                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            331047                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  331047    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              331047                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 624629043369                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          248298120                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         195390747                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        281467                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests       127860                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.034113                       # Number of seconds simulated (Second)
simTicks                                  34112550969                       # Number of ticks simulated (Tick)
finalTick                                692711569359                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     19.57                       # Real time elapsed on the host (Second)
hostTickRate                               1743431305                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   44503668                       # Number of bytes of host memory used (Byte)
simInsts                                    444166564                       # Number of instructions simulated (Count)
simOps                                      715791305                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 22700475                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   36582665                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        102440093                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data       13023914                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13023914                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13023914                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13023914                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          540                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             540                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          540                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            540                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     53022924                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     53022924                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     53022924                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     53022924                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13024454                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13024454                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13024454                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13024454                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000041                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 98190.600000                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 98190.600000                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 98190.600000                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 98190.600000                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          162                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               162                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          540                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          540                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          540                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          540                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data        52911                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total        52911                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     52663284                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     52663284                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     52663284                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     52663284                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data   6141686832                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total   6141686832                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.000041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 97524.600000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 97524.600000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 97524.600000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 97524.600000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 116075.803368                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 116075.803368                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.dcache.replacements                    475                       # number of replacements (Count)
system.cpu.dcache.CleanInvalidReq.missLatency::cpu.data        53280                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.missLatency::total        53280                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::cpu.data        51948                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissLatency::total        51948                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::cpu.data        25974                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanInvalidReq.avgMshrMissLatency::total        25974                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      9164925                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9164925                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          452                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           452                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     52379568                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     52379568                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      9165377                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      9165377                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000049                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000049                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data       115884                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total       115884                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          452                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          452                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data        26488                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total        26488                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     52078536                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     52078536                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data   6141686832                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total   6141686832                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000049                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000049                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data       115218                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total       115218                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 231866.763516                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 231866.763516                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3858989                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3858989                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           88                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           88                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       643356                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       643356                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3859077                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3859077                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000023                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000023                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  7310.863636                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  7310.863636                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           88                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           88                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data        26423                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total        26423                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       584748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       584748                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000023                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000023                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  6644.863636                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  6644.863636                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.301472                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             96875786                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                989                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs           97953.271992                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.301472                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998636                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998636                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          105                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          350                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          104196181                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         104196181                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total            6                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker            6                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total            6                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker        33300                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total        33300                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker        33300                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total        33300                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total         5550                       # average overall miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.writebacks::writebacks            4                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.writebacks::total            4                       # number of writebacks (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker            6                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total            6                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker        29304                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total        29304                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker        29304                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total        29304                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total         4884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            6                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker            6                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total            6                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker        33300                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total        33300                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker         5550                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total         5550                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker            6                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker        29304                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total        29304                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker         4884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total         4884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            8                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs           23                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           14                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.642857                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker            8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.500000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024     0.500000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses           18                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses           18                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     17634869                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      31385546                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     31168995                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       162079                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      1828784                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     31168995                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     51449238                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     25278073                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      9230224                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites     10766579                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads     17089041                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites           59                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs     13077367                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      9191865                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      3885502                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles    102440093                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      2018239                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass        28134      0.09%      0.09% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     18267214     58.20%     58.29% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult        12831      0.04%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     58.33% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      9191865     29.29%     87.62% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      3885502     12.38%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     31385546                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       21588298                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          21588298                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      21588298                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         21588298                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           47                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              47                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           47                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             47                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2797866                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2797866                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2797866                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2797866                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     21588345                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      21588345                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     21588345                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     21588345                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000002                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000002                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 59529.063830                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 59529.063830                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 59529.063830                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 59529.063830                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           23                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                23                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           47                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           47                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           47                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           47                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2766564                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2766564                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2766564                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2766564                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000002                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000002                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 58863.063830                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 58863.063830                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 58863.063830                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 58863.063830                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     23                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     21588298                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        21588298                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           47                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            47                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2797866                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2797866                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     21588345                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     21588345                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000002                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 59529.063830                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 59529.063830                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           47                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           47                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2766564                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2766564                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000002                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 58863.063830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 58863.063830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           451.062584                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            616883053                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                487                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           1266700.314168                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   451.062584                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.880982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.880982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          464                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          431                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.906250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          172706807                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         172706807                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker        35298                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total        35298                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker        35298                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total        35298                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        11766                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        11766                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        11766                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        11766                       # average overall miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu.itb_walker_cache.writebacks::total            1                       # number of writebacks (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker        33300                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total        33300                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker        33300                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total        33300                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        11100                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        11100                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        11100                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        11100                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            2                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker        35298                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total        35298                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        11766                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        11766                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker        33300                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total        33300                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        11100                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        11100                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     1.003660                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            5                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            4                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     1.250000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     1.003660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.062729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.062729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.125000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            9                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            9                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.demandHits::cpu.mmu.dtb.walker            6                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.inst             5                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data            68                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total               79                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.mmu.dtb.walker            6                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.inst            5                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data           68                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total              79                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.inst           42                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data          463                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total            508                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst           42                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data          463                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total           508                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.mmu.itb.walker        29970                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.inst      2718279                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data     52064550                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total     54812799                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.mmu.itb.walker        29970                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst      2718279                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data     52064550                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total     54812799                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.inst           47                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data          531                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total          587                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst           47                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data          531                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total          587                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.inst     0.893617                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.871940                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.865417                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.893617                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.871940                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.865417                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.mmu.itb.walker         9990                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 64720.928571                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 112450.431965                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMissLatency::total 107899.210630                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.mmu.itb.walker         9990                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 64720.928571                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 112450.431965                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMissLatency::total 107899.210630                       # average overall miss latency ((Cycle/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks          190                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total              190                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data          463                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total          508                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst           42                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data          463                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total          508                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrUncacheable::cpu.data        52911                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.overallMshrUncacheable::total        52911                       # number of overall MSHR uncacheable misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.mmu.itb.walker        20979                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst      2592405                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data     50676939                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total     53290323                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.mmu.itb.walker        20979                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst      2592405                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data     50676939                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total     53290323                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::cpu.data   6035840784                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.overallMshrUncacheableLatency::total   6035840784                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.893617                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.871940                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.865417                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.893617                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.871940                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.865417                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker         6993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 61723.928571                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 109453.431965                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 104902.210630                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker         6993                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 61723.928571                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 109453.431965                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 104902.210630                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::cpu.data 114075.348869                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.overallAvgMshrUncacheableLatency::total 114075.348869                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu.l2cache.replacements                   379                       # number of replacements (Count)
system.cpu.l2cache.CleanInvalidReq.missLatency::cpu.data        50616                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.missLatency::total        50616                       # number of CleanInvalidReq miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::cpu.data        44622                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissLatency::total        44622                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::cpu.data        22311                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.CleanInvalidReq.avgMshrMissLatency::total        22311                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst            5                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total            5                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst           42                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total           42                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst      2718279                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total      2718279                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst           47                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total           47                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.893617                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.893617                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 64720.928571                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 64720.928571                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst           42                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total           42                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst      2592405                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total      2592405                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.893617                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.893617                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 61723.928571                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 61723.928571                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data           44                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total           44                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data           37                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total           37                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data       369630                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total       369630                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data           81                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total           81                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.456790                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.456790                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data         9990                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total         9990                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data           37                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total           37                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data       258741                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total       258741                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.456790                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.456790                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data         6993                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total         6993                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadReq.mshrUncacheable::cpu.data        26488                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheable::total        26488                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::cpu.data   6035840784                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.mshrUncacheableLatency::total   6035840784                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::cpu.data 227870.763516                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadReq.avgMshrUncacheableLatency::total 227870.763516                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.mmu.dtb.walker            6                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.data           24                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total           30                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data          426                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total          429                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.mmu.itb.walker        29970                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data     51694920                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total     51724890                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.dtb.walker            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data          450                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total          459                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.946667                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.934641                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker         9990                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 121349.577465                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 120570.839161                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data          426                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total          429                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker        20979                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     50418198                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total     50439177                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.946667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.934641                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker         6993                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 118352.577465                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 117573.839161                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.hits::cpu.data            7                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total            7                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.hits::writebacks            2                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.hits::total            2                       # number of WriteClean hits (Count)
system.cpu.l2cache.WriteClean.accesses::writebacks            2                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteClean.accesses::total            2                       # number of WriteClean accesses(hits+misses) (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::cpu.data        26423                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WriteReq.mshrUncacheable::total        26423                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.l2cache.WritebackClean.hits::writebacks           23                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.hits::total           23                       # number of WritebackClean hits (Count)
system.cpu.l2cache.WritebackClean.accesses::writebacks           23                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackClean.accesses::total           23                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.hits::writebacks          167                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total          167                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks          167                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total          167                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         8048.732747                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs             2249354                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs              8513                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs            264.225772                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks    16.842688                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.mmu.itb.walker     0.010978                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst   178.835739                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data  7853.043341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.002056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.mmu.itb.walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.021831                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.958623                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.982511                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1024         8132                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2           71                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3          107                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4         7945                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.992676                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses             18148                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses            18148                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 9165378                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3859083                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         1                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                21588346                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.toL2Bus.transDist::ReadReq           26488                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadResp          26996                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteReq          26423                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteResp         26423                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackDirty          357                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WritebackClean           23                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::WriteClean            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanEvict          505                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeReq            7                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::UpgradeResp            7                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExReq            81                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadExResp           81                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadCleanReq           47                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::ReadSharedReq          461                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.transDist::CleanInvalidResp            2                       # Transaction distribution (Count)
system.cpu.toL2Bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          117                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       107381                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port            8                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port           18                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktCount::total             107524                       # Packet count per connected requestor and responder (Count)
system.cpu.toL2Bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         4480                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port        97400                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.cpu.l2cache.cpu_side_port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.pktSize::total              102776                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.toL2Bus.snoops                         381                       # Total snoops (Count)
system.cpu.toL2Bus.snoopTraffic                 12288                       # Total snoop traffic (Byte)
system.cpu.toL2Bus.snoopFanout::samples         53888                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::mean         0.000353                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::stdev        0.018774                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::0               53869     99.96%     99.96% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::1                  19      0.04%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::2                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::3                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::4                   0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu.toL2Bus.snoopFanout::total           53888                       # Request fanout histogram (Count)
system.cpu.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.toL2Bus.reqLayer0.occupancy       26914392                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer0.occupancy         46953                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer1.occupancy      26975331                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer2.occupancy          2997                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.respLayer3.occupancy          5994                       # Layer occupancy (ticks) (Tick)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu.toL2Bus.snoop_filter.totRequests         1104                       # Total number of requests made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleRequests          519                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiRequests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.totSnoops           12                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.toL2Bus.snoop_filter.hitSingleSnoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 26488                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                26488                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                26420                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               26420                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio       105816                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       105816                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   105816                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio        52908                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total        52908                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     52908                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer10.occupancy            98757443                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            79396000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.inst                      2                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu.data                     50                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                        55                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu.mmu.itb.walker            3                       # number of overall hits (Count)
system.l3.overallHits::cpu.inst                     2                       # number of overall hits (Count)
system.l3.overallHits::cpu.data                    50                       # number of overall hits (Count)
system.l3.overallHits::total                       55                       # number of overall hits (Count)
system.l3.demandMisses::cpu.inst                   40                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu.data                  413                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                     453                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu.inst                  40                       # number of overall misses (Count)
system.l3.overallMisses::cpu.data                 413                       # number of overall misses (Count)
system.l3.overallMisses::total                    453                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu.inst         2511819                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu.data        49639311                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total           52151130                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu.inst        2511819                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu.data       49639311                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total          52151130                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.inst                 42                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu.data                463                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                   508                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.inst                42                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu.data               463                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                  508                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu.inst           0.952381                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu.data           0.892009                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.891732                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu.inst          0.952381                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu.data          0.892009                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.891732                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu.inst 62795.475000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu.data 120192.036320                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    115123.907285                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.inst 62795.475000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu.data 120192.036320                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   115123.907285                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrMisses::cpu.inst               40                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu.data              413                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total                 453                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu.inst              40                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu.data             413                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total                453                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::cpu.data        52911                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total         52911                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu.inst      2305916                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu.data     47507652                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total       49813568                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.inst      2305916                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu.data     47507652                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total      49813568                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::cpu.data   5819759686                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total   5819759686                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu.inst       0.952381                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu.data       0.892009                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.891732                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu.inst      0.952381                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu.data      0.892009                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.891732                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu.inst 57647.900000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu.data 115030.634383                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 109963.726269                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.inst 57647.900000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu.data 115030.634383                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 109963.726269                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::cpu.data 109991.489218                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 109991.489218                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.CleanInvalidReq.missLatency::cpu.data        39294                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.missLatency::total        39294                       # number of CleanInvalidReq miss ticks (Tick)
system.l3.CleanInvalidReq.avgMissLatency::cpu.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
system.l3.CleanInvalidReq.mshrMisses::cpu.data            2                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMisses::total            2                       # number of CleanInvalidReq MSHR misses (Count)
system.l3.CleanInvalidReq.mshrMissLatency::cpu.data        28999                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissLatency::total        28999                       # number of CleanInvalidReq MSHR miss ticks (Tick)
system.l3.CleanInvalidReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
system.l3.CleanInvalidReq.avgMshrMissLatency::cpu.data 14499.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.CleanInvalidReq.avgMshrMissLatency::total 14499.500000                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu.data                 37                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    37                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.accesses::cpu.data             37                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total                37                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadReq.mshrUncacheable::cpu.data        26488                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total        26488                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::cpu.data   5819759686                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total   5819759686                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::cpu.data 219713.065766                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 219713.065766                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu.mmu.itb.walker            3                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.inst              2                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu.data             13                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total                18                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu.inst           40                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu.data          413                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total             453                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu.inst      2511819                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu.data     49639311                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total     52151130                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.inst           42                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu.data          426                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total           471                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu.inst     0.952381                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu.data     0.969484                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.961783                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu.inst 62795.475000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu.data 120192.036320                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 115123.907285                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu.inst           40                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu.data          413                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total          453                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu.inst      2305916                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu.data     47507652                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total     49813568                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu.inst     0.952381                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu.data     0.969484                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.961783                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.inst 57647.900000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu.data 115030.634383                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 109963.726269                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.WriteClean.hits::writebacks               2                       # number of WriteClean hits (Count)
system.l3.WriteClean.hits::total                    2                       # number of WriteClean hits (Count)
system.l3.WriteClean.accesses::writebacks            2                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.accesses::total                2                       # number of WriteClean accesses(hits+misses) (Count)
system.l3.WriteClean.mshrMisses::writebacks            2                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMisses::total              2                       # number of WriteClean MSHR misses (Count)
system.l3.WriteClean.mshrMissRate::writebacks            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteClean.mshrMissRate::total            1                       # mshr miss rate for WriteClean accesses (Ratio)
system.l3.WriteReq.mshrUncacheable::cpu.data        26423                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total        26423                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks          190                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total              190                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks          190                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total          190                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 21173.903647                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        34793                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      21407                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.625309                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu.mmu.dtb.walker            8                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.inst       506.160310                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data     20656.743338                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu.mmu.dtb.walker     0.000244                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.inst             0.015447                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.630394                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.646176                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          21405                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::1                    2                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                   38                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                  107                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                21258                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.653229                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                      14517                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                     14517                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu.inst::samples        40.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       410.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000140240                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               10073                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         453                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       453                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        2                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      83.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   453                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    2                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     450                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::64                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::65                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::66                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::67                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::68                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::69                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::70                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::71                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::72                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::73                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::74                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::75                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::76                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::77                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::78                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::79                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::80                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::81                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::82                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::83                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::84                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::85                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::86                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::87                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::88                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::89                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::90                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::91                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::92                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::93                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::94                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::95                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::96                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::97                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::98                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::99                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::100                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::101                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::102                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::103                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::104                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::105                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::106                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::107                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::108                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::109                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::110                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::111                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::112                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::113                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::114                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::115                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::116                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::117                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::118                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::119                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::120                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::121                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::122                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::123                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::124                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::125                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::126                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::127                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::128                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::129                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::130                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::131                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::132                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::133                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::134                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::135                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::136                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::137                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::138                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::139                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::140                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::141                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::142                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::143                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::144                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::145                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::146                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::147                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::148                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::149                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::150                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::151                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::152                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::153                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::154                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::155                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::156                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::157                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::158                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::159                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::160                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::161                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::162                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::163                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::164                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::165                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::166                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::167                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::168                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::169                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::170                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::171                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::172                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::173                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::174                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::175                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   28992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                  128                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              849892.46410644                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3752.28460974                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   34107675516                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                   74961924.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         2560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        26240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 75045.692194829302                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 769218.344997000415                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           40                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          413                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks            2                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       988436                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     34222636                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     24710.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     82863.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         2432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total           2752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           38                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total              43                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total              2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          71293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data           9381                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total             80674                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        71293                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         71293                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks         3752                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total             3752                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks         3752                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         71293                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data          9381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total            84426                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                   41                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                  198240                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                136612                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat             915412                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 4835.12                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           22327.12                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                  27                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            65.85                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples           14                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   187.428571                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   135.633155                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   169.261616                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127            6     42.86%     42.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191            3     21.43%     64.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319            3     21.43%     85.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575            1      7.14%     92.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::576-639            1      7.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total           14                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                  2624                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                0.076922                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               65.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    43662.528000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    58048.771200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   172458.988800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 6069339384.763477                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 1283290842.254418                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 21282641488.819916                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  28635545886.126675                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   839.443110                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32545217963                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1533350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     36231636                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 6069339384.763477                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 1252604949.523220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 21306219349.901520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  28628163684.189079                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   839.226703                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32581449599                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1533350000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.nvm.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::cpu.data        26112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesRead::total           26240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.nvm.bytesInstRead::total          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.nvm.numReads::cpu.inst             2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::cpu.data           408                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.numReads::total              410                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.nvm.bwRead::cpu.inst            3752                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::cpu.data          765466                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwRead::total             769218                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwInstRead::cpu.inst         3752                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwInstRead::total           3752                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.inst           3752                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::cpu.data         765466                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.bwTotal::total            769218                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.nvm.readBursts                   409                       # Number of NVM read bursts (Count)
system.mem_ctrls.nvm.writeBursts                    0                       # Number of NVM write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::0            28                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::1            26                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::2            25                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::3            25                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::4            24                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::5            25                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::6            26                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::7            26                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::8            26                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::9            25                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::10           25                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::11           26                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::12           26                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::13           26                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::14           25                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankRdBursts::15           25                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.nvm.totQLat                 22950000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.nvm.totBusLat                6135000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.nvm.totMemAccLat            34295660                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.nvm.avgQLat                 56112.47                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgBusLat               15000.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgMemAccLat            83852.47                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.nvm.avgRdBW                     0.77                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.avgWrBW                     0.00                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.nvm.peakBW                   4266.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.nvm.busUtil                     0.02                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilRead                 0.02                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.nvm.busUtilWrite                0.00                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.nvm.pendingReads::samples          409                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::0              409    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.pendingReads::total          409                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.nvm.bytesPerBank::samples          408                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::mean     88.156863                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::gmean    69.154960                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::stdev   152.731123                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::64-71          394     96.57%     96.57% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::128-135            1      0.25%     96.81% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::192-199            1      0.25%     97.06% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::256-263            1      0.25%     97.30% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::512-519            4      0.98%     98.28% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::768-775            1      0.25%     98.53% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::896-903            1      0.25%     98.77% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1024-1031            1      0.25%     99.02% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1280-1287            2      0.49%     99.51% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1344-1351            1      0.25%     99.75% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::1536-1543            1      0.25%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.bytesPerBank::total          408                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.nvm.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                26488                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               26941                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               26423                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              26423                       # Transaction distribution (Count)
system.membus.transDist::WriteClean                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            453                       # Transaction distribution (Count)
system.membus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port       105816                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.cpu.interrupts.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port          910                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       106732                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  106732                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port        52908                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.cpu.interrupts.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port        29120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total        82040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    82040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              53366                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    53366    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                53366                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           112701557                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy                8237                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy              580475                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy           81686928                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            455                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.transDist::ReadReq               26488                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp              26959                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq              26423                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp             26423                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty          190                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteClean                2                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict              177                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq                37                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp               37                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq           471                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidReq            2                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanInvalidResp            2                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port       107211                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu.l2cache.mem_side_port::system.l3.cpu_side_port        97720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                               0                       # Total snoops (Count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples             53421                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   53421    100.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total               53421                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  34115050800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           26838801                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          35742041                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests           877                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests          369                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
