###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       256941   # Number of WRITE/WRITEP commands
num_reads_done                 =       699665   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       524777   # Number of read row buffer hits
num_read_cmds                  =       699662   # Number of READ/READP commands
num_writes_done                =       256958   # Number of read requests issued
num_write_row_hits             =       214798   # Number of write row buffer hits
num_act_cmds                   =       217918   # Number of ACT commands
num_pre_cmds                   =       217896   # Number of PRE commands
num_ondemand_pres              =       194434   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9469710   # Cyles of rank active rank.0
rank_active_cycles.1           =      9250638   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       530290   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       749362   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       901089   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11229   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4527   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1549   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1483   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2139   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2919   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3702   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         6772   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1556   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19659   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           44   # Write cmd latency (cycles)
write_latency[20-39]           =          610   # Write cmd latency (cycles)
write_latency[40-59]           =         1091   # Write cmd latency (cycles)
write_latency[60-79]           =         2016   # Write cmd latency (cycles)
write_latency[80-99]           =         3975   # Write cmd latency (cycles)
write_latency[100-119]         =         5991   # Write cmd latency (cycles)
write_latency[120-139]         =         8216   # Write cmd latency (cycles)
write_latency[140-159]         =        10016   # Write cmd latency (cycles)
write_latency[160-179]         =        11499   # Write cmd latency (cycles)
write_latency[180-199]         =        12755   # Write cmd latency (cycles)
write_latency[200-]            =       200728   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       259485   # Read request latency (cycles)
read_latency[40-59]            =        81569   # Read request latency (cycles)
read_latency[60-79]            =       108779   # Read request latency (cycles)
read_latency[80-99]            =        41840   # Read request latency (cycles)
read_latency[100-119]          =        31720   # Read request latency (cycles)
read_latency[120-139]          =        26035   # Read request latency (cycles)
read_latency[140-159]          =        15950   # Read request latency (cycles)
read_latency[160-179]          =        12258   # Read request latency (cycles)
read_latency[180-199]          =         9943   # Read request latency (cycles)
read_latency[200-]             =       112082   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.28265e+09   # Write energy
read_energy                    =  2.82104e+09   # Read energy
act_energy                     =  5.96224e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54539e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.59694e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9091e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7724e+09   # Active standby energy rank.1
average_read_latency           =       128.43   # Average read request latency (cycles)
average_interarrival           =      10.4533   # Average request interarrival latency (cycles)
total_energy                   =  1.77003e+10   # Total energy (pJ)
average_power                  =      1770.03   # Average power (mW)
average_bandwidth              =      8.16318   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       274852   # Number of WRITE/WRITEP commands
num_reads_done                 =       713643   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       524017   # Number of read row buffer hits
num_read_cmds                  =       713640   # Number of READ/READP commands
num_writes_done                =       274857   # Number of read requests issued
num_write_row_hits             =       222256   # Number of write row buffer hits
num_act_cmds                   =       243299   # Number of ACT commands
num_pre_cmds                   =       243270   # Number of PRE commands
num_ondemand_pres              =       220167   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9388421   # Cyles of rank active rank.0
rank_active_cycles.1           =      9319031   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       611579   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       680969   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       934323   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9980   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4563   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1537   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1416   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2151   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2848   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3749   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         6674   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1627   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19632   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           42   # Write cmd latency (cycles)
write_latency[20-39]           =          762   # Write cmd latency (cycles)
write_latency[40-59]           =         1137   # Write cmd latency (cycles)
write_latency[60-79]           =         2053   # Write cmd latency (cycles)
write_latency[80-99]           =         3850   # Write cmd latency (cycles)
write_latency[100-119]         =         6189   # Write cmd latency (cycles)
write_latency[120-139]         =         8609   # Write cmd latency (cycles)
write_latency[140-159]         =        11047   # Write cmd latency (cycles)
write_latency[160-179]         =        12476   # Write cmd latency (cycles)
write_latency[180-199]         =        14187   # Write cmd latency (cycles)
write_latency[200-]            =       214500   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       249525   # Read request latency (cycles)
read_latency[40-59]            =        80988   # Read request latency (cycles)
read_latency[60-79]            =       114723   # Read request latency (cycles)
read_latency[80-99]            =        44181   # Read request latency (cycles)
read_latency[100-119]          =        33195   # Read request latency (cycles)
read_latency[120-139]          =        27862   # Read request latency (cycles)
read_latency[140-159]          =        17041   # Read request latency (cycles)
read_latency[160-179]          =        13033   # Read request latency (cycles)
read_latency[180-199]          =        10650   # Read request latency (cycles)
read_latency[200-]             =       122442   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.37206e+09   # Write energy
read_energy                    =   2.8774e+09   # Read energy
act_energy                     =  6.65666e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.93558e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.26865e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85837e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81508e+09   # Active standby energy rank.1
average_read_latency           =      136.289   # Average read request latency (cycles)
average_interarrival           =      10.1162   # Average request interarrival latency (cycles)
total_energy                   =  1.79136e+10   # Total energy (pJ)
average_power                  =      1791.36   # Average power (mW)
average_bandwidth              =       8.4352   # Average bandwidth
