// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _backward_lite_HH_
#define _backward_lite_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "backward_lite_uitfYi.h"
#include "backward_lite_fpeg8j.h"
#include "backward_lite_sdihbi.h"
#include "backward_lite_smobkb.h"
#include "backward_lite_batcud.h"
#include "backward_lite_nn_dEe.h"
#include "backward_lite_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct backward_lite : public sc_module {
    // Port declarations 23
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_logic > in_stream_TLAST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    backward_lite(sc_module_name name);
    SC_HAS_PROCESS(backward_lite);

    ~backward_lite();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    backward_lite_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* backward_lite_AXILiteS_s_axi_U;
    backward_lite_smobkb* smooth_grad_V_U;
    backward_lite_batcud* batch_x_mat_V_U;
    backward_lite_nn_dEe* nn_out_mat_V_U;
    backward_lite_nn_dEe* batch_y_mat_V_U;
    backward_lite_uitfYi<1,6,32,32>* backward_lite_uitfYi_U1;
    backward_lite_uitfYi<1,6,32,32>* backward_lite_uitfYi_U2;
    backward_lite_uitfYi<1,6,32,32>* backward_lite_uitfYi_U3;
    backward_lite_uitfYi<1,6,32,32>* backward_lite_uitfYi_U4;
    backward_lite_uitfYi<1,6,32,32>* backward_lite_uitfYi_U5;
    backward_lite_fpeg8j<1,1,32,64>* backward_lite_fpeg8j_U6;
    backward_lite_sdihbi<1,52,48,32,48>* backward_lite_sdihbi_U7;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > in_stream_data_0_data_out;
    sc_signal< sc_logic > in_stream_data_0_vld_in;
    sc_signal< sc_logic > in_stream_data_0_vld_out;
    sc_signal< sc_logic > in_stream_data_0_ack_in;
    sc_signal< sc_logic > in_stream_data_0_ack_out;
    sc_signal< sc_lv<32> > in_stream_data_0_payload_A;
    sc_signal< sc_lv<32> > in_stream_data_0_payload_B;
    sc_signal< sc_logic > in_stream_data_0_sel_rd;
    sc_signal< sc_logic > in_stream_data_0_sel_wr;
    sc_signal< sc_logic > in_stream_data_0_sel;
    sc_signal< sc_logic > in_stream_data_0_load_A;
    sc_signal< sc_logic > in_stream_data_0_load_B;
    sc_signal< sc_lv<2> > in_stream_data_0_state;
    sc_signal< sc_logic > in_stream_data_0_state_cmp_full;
    sc_signal< sc_logic > in_stream_last_0_vld_in;
    sc_signal< sc_logic > in_stream_last_0_ack_out;
    sc_signal< sc_lv<2> > in_stream_last_0_state;
    sc_signal< sc_lv<32> > bias;
    sc_signal< sc_logic > bias_ap_vld;
    sc_signal< sc_lv<32> > w1;
    sc_signal< sc_logic > w1_ap_vld;
    sc_signal< sc_lv<32> > w2;
    sc_signal< sc_logic > w2_ap_vld;
    sc_signal< sc_lv<32> > w3;
    sc_signal< sc_logic > w3_ap_vld;
    sc_signal< sc_lv<32> > w4;
    sc_signal< sc_logic > w4_ap_vld;
    sc_signal< sc_lv<32> > w5;
    sc_signal< sc_logic > w5_ap_vld;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_lv<33> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond1_reg_2413;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond2_reg_2478;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > exitcond3_reg_2548;
    sc_signal< sc_lv<6> > i_reg_364;
    sc_signal< sc_lv<6> > i_reg_364_pp0_iter1_reg;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > i_reg_364_pp0_iter2_reg;
    sc_signal< sc_lv<7> > i_1_reg_376;
    sc_signal< sc_lv<8> > i_2_reg_387;
    sc_signal< sc_lv<6> > i_3_reg_398;
    sc_signal< sc_lv<32> > batch_x_mat_V_q0;
    sc_signal< sc_lv<32> > reg_527;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_lv<32> > batch_x_mat_V_q1;
    sc_signal< sc_logic > ap_CS_fsm_state84;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_lv<32> > reg_532;
    sc_signal< sc_lv<1> > exitcond1_fu_537_p2;
    sc_signal< sc_lv<1> > exitcond1_reg_2413_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond1_reg_2413_pp0_iter2_reg;
    sc_signal< sc_lv<6> > i_6_fu_543_p2;
    sc_signal< sc_lv<6> > i_6_reg_2417;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > isneg_reg_2422;
    sc_signal< sc_lv<1> > isneg_reg_2422_pp0_iter2_reg;
    sc_signal< sc_lv<11> > exp_tmp_V_reg_2428;
    sc_signal< sc_lv<52> > tmp_23_fu_575_p1;
    sc_signal< sc_lv<52> > tmp_23_reg_2433;
    sc_signal< sc_lv<1> > tmp_2_fu_579_p2;
    sc_signal< sc_lv<1> > tmp_2_reg_2438;
    sc_signal< sc_lv<1> > tmp_2_reg_2438_pp0_iter2_reg;
    sc_signal< sc_lv<54> > man_V_2_fu_605_p3;
    sc_signal< sc_lv<54> > man_V_2_reg_2444;
    sc_signal< sc_lv<12> > sh_amt_fu_636_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_2449;
    sc_signal< sc_lv<1> > tmp_9_fu_644_p2;
    sc_signal< sc_lv<1> > tmp_9_reg_2455;
    sc_signal< sc_lv<32> > tmp_25_fu_650_p1;
    sc_signal< sc_lv<32> > tmp_25_reg_2460;
    sc_signal< sc_lv<1> > sel_tmp7_fu_681_p2;
    sc_signal< sc_lv<1> > sel_tmp7_reg_2466;
    sc_signal< sc_lv<1> > sel_tmp4_fu_699_p2;
    sc_signal< sc_lv<1> > sel_tmp4_reg_2472;
    sc_signal< sc_lv<1> > exitcond2_fu_817_p2;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter3;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > exitcond2_reg_2478_pp1_iter1_reg;
    sc_signal< sc_lv<1> > exitcond2_reg_2478_pp1_iter2_reg;
    sc_signal< sc_lv<7> > tmp_10_fu_823_p2;
    sc_signal< sc_lv<7> > tmp_10_reg_2482;
    sc_signal< sc_lv<7> > tmp_10_reg_2482_pp1_iter1_reg;
    sc_signal< sc_lv<7> > tmp_10_reg_2482_pp1_iter2_reg;
    sc_signal< sc_lv<7> > i_7_fu_829_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > isneg_1_reg_2492;
    sc_signal< sc_lv<1> > isneg_1_reg_2492_pp1_iter2_reg;
    sc_signal< sc_lv<11> > exp_tmp_V_1_reg_2498;
    sc_signal< sc_lv<52> > tmp_49_fu_861_p1;
    sc_signal< sc_lv<52> > tmp_49_reg_2503;
    sc_signal< sc_lv<1> > tmp_16_fu_865_p2;
    sc_signal< sc_lv<1> > tmp_16_reg_2508;
    sc_signal< sc_lv<1> > tmp_16_reg_2508_pp1_iter2_reg;
    sc_signal< sc_lv<54> > man_V_5_fu_891_p3;
    sc_signal< sc_lv<54> > man_V_5_reg_2514;
    sc_signal< sc_lv<12> > sh_amt_1_fu_922_p3;
    sc_signal< sc_lv<12> > sh_amt_1_reg_2519;
    sc_signal< sc_lv<1> > tmp_22_fu_930_p2;
    sc_signal< sc_lv<1> > tmp_22_reg_2525;
    sc_signal< sc_lv<32> > tmp_51_fu_936_p1;
    sc_signal< sc_lv<32> > tmp_51_reg_2530;
    sc_signal< sc_lv<1> > sel_tmp12_fu_967_p2;
    sc_signal< sc_lv<1> > sel_tmp12_reg_2536;
    sc_signal< sc_lv<1> > sel_tmp17_fu_985_p2;
    sc_signal< sc_lv<1> > sel_tmp17_reg_2542;
    sc_signal< sc_lv<1> > exitcond3_fu_1102_p2;
    sc_signal< bool > ap_block_state12_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state14_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state15_pp2_stage0_iter3;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > exitcond3_reg_2548_pp2_iter1_reg;
    sc_signal< sc_lv<1> > exitcond3_reg_2548_pp2_iter2_reg;
    sc_signal< sc_lv<8> > tmp_26_fu_1108_p2;
    sc_signal< sc_lv<8> > tmp_26_reg_2552;
    sc_signal< sc_lv<8> > tmp_26_reg_2552_pp2_iter1_reg;
    sc_signal< sc_lv<8> > tmp_26_reg_2552_pp2_iter2_reg;
    sc_signal< sc_lv<8> > i_9_fu_1114_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > isneg_2_reg_2562;
    sc_signal< sc_lv<1> > isneg_2_reg_2562_pp2_iter2_reg;
    sc_signal< sc_lv<11> > exp_tmp_V_2_reg_2568;
    sc_signal< sc_lv<52> > tmp_88_fu_1146_p1;
    sc_signal< sc_lv<52> > tmp_88_reg_2573;
    sc_signal< sc_lv<1> > tmp_32_fu_1150_p2;
    sc_signal< sc_lv<1> > tmp_32_reg_2578;
    sc_signal< sc_lv<1> > tmp_32_reg_2578_pp2_iter2_reg;
    sc_signal< sc_lv<54> > man_V_8_fu_1176_p3;
    sc_signal< sc_lv<54> > man_V_8_reg_2584;
    sc_signal< sc_lv<12> > sh_amt_2_fu_1207_p3;
    sc_signal< sc_lv<12> > sh_amt_2_reg_2589;
    sc_signal< sc_lv<1> > tmp_40_fu_1215_p2;
    sc_signal< sc_lv<1> > tmp_40_reg_2595;
    sc_signal< sc_lv<32> > tmp_97_fu_1221_p1;
    sc_signal< sc_lv<32> > tmp_97_reg_2600;
    sc_signal< sc_lv<1> > sel_tmp21_fu_1252_p2;
    sc_signal< sc_lv<1> > sel_tmp21_reg_2606;
    sc_signal< sc_lv<1> > sel_tmp26_fu_1270_p2;
    sc_signal< sc_lv<1> > sel_tmp26_reg_2612;
    sc_signal< sc_lv<1> > exitcond4_fu_1387_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state17_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state19_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state20_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state21_pp3_stage0_iter4;
    sc_signal< bool > ap_block_state22_pp3_stage0_iter5;
    sc_signal< bool > ap_block_state23_pp3_stage0_iter6;
    sc_signal< bool > ap_block_state24_pp3_stage0_iter7;
    sc_signal< bool > ap_block_state25_pp3_stage0_iter8;
    sc_signal< bool > ap_block_state26_pp3_stage0_iter9;
    sc_signal< bool > ap_block_state27_pp3_stage0_iter10;
    sc_signal< bool > ap_block_state28_pp3_stage0_iter11;
    sc_signal< bool > ap_block_state29_pp3_stage0_iter12;
    sc_signal< bool > ap_block_state30_pp3_stage0_iter13;
    sc_signal< bool > ap_block_state31_pp3_stage0_iter14;
    sc_signal< bool > ap_block_state32_pp3_stage0_iter15;
    sc_signal< bool > ap_block_state33_pp3_stage0_iter16;
    sc_signal< bool > ap_block_state34_pp3_stage0_iter17;
    sc_signal< bool > ap_block_state35_pp3_stage0_iter18;
    sc_signal< bool > ap_block_state36_pp3_stage0_iter19;
    sc_signal< bool > ap_block_state37_pp3_stage0_iter20;
    sc_signal< bool > ap_block_state38_pp3_stage0_iter21;
    sc_signal< bool > ap_block_state39_pp3_stage0_iter22;
    sc_signal< bool > ap_block_state40_pp3_stage0_iter23;
    sc_signal< bool > ap_block_state41_pp3_stage0_iter24;
    sc_signal< bool > ap_block_state42_pp3_stage0_iter25;
    sc_signal< bool > ap_block_state43_pp3_stage0_iter26;
    sc_signal< bool > ap_block_state44_pp3_stage0_iter27;
    sc_signal< bool > ap_block_state45_pp3_stage0_iter28;
    sc_signal< bool > ap_block_state46_pp3_stage0_iter29;
    sc_signal< bool > ap_block_state47_pp3_stage0_iter30;
    sc_signal< bool > ap_block_state48_pp3_stage0_iter31;
    sc_signal< bool > ap_block_state49_pp3_stage0_iter32;
    sc_signal< bool > ap_block_state50_pp3_stage0_iter33;
    sc_signal< bool > ap_block_state51_pp3_stage0_iter34;
    sc_signal< bool > ap_block_state52_pp3_stage0_iter35;
    sc_signal< bool > ap_block_state53_pp3_stage0_iter36;
    sc_signal< bool > ap_block_state54_pp3_stage0_iter37;
    sc_signal< bool > ap_block_state55_pp3_stage0_iter38;
    sc_signal< bool > ap_block_state56_pp3_stage0_iter39;
    sc_signal< bool > ap_block_state57_pp3_stage0_iter40;
    sc_signal< bool > ap_block_state58_pp3_stage0_iter41;
    sc_signal< bool > ap_block_state59_pp3_stage0_iter42;
    sc_signal< bool > ap_block_state60_pp3_stage0_iter43;
    sc_signal< bool > ap_block_state61_pp3_stage0_iter44;
    sc_signal< bool > ap_block_state62_pp3_stage0_iter45;
    sc_signal< bool > ap_block_state63_pp3_stage0_iter46;
    sc_signal< bool > ap_block_state64_pp3_stage0_iter47;
    sc_signal< bool > ap_block_state65_pp3_stage0_iter48;
    sc_signal< bool > ap_block_state66_pp3_stage0_iter49;
    sc_signal< bool > ap_block_state67_pp3_stage0_iter50;
    sc_signal< bool > ap_block_state68_pp3_stage0_iter51;
    sc_signal< bool > ap_block_state69_pp3_stage0_iter52;
    sc_signal< bool > ap_block_state70_pp3_stage0_iter53;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<6> > i_10_fu_1393_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<64> > tmp_46_fu_1399_p1;
    sc_signal< sc_lv<64> > tmp_46_reg_2627;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter1_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter2_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter3_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter4_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter5_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter6_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter7_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter8_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter9_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter10_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter11_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter12_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter13_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter14_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter15_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter16_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter17_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter18_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter19_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter20_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter21_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter22_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter23_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter24_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter25_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter26_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter27_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter28_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter29_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter30_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter31_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter32_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter33_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter34_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter35_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter36_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter37_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter38_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter39_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter40_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter41_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter42_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter43_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter44_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter45_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter46_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter47_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter48_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter49_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter50_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter51_reg;
    sc_signal< sc_lv<64> > tmp_46_reg_2627_pp3_iter52_reg;
    sc_signal< sc_lv<32> > abs_dif_V_3_fu_1405_p2;
    sc_signal< sc_lv<32> > abs_dif_V_3_reg_2643;
    sc_signal< sc_lv<1> > tmp_111_reg_2651;
    sc_signal< sc_lv<1> > icmp2_fu_1444_p2;
    sc_signal< sc_lv<1> > icmp2_reg_2661;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter3_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter4_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter5_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter6_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter7_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter8_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter9_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter10_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter11_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter12_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter13_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter14_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter15_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter16_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter17_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter18_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter19_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter20_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter21_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter22_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter23_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter24_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter25_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter26_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter27_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter28_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter29_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter30_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter31_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter32_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter33_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter34_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter35_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter36_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter37_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter38_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter39_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter40_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter41_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter42_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter43_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter44_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter45_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter46_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter47_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter48_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter49_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter50_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter51_reg;
    sc_signal< sc_lv<1> > icmp2_reg_2661_pp3_iter52_reg;
    sc_signal< sc_lv<6> > i_8_fu_1494_p2;
    sc_signal< sc_lv<6> > i_8_reg_2673;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_lv<1> > exitcond5_fu_1488_p2;
    sc_signal< sc_lv<32> > tmp_58_fu_1505_p2;
    sc_signal< sc_lv<32> > tmp_58_reg_2683;
    sc_signal< sc_lv<32> > bias_temp_V_fu_1511_p2;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_lv<1> > tmp_57_fu_1517_p2;
    sc_signal< sc_lv<1> > tmp_57_reg_2693;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_lv<1> > is_neg_fu_1523_p3;
    sc_signal< sc_lv<1> > is_neg_reg_2698;
    sc_signal< sc_lv<32> > tmp32_V_1_fu_1556_p2;
    sc_signal< sc_lv<32> > tmp32_V_1_reg_2703;
    sc_signal< sc_lv<8> > tmp_114_fu_1562_p1;
    sc_signal< sc_lv<8> > tmp_114_reg_2708;
    sc_signal< sc_lv<32> > tmp32_V_24_fu_1566_p1;
    sc_signal< sc_lv<32> > tmp32_V_24_reg_2713;
    sc_signal< sc_logic > ap_CS_fsm_state80;
    sc_signal< sc_lv<1> > tmp_59_fu_1580_p2;
    sc_signal< sc_lv<1> > tmp_59_reg_2718;
    sc_signal< sc_lv<6> > i_11_fu_1636_p2;
    sc_signal< sc_lv<6> > i_11_reg_2726;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_lv<1> > exitcond_fu_1630_p2;
    sc_signal< sc_lv<6> > tmp_82_fu_1648_p2;
    sc_signal< sc_lv<6> > tmp_82_reg_2741;
    sc_signal< sc_lv<32> > tmp_66_fu_1659_p2;
    sc_signal< sc_lv<32> > tmp_66_reg_2751;
    sc_signal< sc_lv<32> > tmp_73_fu_1665_p2;
    sc_signal< sc_lv<32> > tmp_73_reg_2756;
    sc_signal< sc_lv<32> > tmp_79_fu_1671_p2;
    sc_signal< sc_lv<32> > tmp_79_reg_2761;
    sc_signal< sc_lv<32> > tmp_91_fu_1677_p2;
    sc_signal< sc_lv<32> > tmp_91_reg_2766;
    sc_signal< sc_lv<32> > tmp_99_fu_1683_p2;
    sc_signal< sc_lv<32> > tmp_99_reg_2771;
    sc_signal< sc_lv<32> > smooth_grad_V_q1;
    sc_signal< sc_lv<32> > smooth_grad_V_load_reg_2776;
    sc_signal< sc_lv<48> > OP1_V_cast_fu_1710_p1;
    sc_signal< sc_lv<48> > OP1_V_cast_reg_2791;
    sc_signal< sc_lv<32> > p_Val2_11_reg_2798;
    sc_signal< sc_lv<32> > p_Val2_13_reg_2803;
    sc_signal< sc_lv<32> > w1_temp_V_fu_1766_p2;
    sc_signal< sc_lv<32> > w1_temp_V_reg_2813;
    sc_signal< sc_lv<32> > w2_temp_V_fu_1771_p2;
    sc_signal< sc_lv<32> > w2_temp_V_reg_2818;
    sc_signal< sc_lv<32> > p_Val2_15_reg_2823;
    sc_signal< sc_lv<32> > p_Val2_17_reg_2828;
    sc_signal< sc_lv<32> > w3_temp_V_fu_1814_p2;
    sc_signal< sc_lv<32> > w3_temp_V_reg_2833;
    sc_signal< sc_logic > ap_CS_fsm_state86;
    sc_signal< sc_lv<32> > w4_temp_V_fu_1819_p2;
    sc_signal< sc_lv<32> > w4_temp_V_reg_2838;
    sc_signal< sc_lv<32> > p_Val2_19_reg_2843;
    sc_signal< sc_lv<32> > w5_temp_V_fu_1843_p2;
    sc_signal< sc_logic > ap_CS_fsm_state87;
    sc_signal< sc_lv<1> > tmp_65_fu_1848_p2;
    sc_signal< sc_lv<1> > tmp_65_reg_2853;
    sc_signal< sc_logic > ap_CS_fsm_state88;
    sc_signal< sc_lv<1> > is_neg_1_fu_1854_p3;
    sc_signal< sc_lv<1> > is_neg_1_reg_2858;
    sc_signal< sc_lv<32> > tmp32_V_3_fu_1887_p2;
    sc_signal< sc_lv<32> > tmp32_V_3_reg_2863;
    sc_signal< sc_lv<8> > tmp_116_fu_1893_p1;
    sc_signal< sc_lv<8> > tmp_116_reg_2868;
    sc_signal< sc_lv<1> > tmp_72_fu_1897_p2;
    sc_signal< sc_lv<1> > tmp_72_reg_2873;
    sc_signal< sc_lv<1> > is_neg_2_fu_1903_p3;
    sc_signal< sc_lv<1> > is_neg_2_reg_2878;
    sc_signal< sc_lv<32> > tmp32_V_7_fu_1936_p2;
    sc_signal< sc_lv<32> > tmp32_V_7_reg_2883;
    sc_signal< sc_lv<8> > tmp_118_fu_1942_p1;
    sc_signal< sc_lv<8> > tmp_118_reg_2888;
    sc_signal< sc_lv<1> > tmp_78_fu_1946_p2;
    sc_signal< sc_lv<1> > tmp_78_reg_2893;
    sc_signal< sc_lv<1> > is_neg_3_fu_1952_p3;
    sc_signal< sc_lv<1> > is_neg_3_reg_2898;
    sc_signal< sc_lv<32> > tmp32_V_14_fu_1985_p2;
    sc_signal< sc_lv<32> > tmp32_V_14_reg_2903;
    sc_signal< sc_lv<8> > tmp_120_fu_1991_p1;
    sc_signal< sc_lv<8> > tmp_120_reg_2908;
    sc_signal< sc_lv<1> > tmp_90_fu_1995_p2;
    sc_signal< sc_lv<1> > tmp_90_reg_2913;
    sc_signal< sc_lv<1> > is_neg_4_fu_2001_p3;
    sc_signal< sc_lv<1> > is_neg_4_reg_2918;
    sc_signal< sc_lv<32> > tmp32_V_18_fu_2034_p2;
    sc_signal< sc_lv<32> > tmp32_V_18_reg_2923;
    sc_signal< sc_lv<8> > tmp_122_fu_2040_p1;
    sc_signal< sc_lv<8> > tmp_122_reg_2928;
    sc_signal< sc_lv<1> > tmp_98_fu_2044_p2;
    sc_signal< sc_lv<1> > tmp_98_reg_2933;
    sc_signal< sc_lv<1> > is_neg_5_fu_2050_p3;
    sc_signal< sc_lv<1> > is_neg_5_reg_2938;
    sc_signal< sc_lv<32> > tmp32_V_23_fu_2083_p2;
    sc_signal< sc_lv<32> > tmp32_V_23_reg_2943;
    sc_signal< sc_lv<8> > tmp_124_fu_2089_p1;
    sc_signal< sc_lv<8> > tmp_124_reg_2948;
    sc_signal< sc_lv<32> > tmp32_V_25_fu_2093_p1;
    sc_signal< sc_lv<32> > tmp32_V_25_reg_2953;
    sc_signal< sc_logic > ap_CS_fsm_state94;
    sc_signal< sc_lv<1> > tmp_67_fu_2107_p2;
    sc_signal< sc_lv<1> > tmp_67_reg_2958;
    sc_signal< sc_lv<32> > tmp32_V_26_fu_2113_p1;
    sc_signal< sc_lv<32> > tmp32_V_26_reg_2963;
    sc_signal< sc_lv<1> > tmp_74_fu_2127_p2;
    sc_signal< sc_lv<1> > tmp_74_reg_2968;
    sc_signal< sc_lv<32> > tmp32_V_27_fu_2133_p1;
    sc_signal< sc_lv<32> > tmp32_V_27_reg_2973;
    sc_signal< sc_lv<1> > tmp_81_fu_2147_p2;
    sc_signal< sc_lv<1> > tmp_81_reg_2978;
    sc_signal< sc_lv<32> > tmp32_V_28_fu_2153_p1;
    sc_signal< sc_lv<32> > tmp32_V_28_reg_2983;
    sc_signal< sc_lv<1> > tmp_93_fu_2167_p2;
    sc_signal< sc_lv<1> > tmp_93_reg_2988;
    sc_signal< sc_lv<32> > tmp32_V_29_fu_2173_p1;
    sc_signal< sc_lv<32> > tmp32_V_29_reg_2993;
    sc_signal< sc_lv<1> > tmp_100_fu_2187_p2;
    sc_signal< sc_lv<1> > tmp_100_reg_2998;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state12;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state17;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter53;
    sc_signal< sc_lv<5> > smooth_grad_V_address0;
    sc_signal< sc_logic > smooth_grad_V_ce0;
    sc_signal< sc_logic > smooth_grad_V_we0;
    sc_signal< sc_lv<32> > smooth_grad_V_d0;
    sc_signal< sc_lv<32> > smooth_grad_V_q0;
    sc_signal< sc_lv<5> > smooth_grad_V_address1;
    sc_signal< sc_logic > smooth_grad_V_ce1;
    sc_signal< sc_logic > smooth_grad_V_we1;
    sc_signal< sc_lv<32> > smooth_grad_V_d1;
    sc_signal< sc_lv<8> > batch_x_mat_V_address0;
    sc_signal< sc_logic > batch_x_mat_V_ce0;
    sc_signal< sc_logic > batch_x_mat_V_we0;
    sc_signal< sc_lv<32> > batch_x_mat_V_d0;
    sc_signal< sc_lv<8> > batch_x_mat_V_address1;
    sc_signal< sc_logic > batch_x_mat_V_ce1;
    sc_signal< sc_lv<5> > nn_out_mat_V_address0;
    sc_signal< sc_logic > nn_out_mat_V_ce0;
    sc_signal< sc_logic > nn_out_mat_V_we0;
    sc_signal< sc_lv<32> > nn_out_mat_V_d0;
    sc_signal< sc_lv<32> > nn_out_mat_V_q0;
    sc_signal< sc_lv<5> > batch_y_mat_V_address0;
    sc_signal< sc_logic > batch_y_mat_V_ce0;
    sc_signal< sc_logic > batch_y_mat_V_we0;
    sc_signal< sc_lv<32> > batch_y_mat_V_d0;
    sc_signal< sc_lv<32> > batch_y_mat_V_q0;
    sc_signal< sc_lv<6> > ap_phi_mux_i_phi_fu_368_p4;
    sc_signal< sc_lv<32> > p_Val2_6_reg_409;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_lv<6> > i_4_reg_421;
    sc_signal< sc_lv<32> > p_Val2_32_reg_432;
    sc_signal< sc_logic > ap_CS_fsm_state81;
    sc_signal< sc_lv<32> > p_Val2_8_reg_444;
    sc_signal< sc_lv<32> > p_Val2_9_reg_456;
    sc_signal< sc_lv<32> > p_Val2_3_reg_468;
    sc_signal< sc_lv<32> > p_Val2_4_reg_480;
    sc_signal< sc_lv<6> > i_5_reg_492;
    sc_signal< sc_lv<64> > tmp_6_fu_705_p1;
    sc_signal< sc_lv<64> > tmp_11_fu_991_p1;
    sc_signal< sc_lv<64> > tmp_27_fu_1276_p1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<64> > tmp_61_fu_1500_p1;
    sc_signal< sc_lv<64> > tmp_80_fu_1642_p1;
    sc_signal< sc_lv<64> > tmp_83_fu_1654_p1;
    sc_signal< sc_lv<64> > tmp_86_fu_1697_p1;
    sc_signal< sc_lv<64> > tmp_89_fu_1705_p1;
    sc_signal< sc_lv<64> > tmp_92_fu_1761_p1;
    sc_signal< sc_logic > ap_CS_fsm_state95;
    sc_signal< sc_lv<32> > grp_fu_504_p0;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_logic > ap_CS_fsm_state89;
    sc_signal< sc_lv<64> > grp_fu_519_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_549_p1;
    sc_signal< sc_lv<63> > tmp_1_fu_553_p1;
    sc_signal< sc_lv<53> > tmp_8_fu_588_p3;
    sc_signal< sc_lv<54> > p_Result_s_fu_595_p1;
    sc_signal< sc_lv<54> > man_V_1_fu_599_p2;
    sc_signal< sc_lv<12> > tmp_s_fu_585_p1;
    sc_signal< sc_lv<12> > F2_fu_612_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_618_p2;
    sc_signal< sc_lv<12> > tmp_5_fu_624_p2;
    sc_signal< sc_lv<12> > tmp_7_fu_630_p2;
    sc_signal< sc_lv<7> > tmp_33_fu_654_p4;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_fu_670_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_675_p2;
    sc_signal< sc_lv<1> > sel_tmp21_demorgan_fu_687_p2;
    sc_signal< sc_lv<1> > icmp_fu_664_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_693_p2;
    sc_signal< sc_lv<32> > sh_amt_cast_fu_710_p1;
    sc_signal< sc_lv<54> > tmp_15_fu_718_p1;
    sc_signal< sc_lv<54> > tmp_17_fu_722_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_743_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_713_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_753_p2;
    sc_signal< sc_lv<32> > tmp_18_fu_738_p2;
    sc_signal< sc_lv<32> > tmp_36_fu_727_p1;
    sc_signal< sc_lv<1> > sel_tmp_fu_764_p2;
    sc_signal< sc_lv<1> > sel_tmp9_fu_759_p2;
    sc_signal< sc_lv<32> > storemerge_fu_731_p3;
    sc_signal< sc_lv<1> > sel_tmp2_fu_748_p2;
    sc_signal< sc_lv<1> > or_cond_fu_776_p2;
    sc_signal< sc_lv<32> > newSel_fu_769_p3;
    sc_signal< sc_lv<32> > newSel1_fu_781_p3;
    sc_signal< sc_lv<1> > or_cond1_fu_788_p2;
    sc_signal< sc_lv<1> > or_cond2_fu_802_p2;
    sc_signal< sc_lv<32> > newSel2_fu_794_p3;
    sc_signal< sc_lv<64> > ireg_V_1_fu_835_p1;
    sc_signal< sc_lv<63> > tmp_42_fu_839_p1;
    sc_signal< sc_lv<53> > tmp_14_fu_874_p3;
    sc_signal< sc_lv<54> > p_Result_2_fu_881_p1;
    sc_signal< sc_lv<54> > man_V_4_fu_885_p2;
    sc_signal< sc_lv<12> > tmp_13_fu_871_p1;
    sc_signal< sc_lv<12> > F2_1_fu_898_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_904_p2;
    sc_signal< sc_lv<12> > tmp_20_fu_910_p2;
    sc_signal< sc_lv<12> > tmp_21_fu_916_p2;
    sc_signal< sc_lv<7> > tmp_53_fu_940_p4;
    sc_signal< sc_lv<1> > sel_tmp31_demorgan_fu_956_p2;
    sc_signal< sc_lv<1> > sel_tmp11_fu_961_p2;
    sc_signal< sc_lv<1> > sel_tmp46_demorgan_fu_973_p2;
    sc_signal< sc_lv<1> > icmp7_fu_950_p2;
    sc_signal< sc_lv<1> > sel_tmp16_fu_979_p2;
    sc_signal< sc_lv<32> > sh_amt_1_cast_fu_995_p1;
    sc_signal< sc_lv<54> > tmp_31_fu_1003_p1;
    sc_signal< sc_lv<54> > tmp_34_fu_1007_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_1028_p2;
    sc_signal< sc_lv<1> > tmp_24_fu_998_p2;
    sc_signal< sc_lv<1> > sel_tmp13_fu_1038_p2;
    sc_signal< sc_lv<32> > tmp_35_fu_1023_p2;
    sc_signal< sc_lv<32> > tmp_63_fu_1012_p1;
    sc_signal< sc_lv<1> > sel_tmp15_fu_1049_p2;
    sc_signal< sc_lv<1> > sel_tmp14_fu_1044_p2;
    sc_signal< sc_lv<32> > storemerge2_fu_1016_p3;
    sc_signal< sc_lv<1> > sel_tmp10_fu_1033_p2;
    sc_signal< sc_lv<1> > or_cond3_fu_1061_p2;
    sc_signal< sc_lv<32> > newSel4_fu_1054_p3;
    sc_signal< sc_lv<32> > newSel5_fu_1066_p3;
    sc_signal< sc_lv<1> > or_cond4_fu_1073_p2;
    sc_signal< sc_lv<1> > or_cond5_fu_1087_p2;
    sc_signal< sc_lv<32> > newSel6_fu_1079_p3;
    sc_signal< sc_lv<64> > ireg_V_2_fu_1120_p1;
    sc_signal< sc_lv<63> > tmp_70_fu_1124_p1;
    sc_signal< sc_lv<53> > tmp_30_fu_1159_p3;
    sc_signal< sc_lv<54> > p_Result_3_fu_1166_p1;
    sc_signal< sc_lv<54> > man_V_7_fu_1170_p2;
    sc_signal< sc_lv<12> > tmp_29_fu_1156_p1;
    sc_signal< sc_lv<12> > F2_2_fu_1183_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_1189_p2;
    sc_signal< sc_lv<12> > tmp_38_fu_1195_p2;
    sc_signal< sc_lv<12> > tmp_39_fu_1201_p2;
    sc_signal< sc_lv<7> > tmp_104_fu_1225_p4;
    sc_signal< sc_lv<1> > sel_tmp56_demorgan_fu_1241_p2;
    sc_signal< sc_lv<1> > sel_tmp20_fu_1246_p2;
    sc_signal< sc_lv<1> > sel_tmp71_demorgan_fu_1258_p2;
    sc_signal< sc_lv<1> > icmp1_fu_1235_p2;
    sc_signal< sc_lv<1> > sel_tmp25_fu_1264_p2;
    sc_signal< sc_lv<32> > sh_amt_2_cast_fu_1280_p1;
    sc_signal< sc_lv<54> > tmp_43_fu_1288_p1;
    sc_signal< sc_lv<54> > tmp_44_fu_1292_p2;
    sc_signal< sc_lv<1> > sel_tmp18_fu_1313_p2;
    sc_signal< sc_lv<1> > tmp_41_fu_1283_p2;
    sc_signal< sc_lv<1> > sel_tmp22_fu_1323_p2;
    sc_signal< sc_lv<32> > tmp_45_fu_1308_p2;
    sc_signal< sc_lv<32> > tmp_110_fu_1297_p1;
    sc_signal< sc_lv<1> > sel_tmp24_fu_1334_p2;
    sc_signal< sc_lv<1> > sel_tmp23_fu_1329_p2;
    sc_signal< sc_lv<32> > storemerge4_fu_1301_p3;
    sc_signal< sc_lv<1> > sel_tmp19_fu_1318_p2;
    sc_signal< sc_lv<1> > or_cond6_fu_1346_p2;
    sc_signal< sc_lv<32> > newSel8_fu_1339_p3;
    sc_signal< sc_lv<32> > newSel9_fu_1351_p3;
    sc_signal< sc_lv<1> > or_cond7_fu_1358_p2;
    sc_signal< sc_lv<1> > or_cond8_fu_1372_p2;
    sc_signal< sc_lv<32> > newSel10_fu_1364_p3;
    sc_signal< sc_lv<32> > abs_dif_V_fu_1419_p2;
    sc_signal< sc_lv<32> > abs_dif_V_1_fu_1424_p3;
    sc_signal< sc_lv<16> > tmp_112_fu_1434_p4;
    sc_signal< sc_lv<48> > grp_fu_1457_p0;
    sc_signal< sc_lv<27> > tmp_50_fu_1463_p4;
    sc_signal< sc_lv<48> > grp_fu_1457_p2;
    sc_signal< sc_lv<32> > p_Val2_36_fu_1531_p3;
    sc_signal< sc_lv<32> > p_Result_7_fu_1538_p4;
    sc_signal< sc_lv<32> > num_zeros_fu_1548_p3;
    sc_signal< sc_lv<32> > grp_fu_504_p1;
    sc_signal< sc_lv<8> > p_Result_5_fu_1570_p4;
    sc_signal< sc_lv<8> > tmp_60_fu_1586_p2;
    sc_signal< sc_lv<8> > tmp_62_fu_1591_p1;
    sc_signal< sc_lv<8> > p_Repl2_1_trunc_fu_1594_p2;
    sc_signal< sc_lv<9> > tmp_64_fu_1600_p3;
    sc_signal< sc_lv<32> > p_Result_8_fu_1607_p5;
    sc_signal< sc_lv<32> > f_fu_1618_p1;
    sc_signal< sc_lv<7> > tmp_105_fu_1689_p3;
    sc_signal< sc_lv<7> > tmp_88_cast_fu_1702_p1;
    sc_signal< sc_lv<32> > p_Val2_7_fu_1717_p0;
    sc_signal< sc_lv<32> > p_Val2_7_fu_1717_p1;
    sc_signal< sc_lv<48> > p_Val2_7_fu_1717_p2;
    sc_signal< sc_lv<32> > p_Val2_12_fu_1737_p0;
    sc_signal< sc_lv<32> > p_Val2_12_fu_1737_p1;
    sc_signal< sc_lv<48> > p_Val2_12_fu_1737_p2;
    sc_signal< sc_lv<8> > tmp_106_fu_1753_p3;
    sc_signal< sc_lv<32> > p_Val2_14_fu_1780_p0;
    sc_signal< sc_lv<32> > p_Val2_14_fu_1780_p1;
    sc_signal< sc_lv<48> > p_Val2_14_fu_1780_p2;
    sc_signal< sc_lv<32> > p_Val2_16_fu_1799_p0;
    sc_signal< sc_lv<32> > p_Val2_16_fu_1799_p1;
    sc_signal< sc_lv<48> > p_Val2_16_fu_1799_p2;
    sc_signal< sc_lv<32> > p_Val2_18_fu_1828_p0;
    sc_signal< sc_lv<32> > p_Val2_18_fu_1828_p1;
    sc_signal< sc_lv<48> > p_Val2_18_fu_1828_p2;
    sc_signal< sc_lv<32> > p_Val2_37_fu_1862_p3;
    sc_signal< sc_lv<32> > p_Result_10_fu_1869_p4;
    sc_signal< sc_lv<32> > num_zeros_1_fu_1879_p3;
    sc_signal< sc_lv<32> > p_Val2_38_fu_1911_p3;
    sc_signal< sc_lv<32> > p_Result_12_fu_1918_p4;
    sc_signal< sc_lv<32> > num_zeros_2_fu_1928_p3;
    sc_signal< sc_lv<32> > p_Val2_39_fu_1960_p3;
    sc_signal< sc_lv<32> > p_Result_14_fu_1967_p4;
    sc_signal< sc_lv<32> > num_zeros_3_fu_1977_p3;
    sc_signal< sc_lv<32> > p_Val2_s_fu_2009_p3;
    sc_signal< sc_lv<32> > p_Result_16_fu_2016_p4;
    sc_signal< sc_lv<32> > num_zeros_4_fu_2026_p3;
    sc_signal< sc_lv<32> > p_Val2_40_fu_2058_p3;
    sc_signal< sc_lv<32> > p_Result_18_fu_2065_p4;
    sc_signal< sc_lv<32> > num_zeros_5_fu_2075_p3;
    sc_signal< sc_lv<8> > p_Result_1_fu_2097_p4;
    sc_signal< sc_lv<32> > grp_fu_507_p1;
    sc_signal< sc_lv<8> > p_Result_4_fu_2117_p4;
    sc_signal< sc_lv<32> > grp_fu_510_p1;
    sc_signal< sc_lv<8> > p_Result_9_fu_2137_p4;
    sc_signal< sc_lv<32> > grp_fu_513_p1;
    sc_signal< sc_lv<8> > p_Result_s_27_fu_2157_p4;
    sc_signal< sc_lv<32> > grp_fu_516_p1;
    sc_signal< sc_lv<8> > p_Result_6_fu_2177_p4;
    sc_signal< sc_lv<8> > tmp_68_fu_2193_p2;
    sc_signal< sc_lv<8> > tmp_69_fu_2198_p1;
    sc_signal< sc_lv<8> > p_Repl2_4_trunc_fu_2201_p2;
    sc_signal< sc_lv<9> > tmp_71_fu_2207_p3;
    sc_signal< sc_lv<32> > p_Result_11_fu_2214_p5;
    sc_signal< sc_lv<32> > f_2_fu_2225_p1;
    sc_signal< sc_lv<8> > tmp_75_fu_2237_p2;
    sc_signal< sc_lv<8> > tmp_76_fu_2242_p1;
    sc_signal< sc_lv<8> > p_Repl2_7_trunc_fu_2245_p2;
    sc_signal< sc_lv<9> > tmp_77_fu_2251_p3;
    sc_signal< sc_lv<32> > p_Result_13_fu_2258_p5;
    sc_signal< sc_lv<32> > f_4_fu_2269_p1;
    sc_signal< sc_lv<8> > tmp_84_fu_2281_p2;
    sc_signal< sc_lv<8> > tmp_85_fu_2286_p1;
    sc_signal< sc_lv<8> > p_Repl2_10_trunc_fu_2289_p2;
    sc_signal< sc_lv<9> > tmp_87_fu_2295_p3;
    sc_signal< sc_lv<32> > p_Result_15_fu_2302_p5;
    sc_signal< sc_lv<32> > f_6_fu_2313_p1;
    sc_signal< sc_lv<8> > tmp_94_fu_2325_p2;
    sc_signal< sc_lv<8> > tmp_95_fu_2330_p1;
    sc_signal< sc_lv<8> > p_Repl2_13_trunc_fu_2333_p2;
    sc_signal< sc_lv<9> > tmp_96_fu_2339_p3;
    sc_signal< sc_lv<32> > p_Result_17_fu_2346_p5;
    sc_signal< sc_lv<32> > f_8_fu_2357_p1;
    sc_signal< sc_lv<8> > tmp_101_fu_2369_p2;
    sc_signal< sc_lv<8> > tmp_102_fu_2374_p1;
    sc_signal< sc_lv<8> > p_Repl2_16_trunc_fu_2377_p2;
    sc_signal< sc_lv<9> > tmp_103_fu_2383_p3;
    sc_signal< sc_lv<32> > p_Result_19_fu_2390_p5;
    sc_signal< sc_lv<32> > f_11_fu_2401_p1;
    sc_signal< sc_lv<33> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<33> ap_ST_fsm_state1;
    static const sc_lv<33> ap_ST_fsm_pp0_stage0;
    static const sc_lv<33> ap_ST_fsm_state6;
    static const sc_lv<33> ap_ST_fsm_pp1_stage0;
    static const sc_lv<33> ap_ST_fsm_state11;
    static const sc_lv<33> ap_ST_fsm_pp2_stage0;
    static const sc_lv<33> ap_ST_fsm_state16;
    static const sc_lv<33> ap_ST_fsm_pp3_stage0;
    static const sc_lv<33> ap_ST_fsm_state71;
    static const sc_lv<33> ap_ST_fsm_state72;
    static const sc_lv<33> ap_ST_fsm_state73;
    static const sc_lv<33> ap_ST_fsm_state74;
    static const sc_lv<33> ap_ST_fsm_state75;
    static const sc_lv<33> ap_ST_fsm_state76;
    static const sc_lv<33> ap_ST_fsm_state77;
    static const sc_lv<33> ap_ST_fsm_state78;
    static const sc_lv<33> ap_ST_fsm_state79;
    static const sc_lv<33> ap_ST_fsm_state80;
    static const sc_lv<33> ap_ST_fsm_state81;
    static const sc_lv<33> ap_ST_fsm_state82;
    static const sc_lv<33> ap_ST_fsm_state83;
    static const sc_lv<33> ap_ST_fsm_state84;
    static const sc_lv<33> ap_ST_fsm_state85;
    static const sc_lv<33> ap_ST_fsm_state86;
    static const sc_lv<33> ap_ST_fsm_state87;
    static const sc_lv<33> ap_ST_fsm_state88;
    static const sc_lv<33> ap_ST_fsm_state89;
    static const sc_lv<33> ap_ST_fsm_state90;
    static const sc_lv<33> ap_ST_fsm_state91;
    static const sc_lv<33> ap_ST_fsm_state92;
    static const sc_lv<33> ap_ST_fsm_state93;
    static const sc_lv<33> ap_ST_fsm_state94;
    static const sc_lv<33> ap_ST_fsm_state95;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<8> ap_const_lv8_40;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_10;
    static const sc_lv<12> ap_const_lv12_FF0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<8> ap_const_lv8_E0;
    static const sc_lv<8> ap_const_lv8_C0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_9E;
    static const sc_lv<8> ap_const_lv8_8E;
    static const sc_lv<32> ap_const_lv32_2F;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_1_fu_898_p2();
    void thread_F2_2_fu_1183_p2();
    void thread_F2_fu_612_p2();
    void thread_OP1_V_cast_fu_1710_p1();
    void thread_abs_dif_V_1_fu_1424_p3();
    void thread_abs_dif_V_3_fu_1405_p2();
    void thread_abs_dif_V_fu_1419_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state80();
    void thread_ap_CS_fsm_state81();
    void thread_ap_CS_fsm_state82();
    void thread_ap_CS_fsm_state83();
    void thread_ap_CS_fsm_state84();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state86();
    void thread_ap_CS_fsm_state87();
    void thread_ap_CS_fsm_state88();
    void thread_ap_CS_fsm_state89();
    void thread_ap_CS_fsm_state94();
    void thread_ap_CS_fsm_state95();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter3();
    void thread_ap_block_state12_pp2_stage0_iter0();
    void thread_ap_block_state13_pp2_stage0_iter1();
    void thread_ap_block_state14_pp2_stage0_iter2();
    void thread_ap_block_state15_pp2_stage0_iter3();
    void thread_ap_block_state17_pp3_stage0_iter0();
    void thread_ap_block_state18_pp3_stage0_iter1();
    void thread_ap_block_state19_pp3_stage0_iter2();
    void thread_ap_block_state20_pp3_stage0_iter3();
    void thread_ap_block_state21_pp3_stage0_iter4();
    void thread_ap_block_state22_pp3_stage0_iter5();
    void thread_ap_block_state23_pp3_stage0_iter6();
    void thread_ap_block_state24_pp3_stage0_iter7();
    void thread_ap_block_state25_pp3_stage0_iter8();
    void thread_ap_block_state26_pp3_stage0_iter9();
    void thread_ap_block_state27_pp3_stage0_iter10();
    void thread_ap_block_state28_pp3_stage0_iter11();
    void thread_ap_block_state29_pp3_stage0_iter12();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp3_stage0_iter13();
    void thread_ap_block_state31_pp3_stage0_iter14();
    void thread_ap_block_state32_pp3_stage0_iter15();
    void thread_ap_block_state33_pp3_stage0_iter16();
    void thread_ap_block_state34_pp3_stage0_iter17();
    void thread_ap_block_state35_pp3_stage0_iter18();
    void thread_ap_block_state36_pp3_stage0_iter19();
    void thread_ap_block_state37_pp3_stage0_iter20();
    void thread_ap_block_state38_pp3_stage0_iter21();
    void thread_ap_block_state39_pp3_stage0_iter22();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state40_pp3_stage0_iter23();
    void thread_ap_block_state41_pp3_stage0_iter24();
    void thread_ap_block_state42_pp3_stage0_iter25();
    void thread_ap_block_state43_pp3_stage0_iter26();
    void thread_ap_block_state44_pp3_stage0_iter27();
    void thread_ap_block_state45_pp3_stage0_iter28();
    void thread_ap_block_state46_pp3_stage0_iter29();
    void thread_ap_block_state47_pp3_stage0_iter30();
    void thread_ap_block_state48_pp3_stage0_iter31();
    void thread_ap_block_state49_pp3_stage0_iter32();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state50_pp3_stage0_iter33();
    void thread_ap_block_state51_pp3_stage0_iter34();
    void thread_ap_block_state52_pp3_stage0_iter35();
    void thread_ap_block_state53_pp3_stage0_iter36();
    void thread_ap_block_state54_pp3_stage0_iter37();
    void thread_ap_block_state55_pp3_stage0_iter38();
    void thread_ap_block_state56_pp3_stage0_iter39();
    void thread_ap_block_state57_pp3_stage0_iter40();
    void thread_ap_block_state58_pp3_stage0_iter41();
    void thread_ap_block_state59_pp3_stage0_iter42();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state60_pp3_stage0_iter43();
    void thread_ap_block_state61_pp3_stage0_iter44();
    void thread_ap_block_state62_pp3_stage0_iter45();
    void thread_ap_block_state63_pp3_stage0_iter46();
    void thread_ap_block_state64_pp3_stage0_iter47();
    void thread_ap_block_state65_pp3_stage0_iter48();
    void thread_ap_block_state66_pp3_stage0_iter49();
    void thread_ap_block_state67_pp3_stage0_iter50();
    void thread_ap_block_state68_pp3_stage0_iter51();
    void thread_ap_block_state69_pp3_stage0_iter52();
    void thread_ap_block_state70_pp3_stage0_iter53();
    void thread_ap_block_state7_pp1_stage0_iter0();
    void thread_ap_block_state8_pp1_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state7();
    void thread_ap_condition_pp2_exit_iter0_state12();
    void thread_ap_condition_pp3_exit_iter0_state17();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_i_phi_fu_368_p4();
    void thread_ap_rst_n_inv();
    void thread_batch_x_mat_V_address0();
    void thread_batch_x_mat_V_address1();
    void thread_batch_x_mat_V_ce0();
    void thread_batch_x_mat_V_ce1();
    void thread_batch_x_mat_V_d0();
    void thread_batch_x_mat_V_we0();
    void thread_batch_y_mat_V_address0();
    void thread_batch_y_mat_V_ce0();
    void thread_batch_y_mat_V_d0();
    void thread_batch_y_mat_V_we0();
    void thread_bias();
    void thread_bias_ap_vld();
    void thread_bias_temp_V_fu_1511_p2();
    void thread_exitcond1_fu_537_p2();
    void thread_exitcond2_fu_817_p2();
    void thread_exitcond3_fu_1102_p2();
    void thread_exitcond4_fu_1387_p2();
    void thread_exitcond5_fu_1488_p2();
    void thread_exitcond_fu_1630_p2();
    void thread_f_11_fu_2401_p1();
    void thread_f_2_fu_2225_p1();
    void thread_f_4_fu_2269_p1();
    void thread_f_6_fu_2313_p1();
    void thread_f_8_fu_2357_p1();
    void thread_f_fu_1618_p1();
    void thread_grp_fu_1457_p0();
    void thread_grp_fu_504_p0();
    void thread_i_10_fu_1393_p2();
    void thread_i_11_fu_1636_p2();
    void thread_i_6_fu_543_p2();
    void thread_i_7_fu_829_p2();
    void thread_i_8_fu_1494_p2();
    void thread_i_9_fu_1114_p2();
    void thread_icmp1_fu_1235_p2();
    void thread_icmp2_fu_1444_p2();
    void thread_icmp7_fu_950_p2();
    void thread_icmp_fu_664_p2();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_in_stream_data_0_ack_in();
    void thread_in_stream_data_0_ack_out();
    void thread_in_stream_data_0_data_out();
    void thread_in_stream_data_0_load_A();
    void thread_in_stream_data_0_load_B();
    void thread_in_stream_data_0_sel();
    void thread_in_stream_data_0_state_cmp_full();
    void thread_in_stream_data_0_vld_in();
    void thread_in_stream_data_0_vld_out();
    void thread_in_stream_last_0_ack_out();
    void thread_in_stream_last_0_vld_in();
    void thread_ireg_V_1_fu_835_p1();
    void thread_ireg_V_2_fu_1120_p1();
    void thread_ireg_V_fu_549_p1();
    void thread_is_neg_1_fu_1854_p3();
    void thread_is_neg_2_fu_1903_p3();
    void thread_is_neg_3_fu_1952_p3();
    void thread_is_neg_4_fu_2001_p3();
    void thread_is_neg_5_fu_2050_p3();
    void thread_is_neg_fu_1523_p3();
    void thread_man_V_1_fu_599_p2();
    void thread_man_V_2_fu_605_p3();
    void thread_man_V_4_fu_885_p2();
    void thread_man_V_5_fu_891_p3();
    void thread_man_V_7_fu_1170_p2();
    void thread_man_V_8_fu_1176_p3();
    void thread_newSel10_fu_1364_p3();
    void thread_newSel1_fu_781_p3();
    void thread_newSel2_fu_794_p3();
    void thread_newSel4_fu_1054_p3();
    void thread_newSel5_fu_1066_p3();
    void thread_newSel6_fu_1079_p3();
    void thread_newSel8_fu_1339_p3();
    void thread_newSel9_fu_1351_p3();
    void thread_newSel_fu_769_p3();
    void thread_nn_out_mat_V_address0();
    void thread_nn_out_mat_V_ce0();
    void thread_nn_out_mat_V_d0();
    void thread_nn_out_mat_V_we0();
    void thread_num_zeros_1_fu_1879_p3();
    void thread_num_zeros_2_fu_1928_p3();
    void thread_num_zeros_3_fu_1977_p3();
    void thread_num_zeros_4_fu_2026_p3();
    void thread_num_zeros_5_fu_2075_p3();
    void thread_num_zeros_fu_1548_p3();
    void thread_or_cond1_fu_788_p2();
    void thread_or_cond2_fu_802_p2();
    void thread_or_cond3_fu_1061_p2();
    void thread_or_cond4_fu_1073_p2();
    void thread_or_cond5_fu_1087_p2();
    void thread_or_cond6_fu_1346_p2();
    void thread_or_cond7_fu_1358_p2();
    void thread_or_cond8_fu_1372_p2();
    void thread_or_cond_fu_776_p2();
    void thread_p_Repl2_10_trunc_fu_2289_p2();
    void thread_p_Repl2_13_trunc_fu_2333_p2();
    void thread_p_Repl2_16_trunc_fu_2377_p2();
    void thread_p_Repl2_1_trunc_fu_1594_p2();
    void thread_p_Repl2_4_trunc_fu_2201_p2();
    void thread_p_Repl2_7_trunc_fu_2245_p2();
    void thread_p_Result_10_fu_1869_p4();
    void thread_p_Result_11_fu_2214_p5();
    void thread_p_Result_12_fu_1918_p4();
    void thread_p_Result_13_fu_2258_p5();
    void thread_p_Result_14_fu_1967_p4();
    void thread_p_Result_15_fu_2302_p5();
    void thread_p_Result_16_fu_2016_p4();
    void thread_p_Result_17_fu_2346_p5();
    void thread_p_Result_18_fu_2065_p4();
    void thread_p_Result_19_fu_2390_p5();
    void thread_p_Result_1_fu_2097_p4();
    void thread_p_Result_2_fu_881_p1();
    void thread_p_Result_3_fu_1166_p1();
    void thread_p_Result_4_fu_2117_p4();
    void thread_p_Result_5_fu_1570_p4();
    void thread_p_Result_6_fu_2177_p4();
    void thread_p_Result_7_fu_1538_p4();
    void thread_p_Result_8_fu_1607_p5();
    void thread_p_Result_9_fu_2137_p4();
    void thread_p_Result_s_27_fu_2157_p4();
    void thread_p_Result_s_fu_595_p1();
    void thread_p_Val2_12_fu_1737_p0();
    void thread_p_Val2_12_fu_1737_p1();
    void thread_p_Val2_12_fu_1737_p2();
    void thread_p_Val2_14_fu_1780_p0();
    void thread_p_Val2_14_fu_1780_p1();
    void thread_p_Val2_14_fu_1780_p2();
    void thread_p_Val2_16_fu_1799_p0();
    void thread_p_Val2_16_fu_1799_p1();
    void thread_p_Val2_16_fu_1799_p2();
    void thread_p_Val2_18_fu_1828_p0();
    void thread_p_Val2_18_fu_1828_p1();
    void thread_p_Val2_18_fu_1828_p2();
    void thread_p_Val2_36_fu_1531_p3();
    void thread_p_Val2_37_fu_1862_p3();
    void thread_p_Val2_38_fu_1911_p3();
    void thread_p_Val2_39_fu_1960_p3();
    void thread_p_Val2_40_fu_2058_p3();
    void thread_p_Val2_7_fu_1717_p0();
    void thread_p_Val2_7_fu_1717_p1();
    void thread_p_Val2_7_fu_1717_p2();
    void thread_p_Val2_s_fu_2009_p3();
    void thread_sel_tmp10_fu_1033_p2();
    void thread_sel_tmp11_fu_961_p2();
    void thread_sel_tmp12_fu_967_p2();
    void thread_sel_tmp13_fu_1038_p2();
    void thread_sel_tmp14_fu_1044_p2();
    void thread_sel_tmp15_fu_1049_p2();
    void thread_sel_tmp16_fu_979_p2();
    void thread_sel_tmp17_fu_985_p2();
    void thread_sel_tmp18_fu_1313_p2();
    void thread_sel_tmp19_fu_1318_p2();
    void thread_sel_tmp1_fu_743_p2();
    void thread_sel_tmp20_fu_1246_p2();
    void thread_sel_tmp21_demorgan_fu_687_p2();
    void thread_sel_tmp21_fu_1252_p2();
    void thread_sel_tmp22_fu_1323_p2();
    void thread_sel_tmp23_fu_1329_p2();
    void thread_sel_tmp24_fu_1334_p2();
    void thread_sel_tmp25_fu_1264_p2();
    void thread_sel_tmp26_fu_1270_p2();
    void thread_sel_tmp2_fu_748_p2();
    void thread_sel_tmp31_demorgan_fu_956_p2();
    void thread_sel_tmp3_fu_693_p2();
    void thread_sel_tmp46_demorgan_fu_973_p2();
    void thread_sel_tmp4_fu_699_p2();
    void thread_sel_tmp56_demorgan_fu_1241_p2();
    void thread_sel_tmp5_fu_1028_p2();
    void thread_sel_tmp6_demorgan_fu_670_p2();
    void thread_sel_tmp6_fu_675_p2();
    void thread_sel_tmp71_demorgan_fu_1258_p2();
    void thread_sel_tmp7_fu_681_p2();
    void thread_sel_tmp8_fu_753_p2();
    void thread_sel_tmp9_fu_759_p2();
    void thread_sel_tmp_fu_764_p2();
    void thread_sh_amt_1_cast_fu_995_p1();
    void thread_sh_amt_1_fu_922_p3();
    void thread_sh_amt_2_cast_fu_1280_p1();
    void thread_sh_amt_2_fu_1207_p3();
    void thread_sh_amt_cast_fu_710_p1();
    void thread_sh_amt_fu_636_p3();
    void thread_smooth_grad_V_address0();
    void thread_smooth_grad_V_address1();
    void thread_smooth_grad_V_ce0();
    void thread_smooth_grad_V_ce1();
    void thread_smooth_grad_V_d0();
    void thread_smooth_grad_V_d1();
    void thread_smooth_grad_V_we0();
    void thread_smooth_grad_V_we1();
    void thread_storemerge2_fu_1016_p3();
    void thread_storemerge4_fu_1301_p3();
    void thread_storemerge_fu_731_p3();
    void thread_tmp32_V_14_fu_1985_p2();
    void thread_tmp32_V_18_fu_2034_p2();
    void thread_tmp32_V_1_fu_1556_p2();
    void thread_tmp32_V_23_fu_2083_p2();
    void thread_tmp32_V_24_fu_1566_p1();
    void thread_tmp32_V_25_fu_2093_p1();
    void thread_tmp32_V_26_fu_2113_p1();
    void thread_tmp32_V_27_fu_2133_p1();
    void thread_tmp32_V_28_fu_2153_p1();
    void thread_tmp32_V_29_fu_2173_p1();
    void thread_tmp32_V_3_fu_1887_p2();
    void thread_tmp32_V_7_fu_1936_p2();
    void thread_tmp_100_fu_2187_p2();
    void thread_tmp_101_fu_2369_p2();
    void thread_tmp_102_fu_2374_p1();
    void thread_tmp_103_fu_2383_p3();
    void thread_tmp_104_fu_1225_p4();
    void thread_tmp_105_fu_1689_p3();
    void thread_tmp_106_fu_1753_p3();
    void thread_tmp_10_fu_823_p2();
    void thread_tmp_110_fu_1297_p1();
    void thread_tmp_112_fu_1434_p4();
    void thread_tmp_114_fu_1562_p1();
    void thread_tmp_116_fu_1893_p1();
    void thread_tmp_118_fu_1942_p1();
    void thread_tmp_11_fu_991_p1();
    void thread_tmp_120_fu_1991_p1();
    void thread_tmp_122_fu_2040_p1();
    void thread_tmp_124_fu_2089_p1();
    void thread_tmp_13_fu_871_p1();
    void thread_tmp_14_fu_874_p3();
    void thread_tmp_15_fu_718_p1();
    void thread_tmp_16_fu_865_p2();
    void thread_tmp_17_fu_722_p2();
    void thread_tmp_18_fu_738_p2();
    void thread_tmp_19_fu_904_p2();
    void thread_tmp_1_fu_553_p1();
    void thread_tmp_20_fu_910_p2();
    void thread_tmp_21_fu_916_p2();
    void thread_tmp_22_fu_930_p2();
    void thread_tmp_23_fu_575_p1();
    void thread_tmp_24_fu_998_p2();
    void thread_tmp_25_fu_650_p1();
    void thread_tmp_26_fu_1108_p2();
    void thread_tmp_27_fu_1276_p1();
    void thread_tmp_29_fu_1156_p1();
    void thread_tmp_2_fu_579_p2();
    void thread_tmp_30_fu_1159_p3();
    void thread_tmp_31_fu_1003_p1();
    void thread_tmp_32_fu_1150_p2();
    void thread_tmp_33_fu_654_p4();
    void thread_tmp_34_fu_1007_p2();
    void thread_tmp_35_fu_1023_p2();
    void thread_tmp_36_fu_727_p1();
    void thread_tmp_37_fu_1189_p2();
    void thread_tmp_38_fu_1195_p2();
    void thread_tmp_39_fu_1201_p2();
    void thread_tmp_3_fu_713_p2();
    void thread_tmp_40_fu_1215_p2();
    void thread_tmp_41_fu_1283_p2();
    void thread_tmp_42_fu_839_p1();
    void thread_tmp_43_fu_1288_p1();
    void thread_tmp_44_fu_1292_p2();
    void thread_tmp_45_fu_1308_p2();
    void thread_tmp_46_fu_1399_p1();
    void thread_tmp_49_fu_861_p1();
    void thread_tmp_4_fu_618_p2();
    void thread_tmp_50_fu_1463_p4();
    void thread_tmp_51_fu_936_p1();
    void thread_tmp_53_fu_940_p4();
    void thread_tmp_57_fu_1517_p2();
    void thread_tmp_58_fu_1505_p2();
    void thread_tmp_59_fu_1580_p2();
    void thread_tmp_5_fu_624_p2();
    void thread_tmp_60_fu_1586_p2();
    void thread_tmp_61_fu_1500_p1();
    void thread_tmp_62_fu_1591_p1();
    void thread_tmp_63_fu_1012_p1();
    void thread_tmp_64_fu_1600_p3();
    void thread_tmp_65_fu_1848_p2();
    void thread_tmp_66_fu_1659_p2();
    void thread_tmp_67_fu_2107_p2();
    void thread_tmp_68_fu_2193_p2();
    void thread_tmp_69_fu_2198_p1();
    void thread_tmp_6_fu_705_p1();
    void thread_tmp_70_fu_1124_p1();
    void thread_tmp_71_fu_2207_p3();
    void thread_tmp_72_fu_1897_p2();
    void thread_tmp_73_fu_1665_p2();
    void thread_tmp_74_fu_2127_p2();
    void thread_tmp_75_fu_2237_p2();
    void thread_tmp_76_fu_2242_p1();
    void thread_tmp_77_fu_2251_p3();
    void thread_tmp_78_fu_1946_p2();
    void thread_tmp_79_fu_1671_p2();
    void thread_tmp_7_fu_630_p2();
    void thread_tmp_80_fu_1642_p1();
    void thread_tmp_81_fu_2147_p2();
    void thread_tmp_82_fu_1648_p2();
    void thread_tmp_83_fu_1654_p1();
    void thread_tmp_84_fu_2281_p2();
    void thread_tmp_85_fu_2286_p1();
    void thread_tmp_86_fu_1697_p1();
    void thread_tmp_87_fu_2295_p3();
    void thread_tmp_88_cast_fu_1702_p1();
    void thread_tmp_88_fu_1146_p1();
    void thread_tmp_89_fu_1705_p1();
    void thread_tmp_8_fu_588_p3();
    void thread_tmp_90_fu_1995_p2();
    void thread_tmp_91_fu_1677_p2();
    void thread_tmp_92_fu_1761_p1();
    void thread_tmp_93_fu_2167_p2();
    void thread_tmp_94_fu_2325_p2();
    void thread_tmp_95_fu_2330_p1();
    void thread_tmp_96_fu_2339_p3();
    void thread_tmp_97_fu_1221_p1();
    void thread_tmp_98_fu_2044_p2();
    void thread_tmp_99_fu_1683_p2();
    void thread_tmp_9_fu_644_p2();
    void thread_tmp_s_fu_585_p1();
    void thread_w1();
    void thread_w1_ap_vld();
    void thread_w1_temp_V_fu_1766_p2();
    void thread_w2();
    void thread_w2_ap_vld();
    void thread_w2_temp_V_fu_1771_p2();
    void thread_w3();
    void thread_w3_ap_vld();
    void thread_w3_temp_V_fu_1814_p2();
    void thread_w4();
    void thread_w4_ap_vld();
    void thread_w4_temp_V_fu_1819_p2();
    void thread_w5();
    void thread_w5_ap_vld();
    void thread_w5_temp_V_fu_1843_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
