

================================================================
== Vivado HLS Report for 'NFR'
================================================================
* Date:           Fri Jun 22 10:49:11 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        NFR
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      8.54|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|     726|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     138|
|Register             |        -|      -|      280|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      280|     864|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |expected_bytes_5_1_fu_504_p2      |     +    |      0|  0|  39|           2|          32|
    |expected_bytes_5_2_fu_526_p2      |     +    |      0|  0|  39|           2|          32|
    |expected_bytes_5_3_fu_548_p2      |     +    |      0|  0|  39|           2|          32|
    |expected_bytes_5_4_fu_621_p2      |     +    |      0|  0|  39|           2|          32|
    |expected_bytes_5_5_fu_632_p2      |     +    |      0|  0|  39|           2|          32|
    |expected_bytes_5_6_fu_645_p2      |     +    |      0|  0|  39|           2|          32|
    |expected_bytes_5_7_fu_658_p2      |     +    |      0|  0|  39|           2|          32|
    |expected_bytes_5_cas_fu_478_p2    |     +    |      0|  0|  38|           2|          31|
    |tmp_s_fu_609_p2                   |     +    |      0|  0|  39|           5|          32|
    |ap_block_state4_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_151                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_87                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op113_write_state5   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op74_read_state4     |    and   |      0|  0|   2|           1|           1|
    |tmp_10_fu_319_p2                  |   icmp   |      0|  0|  11|           8|           1|
    |tmp_3_fu_331_p2                   |   icmp   |      0|  0|  11|           8|           2|
    |tmp_4_fu_289_p2                   |   icmp   |      0|  0|  11|           8|           3|
    |tmp_5_fu_295_p2                   |   icmp   |      0|  0|  11|           8|           3|
    |tmp_7_fu_307_p2                   |   icmp   |      0|  0|  11|           8|           1|
    |tmp_9_fu_446_p2                   |   icmp   |      0|  0|  20|          32|           1|
    |tmp_last_V_1_fu_615_p2            |   icmp   |      0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_11_fu_325_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_6_fu_301_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_8_fu_313_p2                   |    or    |      0|  0|   2|           1|           1|
    |expected_bytes_4_1_fu_510_p3      |  select  |      0|  0|  32|           1|          32|
    |expected_bytes_4_2_fu_532_p3      |  select  |      0|  0|  32|           1|          32|
    |expected_bytes_4_3_fu_554_p3      |  select  |      0|  0|  32|           1|          32|
    |expected_bytes_4_4_fu_626_p3      |  select  |      0|  0|  32|           1|          32|
    |expected_bytes_4_5_fu_638_p3      |  select  |      0|  0|  32|           1|          32|
    |expected_bytes_4_6_fu_651_p3      |  select  |      0|  0|  32|           1|          32|
    |expected_bytes_4_7_fu_664_p3      |  select  |      0|  0|  32|           1|          32|
    |expected_bytes_4_s_fu_484_p3      |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 726|         146|         568|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_expected_bytes_3_phi_fu_226_p4  |   9|          2|   32|         64|
    |ap_phi_mux_expected_bytes_6_phi_fu_238_p4  |  15|          3|   32|         96|
    |expected_bytes_2_reg_207                   |  15|          3|   32|         96|
    |expected_bytes_3_reg_222                   |   9|          2|   32|         64|
    |p_Val2_s_fu_150                            |   9|          2|    5|         10|
    |stream_in_V_blk_n                          |   9|          2|    1|          2|
    |stream_out_V_blk_n                         |   9|          2|    1|          2|
    |stream_out_V_din                           |  21|          4|  129|        516|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 138|         28|  266|        858|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |dest_V_fu_142               |  16|   0|   16|          0|
    |expected_bytes_2_reg_207    |  32|   0|   32|          0|
    |expected_bytes_3_reg_222    |  32|   0|   32|          0|
    |expected_bytes_4_3_reg_785  |  32|   0|   32|          0|
    |expected_bytes_reg_195      |  32|   0|   32|          0|
    |p_Val2_s_fu_150             |   5|   0|   40|         35|
    |packetIn_data_V_reg_775     |  64|   0|   64|          0|
    |packetIn_keep_V_reg_780     |   8|   0|    8|          0|
    |packetOut_dest_V_reg_761    |   8|   0|    8|          0|
    |tmp_21_reg_791              |   1|   0|    1|          0|
    |tmp_22_reg_796              |   1|   0|    1|          0|
    |tmp_23_reg_801              |   1|   0|    1|          0|
    |tmp_24_reg_806              |   1|   0|    1|          0|
    |tmp_2_reg_771               |   1|   0|    1|          0|
    |tmp_9_reg_767               |   1|   0|    1|          0|
    |tmp_dest_V_fu_154           |   8|   0|    8|          0|
    |tmp_id_V_1_fu_166           |   8|   0|    8|          0|
    |tmp_id_V_fu_146             |   8|   0|    8|          0|
    |tmp_keep_V_fu_162           |   8|   0|    8|          0|
    |tmp_last_V_fu_158           |   1|   0|    1|          0|
    |tmp_user_V_fu_170           |   5|   0|   40|         35|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 280|   0|  350|         70|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   | Source Object|    C Type    |
+---------------------+-----+-----+--------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_none |      NFR     | return value |
|ap_rst               |  in |    1| ap_ctrl_none |      NFR     | return value |
|stream_in_V_dout     |  in |   81|    ap_fifo   |  stream_in_V |    pointer   |
|stream_in_V_empty_n  |  in |    1|    ap_fifo   |  stream_in_V |    pointer   |
|stream_in_V_read     | out |    1|    ap_fifo   |  stream_in_V |    pointer   |
|stream_out_V_din     | out |  129|    ap_fifo   | stream_out_V |    pointer   |
|stream_out_V_full_n  |  in |    1|    ap_fifo   | stream_out_V |    pointer   |
|stream_out_V_write   | out |    1|    ap_fifo   | stream_out_V |    pointer   |
+---------------------+-----+-----+--------------+--------------+--------------+

