MIPS_Processor
==============

MIPS CPU and GPU

This project involved a 3 stage MIPS processor implemented on a Xilinx Virtex-5 FPGA.
Hardware programming was done in Verilog and Software was written in C and Assembly language.

By

Peter Wakahiu Njenga (U.C Berkeley EECS/MSE 2013) &
Brittany Judoprasetijo (U.C Berkeley EECS 2013)

This project is a combination of code written by EECS150 staff and the people listed above.
