Fitter report for lab6
Mon Nov 28 14:56:48 2016
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. |lab6|nios_system:NiosII|nios_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_sad1:auto_generated|ALTSYNCRAM
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Nov 28 14:56:48 2016       ;
; Quartus Prime Version              ; 16.0.2 Build 222 07/20/2016 SJ Lite Edition ;
; Revision Name                      ; lab6                                        ;
; Top-level Entity Name              ; lab6                                        ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,243 / 114,480 ( 3 % )                     ;
;     Total combinational functions  ; 2,883 / 114,480 ( 3 % )                     ;
;     Dedicated logic registers      ; 1,922 / 114,480 ( 2 % )                     ;
; Total registers                    ; 1944                                        ;
; Total pins                         ; 32 / 529 ( 6 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 95,552 / 3,981,312 ( 2 % )                  ;
; Embedded Multiplier 9-bit elements ; 6 / 532 ( 1 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.6%      ;
;     Processor 3            ;   1.6%      ;
;     Processor 4            ;   1.5%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LEDG[0]  ; Missing drive strength and slew rate ;
; LEDG[1]  ; Missing drive strength and slew rate ;
; LEDG[2]  ; Missing drive strength and slew rate ;
; LEDG[3]  ; Missing drive strength and slew rate ;
; LEDG[4]  ; Missing drive strength and slew rate ;
; LEDG[5]  ; Missing drive strength and slew rate ;
; LEDG[6]  ; Missing drive strength and slew rate ;
; LEDG[7]  ; Missing drive strength and slew rate ;
; HEX0[0]  ; Missing drive strength and slew rate ;
; HEX0[1]  ; Missing drive strength and slew rate ;
; HEX0[2]  ; Missing drive strength and slew rate ;
; HEX0[3]  ; Missing drive strength and slew rate ;
; HEX0[4]  ; Missing drive strength and slew rate ;
; HEX0[5]  ; Missing drive strength and slew rate ;
; HEX0[6]  ; Missing drive strength and slew rate ;
; HEX1[0]  ; Missing drive strength and slew rate ;
; HEX1[1]  ; Missing drive strength and slew rate ;
; HEX1[2]  ; Missing drive strength and slew rate ;
; HEX1[3]  ; Missing drive strength and slew rate ;
; HEX1[4]  ; Missing drive strength and slew rate ;
; HEX1[5]  ; Missing drive strength and slew rate ;
; HEX1[6]  ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                    ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                       ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[0]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexa|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[0]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[1]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexa|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[1]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[2]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexa|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[2]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[3]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexa|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[3]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[4]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexa|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[4]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[5]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexa|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[5]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[6]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexa|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexa|data_out[6]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[0]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexb|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[0]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[1]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexb|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[1]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[2]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexb|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[2]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[3]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexb|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[3]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[4]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexb|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[4]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[5]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexb|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[5]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[6]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:hexb|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:hexb|data_out[6]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[0]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:leds|data_out[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[0]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[0]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[1]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:leds|data_out[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[1]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[1]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[2]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:leds|data_out[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[2]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[2]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[3]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:leds|data_out[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[3]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[3]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[4]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:leds|data_out[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[4]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[4]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[5]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:leds|data_out[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[5]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[5]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[6]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:leds|data_out[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[6]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[6]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[7]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Register assignment ; Q         ;                ; nios_system:NiosII|nios_system_HEXA:leds|data_out[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                      ; Q                ;                       ;
; nios_system:NiosII|nios_system_HEXA:leds|data_out[7]                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; LEDG[7]~output                                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_bht_module:nios_system_nios2_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_bht_module:nios_system_nios2_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                                             ; Q                ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization             ; Q         ;                ; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                         ;
+-------------------------+----------------+--------------+------------------+---------------+----------------+
; Name                    ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source ;
+-------------------------+----------------+--------------+------------------+---------------+----------------+
; Location                ;                ;              ; AUD_ADCDAT       ; PIN_D2        ; QSF Assignment ;
; Location                ;                ;              ; AUD_ADCLRCK      ; PIN_C2        ; QSF Assignment ;
; Location                ;                ;              ; AUD_BCLK         ; PIN_F2        ; QSF Assignment ;
; Location                ;                ;              ; AUD_DACDAT       ; PIN_D1        ; QSF Assignment ;
; Location                ;                ;              ; AUD_DACLRCK      ; PIN_E3        ; QSF Assignment ;
; Location                ;                ;              ; AUD_XCK          ; PIN_E1        ; QSF Assignment ;
; Location                ;                ;              ; CLOCK2_50        ; PIN_AG14      ; QSF Assignment ;
; Location                ;                ;              ; CLOCK3_50        ; PIN_AG15      ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[0]     ; PIN_R6        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[10]    ; PIN_R5        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[11]    ; PIN_AA5       ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[12]    ; PIN_Y7        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[1]     ; PIN_V8        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[2]     ; PIN_U8        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[3]     ; PIN_P1        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[4]     ; PIN_V5        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[5]     ; PIN_W8        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[6]     ; PIN_W7        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[7]     ; PIN_AA7       ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[8]     ; PIN_Y5        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_ADDR[9]     ; PIN_Y6        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_BA[0]       ; PIN_U7        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_BA[1]       ; PIN_R4        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_CAS_N       ; PIN_V7        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_CKE         ; PIN_AA6       ; QSF Assignment ;
; Location                ;                ;              ; DRAM_CLK         ; PIN_AE5       ; QSF Assignment ;
; Location                ;                ;              ; DRAM_CS_N        ; PIN_T4        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQM[0]      ; PIN_U2        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQM[1]      ; PIN_W4        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQM[2]      ; PIN_K8        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQM[3]      ; PIN_N8        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[0]       ; PIN_W3        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[10]      ; PIN_AB1       ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[11]      ; PIN_AA3       ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[12]      ; PIN_AB2       ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[13]      ; PIN_AC1       ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[14]      ; PIN_AB3       ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[15]      ; PIN_AC2       ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[16]      ; PIN_M8        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[17]      ; PIN_L8        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[18]      ; PIN_P2        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[19]      ; PIN_N3        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[1]       ; PIN_W2        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[20]      ; PIN_N4        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[21]      ; PIN_M4        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[22]      ; PIN_M7        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[23]      ; PIN_L7        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[24]      ; PIN_U5        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[25]      ; PIN_R7        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[26]      ; PIN_R1        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[27]      ; PIN_R2        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[28]      ; PIN_R3        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[29]      ; PIN_T3        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[2]       ; PIN_V4        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[30]      ; PIN_U4        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[31]      ; PIN_U1        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[3]       ; PIN_W1        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[4]       ; PIN_V3        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[5]       ; PIN_V2        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[6]       ; PIN_V1        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[7]       ; PIN_U3        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[8]       ; PIN_Y3        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_DQ[9]       ; PIN_Y4        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_RAS_N       ; PIN_U6        ; QSF Assignment ;
; Location                ;                ;              ; DRAM_WE_N        ; PIN_V6        ; QSF Assignment ;
; Location                ;                ;              ; EEP_I2C_SCLK     ; PIN_D14       ; QSF Assignment ;
; Location                ;                ;              ; EEP_I2C_SDAT     ; PIN_E14       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_GTX_CLK    ; PIN_A17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_INT_N      ; PIN_A21       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_LINK100    ; PIN_C14       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_MDC        ; PIN_C20       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_MDIO       ; PIN_B21       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RESET_N    ; PIN_C19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_CLK     ; PIN_A15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_COL     ; PIN_E15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_CRS     ; PIN_D15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[0] ; PIN_C16       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[1] ; PIN_D16       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[2] ; PIN_D17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DATA[3] ; PIN_C15       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_DV      ; PIN_C17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_RX_ER      ; PIN_D18       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_CLK     ; PIN_B17       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[0] ; PIN_C18       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[1] ; PIN_D19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[2] ; PIN_A19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_DATA[3] ; PIN_B19       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_EN      ; PIN_A18       ; QSF Assignment ;
; Location                ;                ;              ; ENET0_TX_ER      ; PIN_B18       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_GTX_CLK    ; PIN_C23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_INT_N      ; PIN_D24       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_LINK100    ; PIN_D13       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_MDC        ; PIN_D23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_MDIO       ; PIN_D25       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RESET_N    ; PIN_D22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_CLK     ; PIN_B15       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_COL     ; PIN_B22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_CRS     ; PIN_D20       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[0] ; PIN_B23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[1] ; PIN_C21       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[2] ; PIN_A23       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DATA[3] ; PIN_D21       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_DV      ; PIN_A22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_RX_ER      ; PIN_C24       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_CLK     ; PIN_C22       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[0] ; PIN_C25       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[1] ; PIN_A26       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[2] ; PIN_B26       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_DATA[3] ; PIN_C26       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_EN      ; PIN_B25       ; QSF Assignment ;
; Location                ;                ;              ; ENET1_TX_ER      ; PIN_A25       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[0]        ; PIN_J10       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[1]        ; PIN_J14       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[2]        ; PIN_H13       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[3]        ; PIN_H14       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[4]        ; PIN_F14       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[5]        ; PIN_E10       ; QSF Assignment ;
; Location                ;                ;              ; EXT_IO[6]        ; PIN_D9        ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[0]       ; PIN_AG12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[10]      ; PIN_AE9       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[11]      ; PIN_AF9       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[12]      ; PIN_AA10      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[13]      ; PIN_AD8       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[14]      ; PIN_AC8       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[15]      ; PIN_Y10       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[16]      ; PIN_AA8       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[17]      ; PIN_AH12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[18]      ; PIN_AC12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[19]      ; PIN_AD12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[1]       ; PIN_AH7       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[20]      ; PIN_AE10      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[21]      ; PIN_AD10      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[22]      ; PIN_AD11      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[2]       ; PIN_Y13       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[3]       ; PIN_Y14       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[4]       ; PIN_Y12       ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[5]       ; PIN_AA13      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[6]       ; PIN_AA12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[7]       ; PIN_AB13      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[8]       ; PIN_AB12      ; QSF Assignment ;
; Location                ;                ;              ; FL_ADDR[9]       ; PIN_AB10      ; QSF Assignment ;
; Location                ;                ;              ; FL_CE_N          ; PIN_AG7       ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[0]         ; PIN_AH8       ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[1]         ; PIN_AF10      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[2]         ; PIN_AG10      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[3]         ; PIN_AH10      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[4]         ; PIN_AF11      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[5]         ; PIN_AG11      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[6]         ; PIN_AH11      ; QSF Assignment ;
; Location                ;                ;              ; FL_DQ[7]         ; PIN_AF12      ; QSF Assignment ;
; Location                ;                ;              ; FL_OE_N          ; PIN_AG8       ; QSF Assignment ;
; Location                ;                ;              ; FL_RESET_N       ; PIN_AE11      ; QSF Assignment ;
; Location                ;                ;              ; FL_RY            ; PIN_Y1        ; QSF Assignment ;
; Location                ;                ;              ; FL_WE_N          ; PIN_AC10      ; QSF Assignment ;
; Location                ;                ;              ; FL_WP_N          ; PIN_AE12      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[0]          ; PIN_AB22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[10]         ; PIN_AC19      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[11]         ; PIN_AF16      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[12]         ; PIN_AD19      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[13]         ; PIN_AF15      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[14]         ; PIN_AF24      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[15]         ; PIN_AE21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[16]         ; PIN_AF25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[17]         ; PIN_AC22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[18]         ; PIN_AE22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[19]         ; PIN_AF21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[1]          ; PIN_AC15      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[20]         ; PIN_AF22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[21]         ; PIN_AD22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[22]         ; PIN_AG25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[23]         ; PIN_AD25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[24]         ; PIN_AH25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[25]         ; PIN_AE25      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[26]         ; PIN_AG22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[27]         ; PIN_AE24      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[28]         ; PIN_AH22      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[29]         ; PIN_AF26      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[2]          ; PIN_AB21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[30]         ; PIN_AE20      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[31]         ; PIN_AG23      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[32]         ; PIN_AF20      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[33]         ; PIN_AH26      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[34]         ; PIN_AH23      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[35]         ; PIN_AG26      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[3]          ; PIN_Y17       ; QSF Assignment ;
; Location                ;                ;              ; GPIO[4]          ; PIN_AC21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[5]          ; PIN_Y16       ; QSF Assignment ;
; Location                ;                ;              ; GPIO[6]          ; PIN_AD21      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[7]          ; PIN_AE16      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[8]          ; PIN_AD15      ; QSF Assignment ;
; Location                ;                ;              ; GPIO[9]          ; PIN_AE15      ; QSF Assignment ;
; Location                ;                ;              ; HEX2[0]          ; PIN_AA25      ; QSF Assignment ;
; Location                ;                ;              ; HEX2[1]          ; PIN_AA26      ; QSF Assignment ;
; Location                ;                ;              ; HEX2[2]          ; PIN_Y25       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[3]          ; PIN_W26       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[4]          ; PIN_Y26       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[5]          ; PIN_W27       ; QSF Assignment ;
; Location                ;                ;              ; HEX2[6]          ; PIN_W28       ; QSF Assignment ;
; Location                ;                ;              ; HEX3[0]          ; PIN_V21       ; QSF Assignment ;
; Location                ;                ;              ; HEX3[1]          ; PIN_U21       ; QSF Assignment ;
; Location                ;                ;              ; HEX3[2]          ; PIN_AB20      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[3]          ; PIN_AA21      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[4]          ; PIN_AD24      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[5]          ; PIN_AF23      ; QSF Assignment ;
; Location                ;                ;              ; HEX3[6]          ; PIN_Y19       ; QSF Assignment ;
; Location                ;                ;              ; HEX4[0]          ; PIN_AB19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[1]          ; PIN_AA19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[2]          ; PIN_AG21      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[3]          ; PIN_AH21      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[4]          ; PIN_AE19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[5]          ; PIN_AF19      ; QSF Assignment ;
; Location                ;                ;              ; HEX4[6]          ; PIN_AE18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[0]          ; PIN_AD18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[1]          ; PIN_AC18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[2]          ; PIN_AB18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[3]          ; PIN_AH19      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[4]          ; PIN_AG19      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[5]          ; PIN_AF18      ; QSF Assignment ;
; Location                ;                ;              ; HEX5[6]          ; PIN_AH18      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[0]          ; PIN_AA17      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[1]          ; PIN_AB16      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[2]          ; PIN_AA16      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[3]          ; PIN_AB17      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[4]          ; PIN_AB15      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[5]          ; PIN_AA15      ; QSF Assignment ;
; Location                ;                ;              ; HEX6[6]          ; PIN_AC17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[0]          ; PIN_AD17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[1]          ; PIN_AE17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[2]          ; PIN_AG17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[3]          ; PIN_AH17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[4]          ; PIN_AF17      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[5]          ; PIN_AG18      ; QSF Assignment ;
; Location                ;                ;              ; HEX7[6]          ; PIN_AA14      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN0      ; PIN_AH15      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_N1    ; PIN_J28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_N2    ; PIN_Y28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_P1    ; PIN_J27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKIN_P2    ; PIN_Y27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT0     ; PIN_AD28      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_N1   ; PIN_G24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_N2   ; PIN_V24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_P1   ; PIN_G23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_CLKOUT_P2   ; PIN_V23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[0]        ; PIN_AE26      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[1]        ; PIN_AE28      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[2]        ; PIN_AE27      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_D[3]        ; PIN_AF27      ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[0]   ; PIN_F25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[10]  ; PIN_U26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[11]  ; PIN_L22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[12]  ; PIN_N26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[13]  ; PIN_P26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[14]  ; PIN_R21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[15]  ; PIN_R23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[16]  ; PIN_T22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[1]   ; PIN_C27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[2]   ; PIN_E26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[3]   ; PIN_G26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[4]   ; PIN_H26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[5]   ; PIN_K26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[6]   ; PIN_L24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[7]   ; PIN_M26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[8]   ; PIN_R26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_N[9]   ; PIN_T26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[0]   ; PIN_F24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[10]  ; PIN_U25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[11]  ; PIN_L21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[12]  ; PIN_N25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[13]  ; PIN_P25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[14]  ; PIN_P21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[15]  ; PIN_R22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[16]  ; PIN_T21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[1]   ; PIN_D26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[2]   ; PIN_F26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[3]   ; PIN_G25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[4]   ; PIN_H25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[5]   ; PIN_K25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[6]   ; PIN_L23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[7]   ; PIN_M25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[8]   ; PIN_R25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_RX_D_P[9]   ; PIN_T25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[0]   ; PIN_D28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[10]  ; PIN_J26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[11]  ; PIN_L28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[12]  ; PIN_V26       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[13]  ; PIN_R28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[14]  ; PIN_U28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[15]  ; PIN_V28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[16]  ; PIN_V22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[1]   ; PIN_E28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[2]   ; PIN_F28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[3]   ; PIN_G28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[4]   ; PIN_K28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[5]   ; PIN_M28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[6]   ; PIN_K22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[7]   ; PIN_H24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[8]   ; PIN_J24       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_N[9]   ; PIN_P28       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[0]   ; PIN_D27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[10]  ; PIN_J25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[11]  ; PIN_L27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[12]  ; PIN_V25       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[13]  ; PIN_R27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[14]  ; PIN_U27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[15]  ; PIN_V27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[16]  ; PIN_U22       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[1]   ; PIN_E27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[2]   ; PIN_F27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[3]   ; PIN_G27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[4]   ; PIN_K27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[5]   ; PIN_M27       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[6]   ; PIN_K21       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[7]   ; PIN_H23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[8]   ; PIN_J23       ; QSF Assignment ;
; Location                ;                ;              ; HSMC_TX_D_P[9]   ; PIN_P27       ; QSF Assignment ;
; Location                ;                ;              ; I2C_SCLK         ; PIN_B7        ; QSF Assignment ;
; Location                ;                ;              ; I2C_SDAT         ; PIN_A8        ; QSF Assignment ;
; Location                ;                ;              ; IRDA_RXD         ; PIN_Y15       ; QSF Assignment ;
; Location                ;                ;              ; KEY[1]           ; PIN_M21       ; QSF Assignment ;
; Location                ;                ;              ; KEY[2]           ; PIN_N21       ; QSF Assignment ;
; Location                ;                ;              ; KEY[3]           ; PIN_R24       ; QSF Assignment ;
; Location                ;                ;              ; LCD_BLON         ; PIN_L6        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[0]      ; PIN_L3        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[1]      ; PIN_L1        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[2]      ; PIN_L2        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[3]      ; PIN_K7        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[4]      ; PIN_K1        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[5]      ; PIN_K2        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[6]      ; PIN_M3        ; QSF Assignment ;
; Location                ;                ;              ; LCD_DATA[7]      ; PIN_M5        ; QSF Assignment ;
; Location                ;                ;              ; LCD_EN           ; PIN_L4        ; QSF Assignment ;
; Location                ;                ;              ; LCD_ON           ; PIN_L5        ; QSF Assignment ;
; Location                ;                ;              ; LCD_RS           ; PIN_M2        ; QSF Assignment ;
; Location                ;                ;              ; LCD_RW           ; PIN_M1        ; QSF Assignment ;
; Location                ;                ;              ; LEDG[8]          ; PIN_F17       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[0]          ; PIN_G19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[10]         ; PIN_J15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[11]         ; PIN_H16       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[12]         ; PIN_J16       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[13]         ; PIN_H17       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[14]         ; PIN_F15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[15]         ; PIN_G15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[16]         ; PIN_G16       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[17]         ; PIN_H15       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[1]          ; PIN_F19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[2]          ; PIN_E19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[3]          ; PIN_F21       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[4]          ; PIN_F18       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[5]          ; PIN_E18       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[6]          ; PIN_J19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[7]          ; PIN_H19       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[8]          ; PIN_J17       ; QSF Assignment ;
; Location                ;                ;              ; LEDR[9]          ; PIN_G17       ; QSF Assignment ;
; Location                ;                ;              ; NETCLK_25        ; PIN_A14       ; QSF Assignment ;
; Location                ;                ;              ; OTG_ADDR[0]      ; PIN_H7        ; QSF Assignment ;
; Location                ;                ;              ; OTG_ADDR[1]      ; PIN_C3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_CS_N         ; PIN_A3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DACK_N[0]    ; PIN_C4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DACK_N[1]    ; PIN_D4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[0]      ; PIN_J6        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[10]     ; PIN_G1        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[11]     ; PIN_G2        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[12]     ; PIN_G3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[13]     ; PIN_F1        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[14]     ; PIN_F3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[15]     ; PIN_G4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[1]      ; PIN_K4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[2]      ; PIN_J5        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[3]      ; PIN_K3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[4]      ; PIN_J4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[5]      ; PIN_J3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[6]      ; PIN_J7        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[7]      ; PIN_H6        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[8]      ; PIN_H3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DATA[9]      ; PIN_H4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DREQ[0]      ; PIN_J1        ; QSF Assignment ;
; Location                ;                ;              ; OTG_DREQ[1]      ; PIN_B4        ; QSF Assignment ;
; Location                ;                ;              ; OTG_FSPEED       ; PIN_C6        ; QSF Assignment ;
; Location                ;                ;              ; OTG_INT[0]       ; PIN_A6        ; QSF Assignment ;
; Location                ;                ;              ; OTG_INT[1]       ; PIN_D5        ; QSF Assignment ;
; Location                ;                ;              ; OTG_LSPEED       ; PIN_B6        ; QSF Assignment ;
; Location                ;                ;              ; OTG_OE_N         ; PIN_B3        ; QSF Assignment ;
; Location                ;                ;              ; OTG_RST_N        ; PIN_C5        ; QSF Assignment ;
; Location                ;                ;              ; OTG_WE_N         ; PIN_A4        ; QSF Assignment ;
; Location                ;                ;              ; PS2_KBCLK        ; PIN_G6        ; QSF Assignment ;
; Location                ;                ;              ; PS2_KBDAT        ; PIN_H5        ; QSF Assignment ;
; Location                ;                ;              ; PS2_MSCLK        ; PIN_G5        ; QSF Assignment ;
; Location                ;                ;              ; PS2_MSDAT        ; PIN_F5        ; QSF Assignment ;
; Location                ;                ;              ; SD_CLK           ; PIN_AE13      ; QSF Assignment ;
; Location                ;                ;              ; SD_CMD           ; PIN_AD14      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[0]        ; PIN_AE14      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[1]        ; PIN_AF13      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[2]        ; PIN_AB14      ; QSF Assignment ;
; Location                ;                ;              ; SD_DAT[3]        ; PIN_AC14      ; QSF Assignment ;
; Location                ;                ;              ; SD_WP_N          ; PIN_AF14      ; QSF Assignment ;
; Location                ;                ;              ; SMA_CLKIN        ; PIN_AH14      ; QSF Assignment ;
; Location                ;                ;              ; SMA_CLKOUT       ; PIN_AE23      ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[0]     ; PIN_AB7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[10]    ; PIN_AF2       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[11]    ; PIN_AD3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[12]    ; PIN_AB4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[13]    ; PIN_AC3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[14]    ; PIN_AA4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[15]    ; PIN_AB11      ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[16]    ; PIN_AC11      ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[17]    ; PIN_AB9       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[18]    ; PIN_AB8       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[19]    ; PIN_T8        ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[1]     ; PIN_AD7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[2]     ; PIN_AE7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[3]     ; PIN_AC7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[4]     ; PIN_AB6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[5]     ; PIN_AE6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[6]     ; PIN_AB5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[7]     ; PIN_AC5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[8]     ; PIN_AF5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_ADDR[9]     ; PIN_T7        ; QSF Assignment ;
; Location                ;                ;              ; SRAM_CE_N        ; PIN_AF8       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[0]       ; PIN_AH3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[10]      ; PIN_AE2       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[11]      ; PIN_AE1       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[12]      ; PIN_AE3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[13]      ; PIN_AE4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[14]      ; PIN_AF3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[15]      ; PIN_AG3       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[1]       ; PIN_AF4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[2]       ; PIN_AG4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[3]       ; PIN_AH4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[4]       ; PIN_AF6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[5]       ; PIN_AG6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[6]       ; PIN_AH6       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[7]       ; PIN_AF7       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[8]       ; PIN_AD1       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_DQ[9]       ; PIN_AD2       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_LB_N        ; PIN_AD4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_OE_N        ; PIN_AD5       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_UB_N        ; PIN_AC4       ; QSF Assignment ;
; Location                ;                ;              ; SRAM_WE_N        ; PIN_AE8       ; QSF Assignment ;
; Location                ;                ;              ; SW[10]           ; PIN_AC24      ; QSF Assignment ;
; Location                ;                ;              ; SW[11]           ; PIN_AB24      ; QSF Assignment ;
; Location                ;                ;              ; SW[12]           ; PIN_AB23      ; QSF Assignment ;
; Location                ;                ;              ; SW[13]           ; PIN_AA24      ; QSF Assignment ;
; Location                ;                ;              ; SW[14]           ; PIN_AA23      ; QSF Assignment ;
; Location                ;                ;              ; SW[15]           ; PIN_AA22      ; QSF Assignment ;
; Location                ;                ;              ; SW[16]           ; PIN_Y24       ; QSF Assignment ;
; Location                ;                ;              ; SW[17]           ; PIN_Y23       ; QSF Assignment ;
; Location                ;                ;              ; SW[8]            ; PIN_AC25      ; QSF Assignment ;
; Location                ;                ;              ; SW[9]            ; PIN_AB25      ; QSF Assignment ;
; Location                ;                ;              ; TD_CLK27         ; PIN_B14       ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[0]       ; PIN_E8        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[1]       ; PIN_A7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[2]       ; PIN_D8        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[3]       ; PIN_C7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[4]       ; PIN_D7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[5]       ; PIN_D6        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[6]       ; PIN_E7        ; QSF Assignment ;
; Location                ;                ;              ; TD_DATA[7]       ; PIN_F7        ; QSF Assignment ;
; Location                ;                ;              ; TD_HS            ; PIN_E5        ; QSF Assignment ;
; Location                ;                ;              ; TD_RESET_N       ; PIN_G7        ; QSF Assignment ;
; Location                ;                ;              ; TD_VS            ; PIN_E4        ; QSF Assignment ;
; Location                ;                ;              ; UART_CTS         ; PIN_G14       ; QSF Assignment ;
; Location                ;                ;              ; UART_RTS         ; PIN_J13       ; QSF Assignment ;
; Location                ;                ;              ; UART_RXD         ; PIN_G12       ; QSF Assignment ;
; Location                ;                ;              ; UART_TXD         ; PIN_G9        ; QSF Assignment ;
; Location                ;                ;              ; VGA_BLANK_N      ; PIN_F11       ; QSF Assignment ;
; Location                ;                ;              ; VGA_B[0]         ; PIN_B10       ; QSF Assignment ;
; Location                ;                ;              ; VGA_B[1]         ; PIN_A10       ; QSF Assignment ;
; Location                ;                ;              ; VGA_B[2]         ; PIN_C11       ; QSF Assignment ;
; Location                ;                ;              ; VGA_B[3]         ; PIN_B11       ; QSF Assignment ;
; Location                ;                ;              ; VGA_B[4]         ; PIN_A11       ; QSF Assignment ;
; Location                ;                ;              ; VGA_B[5]         ; PIN_C12       ; QSF Assignment ;
; Location                ;                ;              ; VGA_B[6]         ; PIN_D11       ; QSF Assignment ;
; Location                ;                ;              ; VGA_B[7]         ; PIN_D12       ; QSF Assignment ;
; Location                ;                ;              ; VGA_CLK          ; PIN_A12       ; QSF Assignment ;
; Location                ;                ;              ; VGA_G[0]         ; PIN_G8        ; QSF Assignment ;
; Location                ;                ;              ; VGA_G[1]         ; PIN_G11       ; QSF Assignment ;
; Location                ;                ;              ; VGA_G[2]         ; PIN_F8        ; QSF Assignment ;
; Location                ;                ;              ; VGA_G[3]         ; PIN_H12       ; QSF Assignment ;
; Location                ;                ;              ; VGA_G[4]         ; PIN_C8        ; QSF Assignment ;
; Location                ;                ;              ; VGA_G[5]         ; PIN_B8        ; QSF Assignment ;
; Location                ;                ;              ; VGA_G[6]         ; PIN_F10       ; QSF Assignment ;
; Location                ;                ;              ; VGA_G[7]         ; PIN_C9        ; QSF Assignment ;
; Location                ;                ;              ; VGA_HS           ; PIN_G13       ; QSF Assignment ;
; Location                ;                ;              ; VGA_R[0]         ; PIN_E12       ; QSF Assignment ;
; Location                ;                ;              ; VGA_R[1]         ; PIN_E11       ; QSF Assignment ;
; Location                ;                ;              ; VGA_R[2]         ; PIN_D10       ; QSF Assignment ;
; Location                ;                ;              ; VGA_R[3]         ; PIN_F12       ; QSF Assignment ;
; Location                ;                ;              ; VGA_R[4]         ; PIN_G10       ; QSF Assignment ;
; Location                ;                ;              ; VGA_R[5]         ; PIN_J12       ; QSF Assignment ;
; Location                ;                ;              ; VGA_R[6]         ; PIN_H8        ; QSF Assignment ;
; Location                ;                ;              ; VGA_R[7]         ; PIN_H10       ; QSF Assignment ;
; Location                ;                ;              ; VGA_SYNC_N       ; PIN_C10       ; QSF Assignment ;
; Location                ;                ;              ; VGA_VS           ; PIN_C13       ; QSF Assignment ;
; Fast Input Register     ; lab6           ;              ; *                ; ON            ; QSF Assignment ;
; I/O Maximum Toggle Rate ; lab6           ;              ; HEX2             ; 0 MHz         ; QSF Assignment ;
; I/O Maximum Toggle Rate ; lab6           ;              ; HEX3             ; 0 MHz         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; AUD_ADCDAT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; AUD_ADCLRCK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; AUD_BCLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; AUD_DACDAT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; AUD_DACLRCK      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; AUD_XCK          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; CLOCK2_50        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; CLOCK3_50        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_ADDR[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_BA[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_BA[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_CAS_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_CKE         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_CLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_CS_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQM[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQM[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQM[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQM[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[10]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[11]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[12]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[13]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[14]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[15]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[16]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[17]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[18]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[19]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[20]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[21]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[22]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[23]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[24]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[25]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[26]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[27]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[28]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[29]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[30]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[31]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[8]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_DQ[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_RAS_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; DRAM_WE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; EEP_I2C_SCLK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; EEP_I2C_SDAT     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_GTX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_INT_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_LINK100    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_MDC        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_MDIO       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_RESET_N    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_RX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_RX_COL     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_RX_CRS     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_RX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_RX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_RX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_RX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_RX_DV      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_RX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_TX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_TX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_TX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_TX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_TX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_TX_EN      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET0_TX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_GTX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_INT_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_LINK100    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_MDC        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_MDIO       ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_RESET_N    ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_RX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_RX_COL     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_RX_CRS     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_RX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_RX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_RX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_RX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_RX_DV      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_RX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_TX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_TX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_TX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_TX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_TX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_TX_EN      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; ENET1_TX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; EXT_IO[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; EXT_IO[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; EXT_IO[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; EXT_IO[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; EXT_IO[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; EXT_IO[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; EXT_IO[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[10]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[11]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[12]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[13]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[14]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[15]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[16]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[17]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[18]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[19]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[20]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[21]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[22]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[8]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_ADDR[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_CE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_DQ[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_DQ[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_DQ[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_DQ[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_DQ[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_DQ[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_DQ[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_DQ[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_OE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_RESET_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_RY            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_WE_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; FL_WP_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[10]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[11]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[12]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[13]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[14]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[15]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[16]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[17]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[18]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[19]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[20]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[21]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[22]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[23]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[24]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[25]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[26]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[27]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[28]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[29]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[30]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[31]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[32]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[33]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[34]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[35]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[7]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[8]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; GPIO[9]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX2[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX2[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX2[2]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX2[3]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX2[4]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX2[5]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX2[6]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX3[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX3[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX3[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX3[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX3[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX3[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX3[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX4[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX4[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX4[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX4[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX4[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX4[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX4[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX5[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX5[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX5[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX5[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX5[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX5[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX5[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX6[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX6[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX6[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX6[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX6[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX6[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX6[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX7[0]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX7[1]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX7[2]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX7[3]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX7[4]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX7[5]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HEX7[6]          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_CLKIN0      ; 3.0-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_CLKIN_N1    ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_CLKIN_N2    ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_CLKIN_P1    ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_CLKIN_P2    ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_CLKOUT0     ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_CLKOUT_N1   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_CLKOUT_N2   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_CLKOUT_P1   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_CLKOUT_P2   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_D[0]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_D[1]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_D[2]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_D[3]        ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_N[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_RX_D_P[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_N[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[0]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[10]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[11]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[12]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[13]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[14]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[15]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[16]  ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[1]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[2]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[3]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[4]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[5]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[6]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[7]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[8]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; HSMC_TX_D_P[9]   ; LVDS          ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; I2C_SCLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; I2C_SDAT         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; IRDA_RXD         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; KEY[1]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; KEY[2]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; KEY[3]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_BLON         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_EN           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_ON           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_RS           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LCD_RW           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDG[8]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[0]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[10]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[11]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[12]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[13]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[14]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[15]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[16]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[17]         ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[1]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[2]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[3]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[4]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[5]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[6]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[7]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[8]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; LEDR[9]          ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; NETCLK_25        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_ADDR[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_ADDR[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_CS_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DACK_N[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DACK_N[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DATA[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DREQ[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_DREQ[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_FSPEED       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_INT[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_INT[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_LSPEED       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_OE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_RST_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; OTG_WE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; PS2_KBCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; PS2_KBDAT        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; PS2_MSCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; PS2_MSDAT        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SD_CLK           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SD_CMD           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SD_DAT[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SD_DAT[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SD_DAT[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SD_DAT[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SD_WP_N          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SMA_CLKIN        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SMA_CLKOUT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[16]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[17]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[18]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[19]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_ADDR[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_CE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[10]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[11]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[12]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[13]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[14]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[15]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[8]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_DQ[9]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_LB_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_OE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_UB_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SRAM_WE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SW[10]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SW[11]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SW[12]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SW[13]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SW[14]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SW[15]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SW[16]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SW[17]           ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SW[8]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; SW[9]            ; 2.5 V         ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_CLK27         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_DATA[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_DATA[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_DATA[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_DATA[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_DATA[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_DATA[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_DATA[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_DATA[7]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_HS            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_RESET_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; TD_VS            ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; UART_CTS         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; UART_RTS         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; UART_RXD         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; UART_TXD         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_BLANK_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_B[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_B[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_B[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_B[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_B[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_B[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_B[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_B[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_CLK          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_G[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_G[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_G[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_G[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_G[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_G[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_G[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_G[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_HS           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_R[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_R[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_R[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_R[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_R[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_R[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_R[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_R[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_SYNC_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard            ; lab6           ;              ; VGA_VS           ; 3.3-V LVTTL   ; QSF Assignment ;
+-------------------------+----------------+--------------+------------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5226 ) ; 0.00 % ( 0 / 5226 )        ; 0.00 % ( 0 / 5226 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5226 ) ; 0.00 % ( 0 / 5226 )        ; 0.00 % ( 0 / 5226 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4769 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 196 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 251 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/brian/Desktop/lab6/output_files/lab6.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 3,243 / 114,480 ( 3 % )     ;
;     -- Combinational with no register       ; 1321                        ;
;     -- Register only                        ; 360                         ;
;     -- Combinational with a register        ; 1562                        ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 1520                        ;
;     -- 3 input functions                    ; 883                         ;
;     -- <=2 input functions                  ; 480                         ;
;     -- Register only                        ; 360                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 2722                        ;
;     -- arithmetic mode                      ; 161                         ;
;                                             ;                             ;
; Total registers*                            ; 1,944 / 117,053 ( 2 % )     ;
;     -- Dedicated logic registers            ; 1,922 / 114,480 ( 2 % )     ;
;     -- I/O registers                        ; 22 / 2,573 ( < 1 % )        ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 268 / 7,155 ( 4 % )         ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 32 / 529 ( 6 % )            ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )              ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )              ;
;                                             ;                             ;
; Global signals                              ; 8                           ;
; M9Ks                                        ; 19 / 432 ( 4 % )            ;
; Total block memory bits                     ; 95,552 / 3,981,312 ( 2 % )  ;
; Total block memory implementation bits      ; 175,104 / 3,981,312 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 532 ( 1 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )               ;
; Global clocks                               ; 8 / 20 ( 40 % )             ;
; JTAGs                                       ; 1 / 1 ( 100 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 1.4% / 1.5% / 1.4%          ;
; Peak interconnect usage (total/H/V)         ; 27.1% / 26.9% / 27.4%       ;
; Maximum fan-out                             ; 1731                        ;
; Highest non-global fan-out                  ; 755                         ;
; Total fan-out                               ; 17825                       ;
; Average fan-out                             ; 3.42                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                            ;
+---------------------------------------------+-----------------------+------------------------+------------------------+--------------------------------+
; Statistic                                   ; Top                   ; pzdyqx:nabboc          ; sld_hub:auto_hub       ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                    ; Low                    ; Low                            ;
;                                             ;                       ;                        ;                        ;                                ;
; Total logic elements                        ; 2934 / 114480 ( 3 % ) ; 130 / 114480 ( < 1 % ) ; 179 / 114480 ( < 1 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 1173                  ; 58                     ; 90                     ; 0                              ;
;     -- Register only                        ; 335                   ; 8                      ; 17                     ; 0                              ;
;     -- Combinational with a register        ; 1426                  ; 64                     ; 72                     ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                        ;                        ;                                ;
;     -- 4 input functions                    ; 1389                  ; 54                     ; 77                     ; 0                              ;
;     -- 3 input functions                    ; 819                   ; 22                     ; 42                     ; 0                              ;
;     -- <=2 input functions                  ; 391                   ; 46                     ; 43                     ; 0                              ;
;     -- Register only                        ; 335                   ; 8                      ; 17                     ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Logic elements by mode                      ;                       ;                        ;                        ;                                ;
;     -- normal mode                          ; 2451                  ; 118                    ; 153                    ; 0                              ;
;     -- arithmetic mode                      ; 148                   ; 4                      ; 9                      ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Total registers                             ; 1783                  ; 72                     ; 89                     ; 0                              ;
;     -- Dedicated logic registers            ; 1761 / 114480 ( 2 % ) ; 72 / 114480 ( < 1 % )  ; 89 / 114480 ( < 1 % )  ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 44                    ; 0                      ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Total LABs:  partially or completely used   ; 239 / 7155 ( 3 % )    ; 16 / 7155 ( < 1 % )    ; 17 / 7155 ( < 1 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                        ;                        ;                                ;
; Virtual pins                                ; 0                     ; 0                      ; 0                      ; 0                              ;
; I/O pins                                    ; 32                    ; 0                      ; 0                      ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 532 ( 1 % )       ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 95552                 ; 0                      ; 0                      ; 0                              ;
; Total RAM block bits                        ; 175104                ; 0                      ; 0                      ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 19 / 432 ( 4 % )      ; 0 / 432 ( 0 % )        ; 0 / 432 ( 0 % )        ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 6 / 24 ( 25 % )       ; 2 / 24 ( 8 % )         ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ;
; Double Data Rate I/O output circuitry       ; 22 / 516 ( 4 % )      ; 0 / 516 ( 0 % )        ; 0 / 516 ( 0 % )        ; 0 / 516 ( 0 % )                ;
;                                             ;                       ;                        ;                        ;                                ;
; Connections                                 ;                       ;                        ;                        ;                                ;
;     -- Input Connections                    ; 275                   ; 73                     ; 135                    ; 0                              ;
;     -- Registered Input Connections         ; 129                   ; 30                     ; 98                     ; 0                              ;
;     -- Output Connections                   ; 257                   ; 4                      ; 222                    ; 0                              ;
;     -- Registered Output Connections        ; 4                     ; 3                      ; 222                    ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Internal Connections                        ;                       ;                        ;                        ;                                ;
;     -- Total Connections                    ; 16786                 ; 571                    ; 1048                   ; 5                              ;
;     -- Registered Connections               ; 6617                  ; 294                    ; 738                    ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; External Connections                        ;                       ;                        ;                        ;                                ;
;     -- Top                                  ; 192                   ; 31                     ; 309                    ; 0                              ;
;     -- pzdyqx:nabboc                        ; 31                    ; 0                      ; 46                     ; 0                              ;
;     -- sld_hub:auto_hub                     ; 309                   ; 46                     ; 2                      ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                      ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Partition Interface                         ;                       ;                        ;                        ;                                ;
;     -- Input Ports                          ; 62                    ; 11                     ; 87                     ; 0                              ;
;     -- Output Ports                         ; 29                    ; 4                      ; 104                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                      ; 0                      ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Registered Ports                            ;                       ;                        ;                        ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                      ; 3                      ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 3                      ; 60                     ; 0                              ;
;                                             ;                       ;                        ;                        ;                                ;
; Port Connectivity                           ;                       ;                        ;                        ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                      ; 3                      ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                      ; 29                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                      ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                      ; 0                      ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                      ; 68                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                      ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                      ; 73                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                      ; 73                     ; 0                              ;
+---------------------------------------------+-----------------------+------------------------+------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; Y2    ; 2        ; 0            ; 36           ; 14           ; 1731                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]   ; M23   ; 6        ; 115          ; 40           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[0]    ; AB28  ; 5        ; 115          ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[1]    ; AC28  ; 5        ; 115          ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[2]    ; AC27  ; 5        ; 115          ; 15           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[3]    ; AD27  ; 5        ; 115          ; 13           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[4]    ; AB27  ; 5        ; 115          ; 18           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[5]    ; AC26  ; 5        ; 115          ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[6]    ; AD26  ; 5        ; 115          ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW[7]    ; AB26  ; 5        ; 115          ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX0[0] ; G18   ; 7        ; 69           ; 73           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1] ; F22   ; 7        ; 107          ; 73           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2] ; E17   ; 7        ; 67           ; 73           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3] ; L26   ; 6        ; 115          ; 50           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4] ; L25   ; 6        ; 115          ; 54           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5] ; J22   ; 6        ; 115          ; 67           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6] ; H22   ; 6        ; 115          ; 69           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0] ; M24   ; 6        ; 115          ; 41           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1] ; Y22   ; 5        ; 115          ; 30           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2] ; W21   ; 5        ; 115          ; 25           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3] ; W22   ; 5        ; 115          ; 30           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4] ; W25   ; 5        ; 115          ; 20           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5] ; U23   ; 5        ; 115          ; 22           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6] ; U24   ; 5        ; 115          ; 28           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0] ; E21   ; 7        ; 107          ; 73           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1] ; E22   ; 7        ; 111          ; 73           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2] ; E25   ; 7        ; 83           ; 73           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3] ; E24   ; 7        ; 85           ; 73           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4] ; H21   ; 7        ; 72           ; 73           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5] ; G20   ; 7        ; 74           ; 73           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6] ; G22   ; 7        ; 72           ; 73           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7] ; G21   ; 7        ; 74           ; 73           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P7       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; P5       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; P8       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; P6       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 56 ( 7 % )   ; 2.5V          ; --           ;
; 2        ; 1 / 63 ( 2 % )   ; 3.3V          ; --           ;
; 3        ; 0 / 73 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 14 / 65 ( 22 % ) ; 2.5V          ; --           ;
; 6        ; 7 / 58 ( 12 % )  ; 2.5V          ; --           ;
; 7        ; 11 / 72 ( 15 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB27     ; 296        ; 5        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ; 290        ; 5        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 286        ; 5        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; HEX0[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E25      ; 434        ; 7        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; HEX0[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; HEX0[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; LEDG[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G21      ; 445        ; 7        ; LEDG[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 449        ; 7        ; LEDG[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; LEDG[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H22      ; 399        ; 6        ; HEX0[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; HEX0[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; HEX0[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L26      ; 363        ; 6        ; HEX0[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; HEX1[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P6       ; 61         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P7       ; 58         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P8       ; 60         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; HEX1[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 316        ; 5        ; HEX1[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; HEX1[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 321        ; 5        ; HEX1[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; HEX1[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; HEX1[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                            ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
; |lab6                                                                                                                                   ; 3243 (1)    ; 1922 (0)                  ; 22 (22)       ; 95552       ; 19   ; 6            ; 0       ; 3         ; 32   ; 0            ; 1321 (1)     ; 360 (0)           ; 1562 (0)         ; |lab6                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; lab6                                                   ; work         ;
;    |nios_system:NiosII|                                                                                                                 ; 2933 (0)    ; 1761 (0)                  ; 0 (0)         ; 95552       ; 19   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1172 (0)     ; 335 (0)           ; 1426 (0)         ; |lab6|nios_system:NiosII                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; nios_system                                            ; nios_system  ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |lab6|nios_system:NiosII|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                                ; nios_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |lab6|nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                              ; nios_system  ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 18 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 4 (3)             ; 13 (8)           ; |lab6|nios_system:NiosII|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                                ; nios_system  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |lab6|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                              ; nios_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |lab6|nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                              ; nios_system  ;
;       |nios_system_HEXA:hexa|                                                                                                           ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 8 (8)            ; |lab6|nios_system:NiosII|nios_system_HEXA:hexa                                                                                                                                                                                                                                                                                                                                                                                                                              ; nios_system_HEXA                                       ; nios_system  ;
;       |nios_system_HEXA:hexb|                                                                                                           ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 9 (9)            ; |lab6|nios_system:NiosII|nios_system_HEXA:hexb                                                                                                                                                                                                                                                                                                                                                                                                                              ; nios_system_HEXA                                       ; nios_system  ;
;       |nios_system_HEXA:leds|                                                                                                           ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 6 (6)             ; 10 (10)          ; |lab6|nios_system:NiosII|nios_system_HEXA:leds                                                                                                                                                                                                                                                                                                                                                                                                                              ; nios_system_HEXA                                       ; nios_system  ;
;       |nios_system_jtag_uart:jtag_uart|                                                                                                 ; 167 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (18)      ; 21 (3)            ; 94 (20)          ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                    ; nios_system_jtag_uart                                  ; nios_system  ;
;          |alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|                                                                    ; 75 (75)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 18 (18)           ; 34 (34)          ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                          ; alt_jtag_atlantic                                      ; work         ;
;          |nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|                                                            ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                  ; nios_system_jtag_uart_scfifo_r                         ; nios_system  ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                     ; scfifo                                                 ; work         ;
;                |scfifo_kr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated                                                                                                                                                                                                                                                                                                          ; scfifo_kr21                                            ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                                     ; a_dpfifo_l011                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                             ; a_fefifo_7cf                                           ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                        ; cntr_do7                                               ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                                             ; altsyncram_nio1                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                               ; cntr_1ob                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                     ; cntr_1ob                                               ; work         ;
;          |nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|                                                            ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                  ; nios_system_jtag_uart_scfifo_w                         ; nios_system  ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                     ; scfifo                                                 ; work         ;
;                |scfifo_kr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated                                                                                                                                                                                                                                                                                                          ; scfifo_kr21                                            ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                                     ; a_dpfifo_l011                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                             ; a_fefifo_7cf                                           ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                                        ; cntr_do7                                               ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                                             ; altsyncram_nio1                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                               ; cntr_1ob                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |lab6|nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                                     ; cntr_1ob                                               ; work         ;
;       |nios_system_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 430 (0)     ; 165 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (0)      ; 18 (0)            ; 266 (0)          ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                    ; nios_system_mm_interconnect_0                          ; nios_system  ;
;          |altera_avalon_sc_fifo:hexa_s1_agent_rsp_fifo|                                                                                 ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hexa_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                  ; nios_system  ;
;          |altera_avalon_sc_fifo:hexb_s1_agent_rsp_fifo|                                                                                 ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hexb_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                  ; nios_system  ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                  ; nios_system  ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                  ; nios_system  ;
;          |altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|                                                         ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (9)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                  ; nios_system  ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                  ; nios_system  ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                             ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                  ; nios_system  ;
;          |altera_merlin_master_agent:nios2_processor_data_master_agent|                                                                 ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                             ; nios_system  ;
;          |altera_merlin_slave_agent:hexa_s1_agent|                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hexa_s1_agent                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                              ; nios_system  ;
;          |altera_merlin_slave_agent:hexb_s1_agent|                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hexb_s1_agent                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                              ; nios_system  ;
;          |altera_merlin_slave_agent:leds_s1_agent|                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                              ; nios_system  ;
;          |altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                              ; nios_system  ;
;          |altera_merlin_slave_agent:switches_s1_agent|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                              ; nios_system  ;
;          |altera_merlin_slave_translator:hexa_s1_translator|                                                                            ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hexa_s1_translator                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                         ; nios_system  ;
;          |altera_merlin_slave_translator:hexb_s1_translator|                                                                            ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hexb_s1_translator                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                         ; nios_system  ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                         ; nios_system  ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                         ; nios_system  ;
;          |altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator|                                                    ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 15 (15)          ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                         ; nios_system  ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                         ; nios_system  ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                        ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                         ; nios_system  ;
;          |altera_merlin_traffic_limiter:nios2_processor_data_master_limiter|                                                            ; 24 (24)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 13 (13)          ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_data_master_limiter                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                          ; nios_system  ;
;          |altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter|                                                     ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter                                                                                                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                          ; nios_system  ;
;          |nios_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                  ; nios_system_mm_interconnect_0_cmd_demux                ; nios_system  ;
;          |nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                          ; nios_system_mm_interconnect_0_cmd_demux_001            ; nios_system  ;
;          |nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                        ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 51 (47)          ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                              ; nios_system_mm_interconnect_0_cmd_mux_001              ; nios_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                               ; nios_system  ;
;          |nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                        ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 9 (5)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                                              ; nios_system_mm_interconnect_0_cmd_mux_001              ; nios_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                 ; altera_merlin_arbitrator                               ; nios_system  ;
;          |nios_system_mm_interconnect_0_router:router|                                                                                  ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 7 (7)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                        ; nios_system_mm_interconnect_0_router                   ; nios_system  ;
;          |nios_system_mm_interconnect_0_router_001:router_001|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                ; nios_system_mm_interconnect_0_router_001               ; nios_system  ;
;          |nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                          ; nios_system_mm_interconnect_0_rsp_demux_001            ; nios_system  ;
;          |nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                          ; nios_system_mm_interconnect_0_rsp_demux_001            ; nios_system  ;
;          |nios_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 81 (81)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 55 (55)          ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                      ; nios_system_mm_interconnect_0_rsp_mux                  ; nios_system  ;
;          |nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |lab6|nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                              ; nios_system_mm_interconnect_0_rsp_mux_001              ; nios_system  ;
;       |nios_system_nios2_processor:nios2_processor|                                                                                     ; 2418 (40)   ; 1440 (39)                 ; 0 (0)         ; 61760       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 968 (1)      ; 269 (0)           ; 1181 (32)        ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor                                                                                                                                                                                                                                                                                                                                                                                                        ; nios_system_nios2_processor                            ; nios_system  ;
;          |nios_system_nios2_processor_cpu:cpu|                                                                                          ; 2385 (1993) ; 1401 (1131)               ; 0 (0)         ; 61760       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 967 (855)    ; 269 (218)         ; 1149 (920)       ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                    ; nios_system_nios2_processor_cpu                        ; nios_system  ;
;             |nios_system_nios2_processor_cpu_bht_module:nios_system_nios2_processor_cpu_bht|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_bht_module:nios_system_nios2_processor_cpu_bht                                                                                                                                                                                                                                                                                     ; nios_system_nios2_processor_cpu_bht_module             ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_bht_module:nios_system_nios2_processor_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                           ; altsyncram                                             ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_bht_module:nios_system_nios2_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                                                            ; altsyncram_97d1                                        ; work         ;
;             |nios_system_nios2_processor_cpu_dc_data_module:nios_system_nios2_processor_cpu_dc_data|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_data_module:nios_system_nios2_processor_cpu_dc_data                                                                                                                                                                                                                                                                             ; nios_system_nios2_processor_cpu_dc_data_module         ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_data_module:nios_system_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                             ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_data_module:nios_system_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                                                    ; altsyncram_kdf1                                        ; work         ;
;             |nios_system_nios2_processor_cpu_dc_tag_module:nios_system_nios2_processor_cpu_dc_tag|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_tag_module:nios_system_nios2_processor_cpu_dc_tag                                                                                                                                                                                                                                                                               ; nios_system_nios2_processor_cpu_dc_tag_module          ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_tag_module:nios_system_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                     ; altsyncram                                             ; work         ;
;                   |altsyncram_rfc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 320         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_tag_module:nios_system_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_rfc1:auto_generated                                                                                                                                                                                                                      ; altsyncram_rfc1                                        ; work         ;
;             |nios_system_nios2_processor_cpu_dc_victim_module:nios_system_nios2_processor_cpu_dc_victim|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_victim_module:nios_system_nios2_processor_cpu_dc_victim                                                                                                                                                                                                                                                                         ; nios_system_nios2_processor_cpu_dc_victim_module       ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_victim_module:nios_system_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                             ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_victim_module:nios_system_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                                ; altsyncram_r3d1                                        ; work         ;
;             |nios_system_nios2_processor_cpu_ic_data_module:nios_system_nios2_processor_cpu_ic_data|                                    ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_ic_data_module:nios_system_nios2_processor_cpu_ic_data                                                                                                                                                                                                                                                                             ; nios_system_nios2_processor_cpu_ic_data_module         ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_ic_data_module:nios_system_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                             ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_ic_data_module:nios_system_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                                    ; altsyncram_cjd1                                        ; work         ;
;             |nios_system_nios2_processor_cpu_ic_tag_module:nios_system_nios2_processor_cpu_ic_tag|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_ic_tag_module:nios_system_nios2_processor_cpu_ic_tag                                                                                                                                                                                                                                                                               ; nios_system_nios2_processor_cpu_ic_tag_module          ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_ic_tag_module:nios_system_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                     ; altsyncram                                             ; work         ;
;                   |altsyncram_1ad1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_ic_tag_module:nios_system_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1ad1:auto_generated                                                                                                                                                                                                                      ; altsyncram_1ad1                                        ; work         ;
;             |nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell                                                                                                                                                                                                                                                                            ; nios_system_nios2_processor_cpu_mult_cell              ; nios_system  ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                         ; altera_mult_add                                        ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                     ; altera_mult_add_vkp2                                   ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                            ; altera_mult_add_rtl                                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                   ; ama_multiplier_function                                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                    ; lpm_mult                                               ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                           ; mult_jp01                                              ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                         ; altera_mult_add                                        ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                     ; altera_mult_add_vkp2                                   ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                            ; altera_mult_add_rtl                                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                   ; ama_multiplier_function                                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                    ; lpm_mult                                               ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                           ; mult_j011                                              ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                         ; altera_mult_add                                        ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                                     ; altera_mult_add_vkp2                                   ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                            ; altera_mult_add_rtl                                    ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                   ; ama_multiplier_function                                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                                    ; lpm_mult                                               ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                           ; mult_j011                                              ; work         ;
;             |nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|                                   ; 390 (82)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (2)      ; 51 (1)            ; 228 (79)         ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci                                                                                                                                                                                                                                                                            ; nios_system_nios2_processor_cpu_nios2_oci              ; nios_system  ;
;                |nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|            ; 143 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 47 (0)            ; 49 (0)           ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper                                                                                                                                                                ; nios_system_nios2_processor_cpu_debug_slave_wrapper    ; nios_system  ;
;                   |nios_system_nios2_processor_cpu_debug_slave_sysclk:the_nios_system_nios2_processor_cpu_debug_slave_sysclk|           ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 38 (35)           ; 11 (10)          ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_sysclk:the_nios_system_nios2_processor_cpu_debug_slave_sysclk                                                      ; nios_system_nios2_processor_cpu_debug_slave_sysclk     ; nios_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_sysclk:the_nios_system_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_sysclk:the_nios_system_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                ; work         ;
;                   |nios_system_nios2_processor_cpu_debug_slave_tck:the_nios_system_nios2_processor_cpu_debug_slave_tck|                 ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 9 (5)             ; 42 (42)          ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_tck:the_nios_system_nios2_processor_cpu_debug_slave_tck                                                            ; nios_system_nios2_processor_cpu_debug_slave_tck        ; nios_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_tck:the_nios_system_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_tck:the_nios_system_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                ; work         ;
;                   |sld_virtual_jtag_basic:nios_system_nios2_processor_cpu_debug_slave_phy|                                              ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_processor_cpu_debug_slave_phy                                                                                         ; sld_virtual_jtag_basic                                 ; work         ;
;                |nios_system_nios2_processor_cpu_nios2_avalon_reg:the_nios_system_nios2_processor_cpu_nios2_avalon_reg|                  ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_avalon_reg:the_nios_system_nios2_processor_cpu_nios2_avalon_reg                                                                                                                                                                      ; nios_system_nios2_processor_cpu_nios2_avalon_reg       ; nios_system  ;
;                |nios_system_nios2_processor_cpu_nios2_oci_break:the_nios_system_nios2_processor_cpu_nios2_oci_break|                    ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_oci_break:the_nios_system_nios2_processor_cpu_nios2_oci_break                                                                                                                                                                        ; nios_system_nios2_processor_cpu_nios2_oci_break        ; nios_system  ;
;                |nios_system_nios2_processor_cpu_nios2_oci_debug:the_nios_system_nios2_processor_cpu_nios2_oci_debug|                    ; 12 (10)     ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (1)             ; 8 (8)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_oci_debug:the_nios_system_nios2_processor_cpu_nios2_oci_debug                                                                                                                                                                        ; nios_system_nios2_processor_cpu_nios2_oci_debug        ; nios_system  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_oci_debug:the_nios_system_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; altera_std_synchronizer                                ; work         ;
;                |nios_system_nios2_processor_cpu_nios2_ocimem:the_nios_system_nios2_processor_cpu_nios2_ocimem|                          ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 61 (61)          ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_ocimem:the_nios_system_nios2_processor_cpu_nios2_ocimem                                                                                                                                                                              ; nios_system_nios2_processor_cpu_nios2_ocimem           ; nios_system  ;
;                   |nios_system_nios2_processor_cpu_ociram_sp_ram_module:nios_system_nios2_processor_cpu_ociram_sp_ram|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_ocimem:the_nios_system_nios2_processor_cpu_nios2_ocimem|nios_system_nios2_processor_cpu_ociram_sp_ram_module:nios_system_nios2_processor_cpu_ociram_sp_ram                                                                           ; nios_system_nios2_processor_cpu_ociram_sp_ram_module   ; nios_system  ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_ocimem:the_nios_system_nios2_processor_cpu_nios2_ocimem|nios_system_nios2_processor_cpu_ociram_sp_ram_module:nios_system_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                             ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_ocimem:the_nios_system_nios2_processor_cpu_nios2_ocimem|nios_system_nios2_processor_cpu_ociram_sp_ram_module:nios_system_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                        ; work         ;
;             |nios_system_nios2_processor_cpu_register_bank_a_module:nios_system_nios2_processor_cpu_register_bank_a|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_register_bank_a_module:nios_system_nios2_processor_cpu_register_bank_a                                                                                                                                                                                                                                                             ; nios_system_nios2_processor_cpu_register_bank_a_module ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_register_bank_a_module:nios_system_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                             ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_register_bank_a_module:nios_system_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                    ; altsyncram_fic1                                        ; work         ;
;             |nios_system_nios2_processor_cpu_register_bank_b_module:nios_system_nios2_processor_cpu_register_bank_b|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_register_bank_b_module:nios_system_nios2_processor_cpu_register_bank_b                                                                                                                                                                                                                                                             ; nios_system_nios2_processor_cpu_register_bank_b_module ; nios_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_register_bank_b_module:nios_system_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                             ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_register_bank_b_module:nios_system_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                                    ; altsyncram_fic1                                        ; work         ;
;       |nios_system_onchip_memory:onchip_memory|                                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                                                                                                            ; nios_system_onchip_memory                              ; nios_system  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                             ; work         ;
;             |altsyncram_sad1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |lab6|nios_system:NiosII|nios_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_sad1:auto_generated                                                                                                                                                                                                                                                                                                                                                   ; altsyncram_sad1                                        ; work         ;
;       |nios_system_switches:switches|                                                                                                   ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |lab6|nios_system:NiosII|nios_system_switches:switches                                                                                                                                                                                                                                                                                                                                                                                                                      ; nios_system_switches                                   ; nios_system  ;
;    |pzdyqx:nabboc|                                                                                                                      ; 130 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 8 (0)             ; 64 (0)           ; |lab6|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; pzdyqx                                                 ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 130 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (4)       ; 8 (1)             ; 64 (8)           ; |lab6|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx_impl                                            ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 60 (30)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (22)      ; 7 (7)             ; 21 (1)           ; |lab6|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                              ; GHVD5181                                               ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |lab6|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                            ; LQYT7093                                               ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |lab6|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                          ; KIFI3548                                               ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |lab6|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                          ; LQYT7093                                               ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |lab6|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                          ; PUDL0439                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 179 (1)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (1)       ; 17 (0)            ; 72 (0)           ; |lab6|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                                ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 178 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 17 (0)            ; 72 (0)           ; |lab6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                            ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 178 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 17 (0)            ; 72 (0)           ; |lab6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                   ; alt_sld_fab                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 178 (8)     ; 89 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (1)       ; 17 (4)            ; 72 (0)           ; |lab6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 173 (0)     ; 82 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (0)       ; 13 (0)            ; 72 (0)           ; |lab6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 173 (124)   ; 82 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (68)      ; 13 (12)           ; 72 (46)          ; |lab6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                      ; sld_jtag_hub                                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 10 (10)          ; |lab6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                              ; sld_rom_sr                                             ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |lab6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                            ; sld_shadow_jsm                                         ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+----------+----------+---------------+---------------+-----------------------+----------+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+----------+------+
; LEDG[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LEDG[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LEDG[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LEDG[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LEDG[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LEDG[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LEDG[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; LEDG[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX0[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX0[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX0[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX0[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX0[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX0[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX0[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX1[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX1[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX1[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX1[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX1[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX1[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; HEX1[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; CLOCK_50 ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; KEY[0]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; SW[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[7]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[6]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; SW[5]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; SW[4]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; SW[3]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; SW[2]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; SW[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
+----------+----------+---------------+---------------+-----------------------+----------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_50                                                                                                                                                ;                   ;         ;
; KEY[0]                                                                                                                                                  ;                   ;         ;
;      - nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
;      - nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; 1                 ; 6       ;
; SW[0]                                                                                                                                                   ;                   ;         ;
;      - nios_system:NiosII|nios_system_switches:switches|read_mux_out[0]                                                                                 ; 0                 ; 6       ;
; SW[7]                                                                                                                                                   ;                   ;         ;
;      - nios_system:NiosII|nios_system_switches:switches|read_mux_out[7]                                                                                 ; 0                 ; 6       ;
; SW[6]                                                                                                                                                   ;                   ;         ;
;      - nios_system:NiosII|nios_system_switches:switches|read_mux_out[6]                                                                                 ; 0                 ; 6       ;
; SW[5]                                                                                                                                                   ;                   ;         ;
;      - nios_system:NiosII|nios_system_switches:switches|read_mux_out[5]                                                                                 ; 1                 ; 6       ;
; SW[4]                                                                                                                                                   ;                   ;         ;
;      - nios_system:NiosII|nios_system_switches:switches|read_mux_out[4]                                                                                 ; 1                 ; 6       ;
; SW[3]                                                                                                                                                   ;                   ;         ;
;      - nios_system:NiosII|nios_system_switches:switches|read_mux_out[3]                                                                                 ; 1                 ; 6       ;
; SW[2]                                                                                                                                                   ;                   ;         ;
;      - nios_system:NiosII|nios_system_switches:switches|read_mux_out[2]                                                                                 ; 1                 ; 6       ;
; SW[1]                                                                                                                                                   ;                   ;         ;
;      - nios_system:NiosII|nios_system_switches:switches|read_mux_out[1]                                                                                 ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Location           ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                ; PIN_Y2             ; 1723    ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; PIN_M23            ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X1_Y37_N0     ; 202     ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                            ; JTAG_X1_Y37_N0     ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                        ; FF_X113_Y40_N9     ; 94      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X50_Y48_N0  ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; nios_system:NiosII|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                   ; FF_X52_Y44_N29     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                    ; FF_X52_Y44_N1      ; 192     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; nios_system:NiosII|nios_system_HEXA:hexa|always0~0                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X59_Y46_N8  ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_HEXA:hexb|always0~0                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X58_Y45_N26 ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_HEXA:leds|always0~0                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X59_Y45_N26 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X52_Y43_N24 ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                                              ; LCCOMB_X46_Y43_N16 ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                                                                            ; LCCOMB_X46_Y43_N10 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X46_Y43_N0  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X55_Y43_N6  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                              ; FF_X52_Y39_N1      ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|ien_AF~0                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X58_Y43_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                                                           ; LCCOMB_X55_Y43_N24 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                           ; LCCOMB_X52_Y43_N0  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X52_Y43_N8  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                               ; FF_X58_Y43_N23     ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X55_Y43_N2  ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                   ; LCCOMB_X59_Y40_N2  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X60_Y43_N12 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                                                                                     ; LCCOMB_X61_Y44_N8  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_processor_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                                                                                              ; LCCOMB_X63_Y39_N16 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                             ; LCCOMB_X59_Y39_N16 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X59_Y39_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                             ; LCCOMB_X58_Y45_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X60_Y43_N24 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|d_writedata[17]~32                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X61_Y46_N20 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X61_Y45_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_dc_rd_data_cnt[2]~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X67_Y44_N2  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_dc_rd_data_cnt[2]~1                                                                                                                                                                                                                                                                                                                ; LCCOMB_X67_Y44_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                                          ; LCCOMB_X61_Y46_N18 ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                                              ; LCCOMB_X61_Y46_N10 ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_dc_wr_data_cnt[1]~2                                                                                                                                                                                                                                                                                                                ; LCCOMB_X61_Y44_N18 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                           ; FF_X65_Y46_N17     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                  ; FF_X68_Y42_N9      ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                                ; LCCOMB_X67_Y38_N8  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                                                ; FF_X67_Y37_N21     ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                                       ; FF_X60_Y40_N25     ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                          ; FF_X67_Y44_N27     ; 755     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_pipe_flush_waddr[1]~8                                                                                                                                                                                                                                                                                                              ; LCCOMB_X67_Y37_N14 ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                              ; LCCOMB_X65_Y41_N20 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X76_Y37_N4  ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X74_Y38_N6  ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                               ; FF_X73_Y35_N1      ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X68_Y35_N26 ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                              ; FF_X74_Y36_N3      ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|D_src2[0]~3                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X75_Y37_N24 ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|D_src2[16]~1                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X75_Y37_N2  ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|D_src2[5]~2                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X75_Y37_N6  ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                          ; FF_X73_Y37_N9      ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X77_Y37_N28 ; 135     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                               ; LCCOMB_X77_Y37_N14 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X77_Y37_N16 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|M_dc_raw_hazard~9                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X76_Y37_N14 ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                                                       ; FF_X63_Y37_N3      ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|d_address_offset_field[0]~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X61_Y43_N8  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X67_Y42_N28 ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X67_Y42_N4  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X61_Y46_N6  ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X49_Y44_N10 ; 1180    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                   ; FF_X59_Y40_N21     ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|ic_fill_ap_cnt[0]~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X61_Y39_N10 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                               ; LCCOMB_X63_Y36_N30 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                ; LCCOMB_X63_Y36_N14 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X63_Y36_N18 ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X63_Y36_N8  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_ic_data_module:nios_system_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                                                                       ; LCCOMB_X75_Y39_N20 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                   ; FF_X58_Y42_N31     ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_sysclk:the_nios_system_nios2_processor_cpu_debug_slave_sysclk|jxuir                  ; FF_X52_Y40_N9      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_sysclk:the_nios_system_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X52_Y40_N0  ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_sysclk:the_nios_system_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X52_Y40_N14 ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_sysclk:the_nios_system_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X52_Y40_N28 ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_sysclk:the_nios_system_nios2_processor_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X41_Y41_N1      ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_tck:the_nios_system_nios2_processor_cpu_debug_slave_tck|sr[18]~21                    ; LCCOMB_X49_Y39_N30 ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_tck:the_nios_system_nios2_processor_cpu_debug_slave_tck|sr[37]~31                    ; LCCOMB_X49_Y39_N20 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|nios_system_nios2_processor_cpu_debug_slave_tck:the_nios_system_nios2_processor_cpu_debug_slave_tck|sr[8]~13                     ; LCCOMB_X48_Y39_N28 ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_processor_cpu_debug_slave_phy|virtual_state_sdr~0                                       ; LCCOMB_X48_Y39_N16 ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_debug_slave_wrapper:the_nios_system_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_processor_cpu_debug_slave_phy|virtual_state_uir~0                                       ; LCCOMB_X48_Y39_N6  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_avalon_reg:the_nios_system_nios2_processor_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                        ; LCCOMB_X54_Y42_N10 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_oci_break:the_nios_system_nios2_processor_cpu_nios2_oci_break|break_readreg[29]~1                                                                                                                      ; LCCOMB_X52_Y40_N18 ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_ocimem:the_nios_system_nios2_processor_cpu_nios2_ocimem|MonDReg[0]~13                                                                                                                                  ; LCCOMB_X54_Y40_N14 ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_ocimem:the_nios_system_nios2_processor_cpu_nios2_ocimem|MonDReg[12]~29                                                                                                                                 ; LCCOMB_X54_Y40_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_ocimem:the_nios_system_nios2_processor_cpu_nios2_ocimem|ociram_reset_req                                                                                                                               ; LCCOMB_X52_Y44_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_ocimem:the_nios_system_nios2_processor_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                 ; LCCOMB_X54_Y40_N8  ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios_system:NiosII|nios_system_onchip_memory:onchip_memory|wren~0                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X60_Y43_N30 ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X55_Y72_N28 ; 17      ; Clock                                              ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                                                     ; FF_X62_Y48_N19     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                                                     ; FF_X62_Y48_N17     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                                                     ; FF_X63_Y48_N19     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                                                     ; FF_X63_Y48_N25     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                                                     ; FF_X81_Y48_N1      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                                                     ; FF_X88_Y44_N19     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                                                     ; FF_X88_Y44_N9      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                                                     ; FF_X114_Y37_N9     ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                                                  ; FF_X55_Y72_N23     ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                                                                                                                                                                                                                                                        ; LCCOMB_X60_Y48_N0  ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X38_Y41_N8  ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X40_Y40_N8  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X41_Y43_N21     ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X42_Y41_N17     ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X38_Y41_N10 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X42_Y41_N22 ; 13      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X41_Y43_N20 ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X42_Y41_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                ; FF_X43_Y42_N25     ; 62      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                     ; LCCOMB_X39_Y40_N20 ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                       ; LCCOMB_X39_Y40_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                     ; LCCOMB_X43_Y41_N30 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                        ; LCCOMB_X39_Y40_N30 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                                                        ; LCCOMB_X41_Y42_N24 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                                                                                                       ; LCCOMB_X41_Y42_N20 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~17                                                                                                         ; LCCOMB_X42_Y40_N2  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10                                                                                          ; LCCOMB_X39_Y40_N18 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19                                                                                          ; LCCOMB_X39_Y41_N26 ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~14                                                                                                            ; LCCOMB_X41_Y40_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~10                                                                                                ; LCCOMB_X41_Y42_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7                                                                                                 ; LCCOMB_X42_Y40_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~21                                                                                  ; LCCOMB_X41_Y41_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~17                                                                             ; LCCOMB_X45_Y41_N0  ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~24                                                                             ; LCCOMB_X41_Y41_N22 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                     ; FF_X41_Y40_N1      ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                    ; FF_X41_Y40_N27     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; FF_X41_Y40_N21     ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; FF_X40_Y40_N27     ; 71      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                              ; LCCOMB_X41_Y40_N30 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; FF_X41_Y39_N17     ; 40      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                  ; LCCOMB_X39_Y40_N10 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                             ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                         ; PIN_Y2             ; 1723    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                     ; JTAG_X1_Y37_N0     ; 202     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X113_Y40_N9     ; 94      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; LCCOMB_X50_Y48_N0  ; 3       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; FF_X52_Y44_N1      ; 192     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0             ; LCCOMB_X49_Y44_N10 ; 1180    ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                              ; LCCOMB_X55_Y72_N28 ; 17      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                              ; FF_X114_Y37_N9     ; 20      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                           ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------+---------+
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|A_mem_stall ; 755     ;
+----------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                           ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                          ; M9K_X51_Y47_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:NiosII|nios_system_jtag_uart:jtag_uart|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_kr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                          ; M9K_X51_Y39_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_bht_module:nios_system_nios2_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None                          ; M9K_X78_Y37_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_data_module:nios_system_nios2_processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                          ; M9K_X64_Y41_N0, M9K_X64_Y40_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_tag_module:nios_system_nios2_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_rfc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 5            ; 64           ; 5            ; yes                    ; no                      ; yes                    ; no                      ; 320   ; 64                          ; 5                           ; 64                          ; 5                           ; 320                 ; 1    ; None                          ; M9K_X64_Y42_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_dc_victim_module:nios_system_nios2_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                          ; M9K_X64_Y44_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_ic_data_module:nios_system_nios2_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                          ; M9K_X64_Y35_N0, M9K_X64_Y37_N0, M9K_X64_Y34_N0, M9K_X64_Y38_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_ic_tag_module:nios_system_nios2_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_1ad1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 10           ; 128          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 1280  ; 128                         ; 10                          ; 128                         ; 10                          ; 1280                ; 1    ; None                          ; M9K_X64_Y36_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_ocimem:the_nios_system_nios2_processor_cpu_nios2_ocimem|nios_system_nios2_processor_cpu_ociram_sp_ram_module:nios_system_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                          ; M9K_X51_Y41_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_register_bank_a_module:nios_system_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                          ; M9K_X78_Y42_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_register_bank_b_module:nios_system_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                          ; M9K_X78_Y43_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios_system:NiosII|nios_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_sad1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; nios_system_onchip_memory.hex ; M9K_X51_Y45_N0, M9K_X51_Y44_N0, M9K_X51_Y43_N0, M9K_X51_Y42_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |lab6|nios_system:NiosII|nios_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_sad1:auto_generated|ALTSYNCRAM                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                   ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y43_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X71_Y43_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X71_Y45_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_mult_cell:the_nios_system_nios2_processor_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X71_Y44_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 5,370 / 342,891 ( 2 % ) ;
; C16 interconnects     ; 61 / 10,120 ( < 1 % )   ;
; C4 interconnects      ; 3,072 / 209,544 ( 1 % ) ;
; Direct links          ; 574 / 342,891 ( < 1 % ) ;
; Global clocks         ; 8 / 20 ( 40 % )         ;
; Local interconnects   ; 1,626 / 119,088 ( 1 % ) ;
; R24 interconnects     ; 116 / 9,963 ( 1 % )     ;
; R4 interconnects      ; 4,232 / 289,782 ( 1 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.10) ; Number of LABs  (Total = 268) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 26                            ;
; 2                                           ; 11                            ;
; 3                                           ; 7                             ;
; 4                                           ; 7                             ;
; 5                                           ; 1                             ;
; 6                                           ; 6                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 4                             ;
; 10                                          ; 3                             ;
; 11                                          ; 3                             ;
; 12                                          ; 6                             ;
; 13                                          ; 10                            ;
; 14                                          ; 34                            ;
; 15                                          ; 38                            ;
; 16                                          ; 108                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.54) ; Number of LABs  (Total = 268) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 190                           ;
; 1 Clock                            ; 241                           ;
; 1 Clock enable                     ; 141                           ;
; 1 Sync. clear                      ; 13                            ;
; 1 Sync. load                       ; 34                            ;
; 2 Async. clears                    ; 14                            ;
; 2 Clock enables                    ; 38                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.93) ; Number of LABs  (Total = 268) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 12                            ;
; 2                                            ; 16                            ;
; 3                                            ; 5                             ;
; 4                                            ; 4                             ;
; 5                                            ; 4                             ;
; 6                                            ; 7                             ;
; 7                                            ; 3                             ;
; 8                                            ; 0                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 2                             ;
; 14                                           ; 5                             ;
; 15                                           ; 2                             ;
; 16                                           ; 5                             ;
; 17                                           ; 5                             ;
; 18                                           ; 6                             ;
; 19                                           ; 13                            ;
; 20                                           ; 15                            ;
; 21                                           ; 20                            ;
; 22                                           ; 28                            ;
; 23                                           ; 15                            ;
; 24                                           ; 13                            ;
; 25                                           ; 12                            ;
; 26                                           ; 14                            ;
; 27                                           ; 17                            ;
; 28                                           ; 12                            ;
; 29                                           ; 8                             ;
; 30                                           ; 6                             ;
; 31                                           ; 3                             ;
; 32                                           ; 7                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.68) ; Number of LABs  (Total = 268) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 35                            ;
; 2                                               ; 10                            ;
; 3                                               ; 13                            ;
; 4                                               ; 7                             ;
; 5                                               ; 8                             ;
; 6                                               ; 15                            ;
; 7                                               ; 13                            ;
; 8                                               ; 25                            ;
; 9                                               ; 19                            ;
; 10                                              ; 25                            ;
; 11                                              ; 22                            ;
; 12                                              ; 14                            ;
; 13                                              ; 11                            ;
; 14                                              ; 11                            ;
; 15                                              ; 9                             ;
; 16                                              ; 13                            ;
; 17                                              ; 10                            ;
; 18                                              ; 2                             ;
; 19                                              ; 2                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.13) ; Number of LABs  (Total = 268) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 5                             ;
; 3                                            ; 16                            ;
; 4                                            ; 16                            ;
; 5                                            ; 7                             ;
; 6                                            ; 2                             ;
; 7                                            ; 6                             ;
; 8                                            ; 5                             ;
; 9                                            ; 4                             ;
; 10                                           ; 6                             ;
; 11                                           ; 12                            ;
; 12                                           ; 7                             ;
; 13                                           ; 8                             ;
; 14                                           ; 9                             ;
; 15                                           ; 7                             ;
; 16                                           ; 3                             ;
; 17                                           ; 11                            ;
; 18                                           ; 5                             ;
; 19                                           ; 10                            ;
; 20                                           ; 11                            ;
; 21                                           ; 15                            ;
; 22                                           ; 13                            ;
; 23                                           ; 11                            ;
; 24                                           ; 5                             ;
; 25                                           ; 10                            ;
; 26                                           ; 6                             ;
; 27                                           ; 6                             ;
; 28                                           ; 7                             ;
; 29                                           ; 7                             ;
; 30                                           ; 6                             ;
; 31                                           ; 7                             ;
; 32                                           ; 4                             ;
; 33                                           ; 3                             ;
; 34                                           ; 3                             ;
; 35                                           ; 2                             ;
; 36                                           ; 5                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                                       ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information                     ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                                       ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                                       ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                                       ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                       ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                                       ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                                       ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                                       ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                                       ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                                       ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ; 23 I/O(s) were assigned a toggle rate ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ; 23 I/O(s) were assigned a toggle rate ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                                       ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 32           ; 22           ; 32           ; 0            ; 0            ; 36        ; 32           ; 0            ; 36        ; 36        ; 0            ; 22           ; 0            ; 0            ; 10           ; 0            ; 22           ; 10           ; 0            ; 0            ; 0            ; 22           ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 14           ; 4            ; 36           ; 36           ; 0         ; 4            ; 36           ; 0         ; 0         ; 36           ; 14           ; 36           ; 36           ; 26           ; 36           ; 14           ; 26           ; 36           ; 36           ; 36           ; 14           ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LEDG[0]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "lab6"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_processor_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_oci_debug:the_nios_system_nios2_processor_cpu_nios2_oci_debug|monitor_ready is being clocked by CLOCK_50
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: C:/Users/brian/Desktop/lab6/lab6.vhd Line: 8
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7  File: c:/altera_lite/16.0/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 File: c:/altera_lite/16.0/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0  File: c:/altera_lite/16.0/quartus/libraries/megafunctions/pzdyqx.vhd Line: 829
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|nios_system_nios2_processor_cpu_nios2_oci:the_nios_system_nios2_processor_cpu_nios2_oci|nios_system_nios2_processor_cpu_nios2_oci_debug:the_nios_system_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/brian/Desktop/lab6/nios_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios_system:NiosII|nios_system_nios2_processor:nios2_processor|nios_system_nios2_processor_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node nios_system:NiosII|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/brian/Desktop/lab6/nios_system/synthesis/submodules/altera_reset_controller.v Line: 290
Info (176353): Automatically promoted node nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/brian/Desktop/lab6/nios_system/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios_system:NiosII|altera_reset_controller:rst_controller|merged_reset~0  File: C:/Users/brian/Desktop/lab6/nios_system/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type Block RAM
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 22 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 70 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ENET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX6[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX7[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 0.87 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2 File: C:/Users/brian/Desktop/lab6/lab6.vhd Line: 8
Info (144001): Generated suppressed messages file C:/Users/brian/Desktop/lab6/output_files/lab6.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 506 warnings
    Info: Peak virtual memory: 1768 megabytes
    Info: Processing ended: Mon Nov 28 14:56:49 2016
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:33


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/brian/Desktop/lab6/output_files/lab6.fit.smsg.


