Protel Design System Design Rule Check
PCB File : D:\Grid\PCB_Project\GRID.PcbDoc
Date     : 2019/7/2
Time     : 14:10:39

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (129.921mil > 100mil) Pad Free-0(118.11mil,1850.394mil) on Multi-Layer Actual Hole Size = 129.921mil
   Violation between Hole Size Constraint: (129.921mil > 100mil) Pad Free-0(118.11mil,118.11mil) on Multi-Layer Actual Hole Size = 129.921mil
   Violation between Hole Size Constraint: (129.921mil > 100mil) Pad Free-0(3818.898mil,118.11mil) on Multi-Layer Actual Hole Size = 129.921mil
   Violation between Hole Size Constraint: (129.921mil > 100mil) Pad Free-0(3818.898mil,1850.394mil) on Multi-Layer Actual Hole Size = 129.921mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.785mil < 10mil) Between Via (2375mil,945mil) from Top Layer to Bottom Layer And Pad C5-1(2345mil,984.685mil) on Top Layer [Top Solder] Mask Sliver [4.785mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.284mil < 10mil) Between Via (2375mil,945mil) from Top Layer to Bottom Layer And Pad FB1-1(2419.961mil,970mil) on Top Layer [Top Solder] Mask Sliver [4.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-47(2726.417mil,1249.449mil) on Top Layer And Pad U1-48(2706.732mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.378mil < 10mil) Between Via (2685mil,1220mil) from Top Layer to Bottom Layer And Pad U1-48(2706.732mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [0.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-46(2746.102mil,1249.449mil) on Top Layer And Pad U1-47(2726.417mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-45(2765.787mil,1249.449mil) on Top Layer And Pad U1-46(2746.102mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-44(2785.472mil,1249.449mil) on Top Layer And Pad U1-45(2765.787mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-43(2805.157mil,1249.449mil) on Top Layer And Pad U1-44(2785.472mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-42(2824.843mil,1249.449mil) on Top Layer And Pad U1-43(2805.157mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-41(2844.528mil,1249.449mil) on Top Layer And Pad U1-42(2824.843mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-40(2864.213mil,1249.449mil) on Top Layer And Pad U1-41(2844.528mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-39(2883.898mil,1249.449mil) on Top Layer And Pad U1-40(2864.213mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-38(2903.583mil,1249.449mil) on Top Layer And Pad U1-39(2883.898mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-37(2923.268mil,1249.449mil) on Top Layer And Pad U1-38(2903.583mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.45mil < 10mil) Between Via (2920mil,1310mil) from Top Layer to Bottom Layer And Pad U1-37(2923.268mil,1249.449mil) on Top Layer [Top Solder] Mask Sliver [9.45mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-35(2974.449mil,1178.583mil) on Top Layer And Pad U1-36(2974.449mil,1198.268mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-34(2974.449mil,1158.898mil) on Top Layer And Pad U1-35(2974.449mil,1178.583mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-33(2974.449mil,1139.213mil) on Top Layer And Pad U1-34(2974.449mil,1158.898mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.296mil < 10mil) Between Via (3035mil,1160mil) from Top Layer to Bottom Layer And Pad U1-34(2974.449mil,1158.898mil) on Top Layer [Top Solder] Mask Sliver [9.296mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-32(2974.449mil,1119.527mil) on Top Layer And Pad U1-33(2974.449mil,1139.213mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-31(2974.449mil,1099.842mil) on Top Layer And Pad U1-32(2974.449mil,1119.527mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-30(2974.449mil,1080.157mil) on Top Layer And Pad U1-31(2974.449mil,1099.842mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-29(2974.449mil,1060.472mil) on Top Layer And Pad U1-30(2974.449mil,1080.157mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-28(2974.449mil,1040.787mil) on Top Layer And Pad U1-29(2974.449mil,1060.472mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-27(2974.449mil,1021.102mil) on Top Layer And Pad U1-28(2974.449mil,1040.787mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-26(2974.449mil,1001.417mil) on Top Layer And Pad U1-27(2974.449mil,1021.102mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-25(2974.449mil,981.732mil) on Top Layer And Pad U1-26(2974.449mil,1001.417mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-23(2903.583mil,930.551mil) on Top Layer And Pad U1-24(2923.268mil,930.551mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-22(2883.898mil,930.551mil) on Top Layer And Pad U1-23(2903.583mil,930.551mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-21(2864.213mil,930.551mil) on Top Layer And Pad U1-22(2883.898mil,930.551mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-20(2844.528mil,930.551mil) on Top Layer And Pad U1-21(2864.213mil,930.551mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-19(2824.843mil,930.551mil) on Top Layer And Pad U1-20(2844.528mil,930.551mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-18(2805.157mil,930.551mil) on Top Layer And Pad U1-19(2824.843mil,930.551mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-17(2785.472mil,930.551mil) on Top Layer And Pad U1-18(2805.157mil,930.551mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-16(2765.787mil,930.551mil) on Top Layer And Pad U1-17(2785.472mil,930.551mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-15(2746.102mil,930.551mil) on Top Layer And Pad U1-16(2765.787mil,930.551mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-14(2726.417mil,930.551mil) on Top Layer And Pad U1-15(2746.102mil,930.551mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-13(2706.732mil,930.551mil) on Top Layer And Pad U1-14(2726.417mil,930.551mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-11(2655.551mil,1001.417mil) on Top Layer And Pad U1-12(2655.551mil,981.732mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-10(2655.551mil,1021.102mil) on Top Layer And Pad U1-11(2655.551mil,1001.417mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-9(2655.551mil,1040.787mil) on Top Layer And Pad U1-10(2655.551mil,1021.102mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-8(2655.551mil,1060.472mil) on Top Layer And Pad U1-9(2655.551mil,1040.787mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-7(2655.551mil,1080.157mil) on Top Layer And Pad U1-8(2655.551mil,1060.472mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-6(2655.551mil,1099.842mil) on Top Layer And Pad U1-7(2655.551mil,1080.157mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-5(2655.551mil,1119.527mil) on Top Layer And Pad U1-6(2655.551mil,1099.842mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-4(2655.551mil,1139.213mil) on Top Layer And Pad U1-5(2655.551mil,1119.527mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-3(2655.551mil,1158.898mil) on Top Layer And Pad U1-4(2655.551mil,1139.213mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-2(2655.551mil,1178.583mil) on Top Layer And Pad U1-3(2655.551mil,1158.898mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-1(2655.551mil,1198.268mil) on Top Layer And Pad U1-2(2655.551mil,1178.583mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.378mil < 10mil) Between Via (2685mil,1220mil) from Top Layer to Bottom Layer And Pad U1-1(2655.551mil,1198.268mil) on Top Layer [Top Solder] Mask Sliver [0.378mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Via (1670mil,1610mil) from Top Layer to Bottom Layer And Pad JP1-5(1623.15mil,1608.898mil) on Top Layer [Top Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.961mil < 10mil) Between Via (1765mil,1610mil) from Top Layer to Bottom Layer And Pad JP1-4(1721.575mil,1608.898mil) on Top Layer [Top Solder] Mask Sliver [1.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.331mil < 10mil) Between Via (1867.795mil,1610mil) from Top Layer to Bottom Layer And Pad JP1-3(1820mil,1608.898mil) on Top Layer [Top Solder] Mask Sliver [6.331mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.165mil < 10mil) Between Via (1867.795mil,1610mil) from Top Layer to Bottom Layer And Pad JP1-2(1918.425mil,1608.898mil) on Top Layer [Top Solder] Mask Sliver [9.165mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mil < 10mil) Between Via (1960mil,1610mil) from Top Layer to Bottom Layer And Pad JP1-2(1918.425mil,1608.898mil) on Top Layer [Top Solder] Mask Sliver [0.11mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.284mil < 10mil) Between Via (2375mil,1240mil) from Top Layer to Bottom Layer And Pad R1-2(2419.961mil,1245mil) on Top Layer [Top Solder] Mask Sliver [4.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.866mil < 10mil) Between Via (260mil,1820mil) from Top Layer to Bottom Layer And Pad R20-2(259.685mil,1775mil) on Top Layer [Top Solder] Mask Sliver [7.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.339mil < 10mil) Between Via (435mil,1885mil) from Top Layer to Bottom Layer And Pad D5-1(396.102mil,1885mil) on Top Layer [Top Solder] Mask Sliver [3.339mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.803mil < 10mil) Between Via (295.039mil,1342.52mil) from Top Layer to Bottom Layer And Pad ESD2-2(295mil,1315mil) on Top Layer [Top Solder] Mask Sliver [1.803mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-2(295mil,1640.118mil) on Top Layer And Pad U3-1(332.401mil,1640.118mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U3-3(257.598mil,1640.118mil) on Top Layer And Pad U3-2(295mil,1640.118mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.622mil < 10mil) Between Via (295mil,1595mil) from Top Layer to Bottom Layer And Pad U3-2(295mil,1640.118mil) on Top Layer [Top Solder] Mask Sliver [5.622mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U3-5(295mil,1529.882mil) on Top Layer And Pad U3-4(257.598mil,1529.882mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-6(332.401mil,1529.882mil) on Top Layer And Pad U3-5(295mil,1529.882mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.009mil < 10mil) Between Pad CON1_Lock1-4(983.11mil,316.156mil) on Top Layer And Pad R12_Lock1-2(975.039mil,430mil) on Top Layer [Top Solder] Mask Sliver [8.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.009mil < 10mil) Between Pad CON1_Lock1-3(904.37mil,316.156mil) on Top Layer And Pad R12_Lock1-1(904.961mil,430mil) on Top Layer [Top Solder] Mask Sliver [8.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.591mil < 10mil) Between Pad Q1_Lock1-3(599.961mil,471.929mil) on Top Layer And Pad TP1_Lock1-1(619.921mil,400mil) on Top Layer [Top Solder] Mask Sliver [3.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (550mil,610mil) from Top Layer to Bottom Layer And Pad R8_Lock1-2(559.921mil,660mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (575mil,610mil) from Top Layer to Bottom Layer And Pad R8_Lock1-2(559.921mil,660mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.009mil < 10mil) Between Pad CON1_Lock2-4(1618.11mil,316.156mil) on Top Layer And Pad R12_Lock2-2(1610.039mil,430mil) on Top Layer [Top Solder] Mask Sliver [8.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.009mil < 10mil) Between Pad CON1_Lock2-3(1539.37mil,316.156mil) on Top Layer And Pad R12_Lock2-1(1539.961mil,430mil) on Top Layer [Top Solder] Mask Sliver [8.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.591mil < 10mil) Between Pad Q1_Lock2-3(1234.961mil,471.929mil) on Top Layer And Pad TP1_Lock2-1(1254.921mil,400mil) on Top Layer [Top Solder] Mask Sliver [3.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (1185mil,610mil) from Top Layer to Bottom Layer And Pad R8_Lock2-2(1194.921mil,660mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (1210mil,610mil) from Top Layer to Bottom Layer And Pad R8_Lock2-2(1194.921mil,660mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.009mil < 10mil) Between Pad CON1_Lock3-4(2253.11mil,316.156mil) on Top Layer And Pad R12_Lock3-2(2245.039mil,430mil) on Top Layer [Top Solder] Mask Sliver [8.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.009mil < 10mil) Between Pad CON1_Lock3-3(2174.37mil,316.156mil) on Top Layer And Pad R12_Lock3-1(2174.961mil,430mil) on Top Layer [Top Solder] Mask Sliver [8.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.591mil < 10mil) Between Pad Q1_Lock3-3(1869.961mil,471.929mil) on Top Layer And Pad TP1_Lock3-1(1889.921mil,400mil) on Top Layer [Top Solder] Mask Sliver [3.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (1845mil,610mil) from Top Layer to Bottom Layer And Pad R8_Lock3-2(1829.921mil,660mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (1820mil,610mil) from Top Layer to Bottom Layer And Pad R8_Lock3-2(1829.921mil,660mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.009mil < 10mil) Between Pad CON1_Lock4-4(2888.11mil,316.156mil) on Top Layer And Pad R12_Lock4-2(2880.039mil,430mil) on Top Layer [Top Solder] Mask Sliver [8.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.009mil < 10mil) Between Pad CON1_Lock4-3(2809.37mil,316.156mil) on Top Layer And Pad R12_Lock4-1(2809.961mil,430mil) on Top Layer [Top Solder] Mask Sliver [8.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.591mil < 10mil) Between Pad Q1_Lock4-3(2504.961mil,471.929mil) on Top Layer And Pad TP1_Lock4-1(2524.921mil,400mil) on Top Layer [Top Solder] Mask Sliver [3.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (2480mil,610mil) from Top Layer to Bottom Layer And Pad R8_Lock4-2(2464.921mil,660mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (2455mil,610mil) from Top Layer to Bottom Layer And Pad R8_Lock4-2(2464.921mil,660mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.009mil < 10mil) Between Pad CON1_Lock5-4(3523.11mil,316.156mil) on Top Layer And Pad R12_Lock5-2(3515.039mil,430mil) on Top Layer [Top Solder] Mask Sliver [8.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.009mil < 10mil) Between Pad CON1_Lock5-3(3444.37mil,316.156mil) on Top Layer And Pad R12_Lock5-1(3444.961mil,430mil) on Top Layer [Top Solder] Mask Sliver [8.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.591mil < 10mil) Between Pad Q1_Lock5-3(3139.961mil,471.929mil) on Top Layer And Pad TP1_Lock5-1(3159.921mil,400mil) on Top Layer [Top Solder] Mask Sliver [3.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (3115mil,610mil) from Top Layer to Bottom Layer And Pad R8_Lock5-2(3099.921mil,660mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.22mil < 10mil) Between Via (3090mil,610mil) from Top Layer to Bottom Layer And Pad R8_Lock5-2(3099.921mil,660mil) on Top Layer [Top Solder] Mask Sliver [3.22mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.898mil < 10mil) Between Via (3541.25mil,1410mil) from Top Layer to Bottom Layer And Pad JP3-5(3573.898mil,1367.638mil) on Top Layer [Top Solder] Mask Sliver [0.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.898mil < 10mil) Between Via (3515mil,1410mil) from Top Layer to Bottom Layer And Pad JP3-5(3573.898mil,1367.638mil) on Top Layer [Top Solder] Mask Sliver [0.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.898mil < 10mil) Between Via (3620mil,1410mil) from Top Layer to Bottom Layer And Pad JP3-5(3573.898mil,1367.638mil) on Top Layer [Top Solder] Mask Sliver [0.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.898mil < 10mil) Between Via (3593.75mil,1410mil) from Top Layer to Bottom Layer And Pad JP3-5(3573.898mil,1367.638mil) on Top Layer [Top Solder] Mask Sliver [0.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.898mil < 10mil) Between Via (3567.5mil,1410mil) from Top Layer to Bottom Layer And Pad JP3-5(3573.898mil,1367.638mil) on Top Layer [Top Solder] Mask Sliver [0.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3515mil,1440mil) from Top Layer to Bottom Layer And Via (3515mil,1410mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3541.25mil,1440mil) from Top Layer to Bottom Layer And Via (3541.25mil,1410mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3567.5mil,1440mil) from Top Layer to Bottom Layer And Via (3567.5mil,1410mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3593.75mil,1440mil) from Top Layer to Bottom Layer And Via (3593.75mil,1410mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3620mil,1440mil) from Top Layer to Bottom Layer And Via (3620mil,1410mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.315mil < 10mil) Between Via (290mil,825mil) from Top Layer to Bottom Layer And Via (290mil,790mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.315mil] / [Bottom Solder] Mask Sliver [7.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.315mil < 10mil) Between Via (420mil,920mil) from Top Layer to Bottom Layer And Via (420mil,885mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.315mil] / [Bottom Solder] Mask Sliver [7.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.37mil < 10mil) Between Via (390mil,940mil) from Top Layer to Bottom Layer And Via (420mil,920mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.37mil] / [Bottom Solder] Mask Sliver [8.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.67mil < 10mil) Between Via (2660mil,1245mil) from Top Layer to Bottom Layer And Via (2635mil,1270mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.67mil] / [Bottom Solder] Mask Sliver [7.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.315mil < 10mil) Between Via (40mil,1295mil) from Top Layer to Bottom Layer And Via (40mil,1330mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.315mil] / [Bottom Solder] Mask Sliver [7.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.67mil < 10mil) Between Via (120mil,1290mil) from Top Layer to Bottom Layer And Via (145mil,1265mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.67mil] / [Bottom Solder] Mask Sliver [7.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.37mil < 10mil) Between Via (580mil,1805mil) from Top Layer to Bottom Layer And Via (550mil,1825mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.37mil] / [Bottom Solder] Mask Sliver [8.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (3590mil,445mil) from Top Layer to Bottom Layer And Via (3590mil,475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (2955mil,445mil) from Top Layer to Bottom Layer And Via (2955mil,475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (2320mil,445mil) from Top Layer to Bottom Layer And Via (2320mil,475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (1685mil,445mil) from Top Layer to Bottom Layer And Via (1685mil,475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Via (1050mil,445mil) from Top Layer to Bottom Layer And Via (1050mil,475mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.315mil] / [Bottom Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.37mil < 10mil) Between Via (2590mil,1340mil) from Top Layer to Bottom Layer And Via (2570mil,1310mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.37mil] / [Bottom Solder] Mask Sliver [8.37mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.67mil < 10mil) Between Via (2685mil,1220mil) from Top Layer to Bottom Layer And Via (2660mil,1245mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.67mil] / [Bottom Solder] Mask Sliver [7.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.37mil < 10mil) Between Via (2785mil,745mil) from Top Layer to Bottom Layer And Via (2765mil,775mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.37mil] / [Bottom Solder] Mask Sliver [8.37mil]
Rule Violations :114

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3179.685mil,945.354mil) on Top Overlay And Pad C6-2(3165.315mil,930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3179.685mil,914.646mil) on Top Overlay And Pad C6-2(3165.315mil,930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3090.315mil,914.646mil) on Top Overlay And Pad C6-1(3104.685mil,930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3090.315mil,945.354mil) on Top Overlay And Pad C6-1(3104.685mil,930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2329.646mil,1059.685mil) on Top Overlay And Pad C5-2(2345mil,1045.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2360.354mil,1059.685mil) on Top Overlay And Pad C5-2(2345mil,1045.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2360.354mil,970.315mil) on Top Overlay And Pad C5-1(2345mil,984.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2329.646mil,970.315mil) on Top Overlay And Pad C5-1(2345mil,984.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2689.646mil,1499.685mil) on Top Overlay And Pad C4-2(2705mil,1485.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2720.354mil,1499.685mil) on Top Overlay And Pad C4-2(2705mil,1485.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2720.354mil,1410.315mil) on Top Overlay And Pad C4-1(2705mil,1424.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2689.646mil,1410.315mil) on Top Overlay And Pad C4-1(2705mil,1424.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2614.646mil,1499.685mil) on Top Overlay And Pad C3-2(2630mil,1485.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2645.354mil,1499.685mil) on Top Overlay And Pad C3-2(2630mil,1485.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2645.354mil,1410.315mil) on Top Overlay And Pad C3-1(2630mil,1424.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2614.646mil,1410.315mil) on Top Overlay And Pad C3-1(2630mil,1424.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2401.063mil,1180mil) on Top Overlay And Pad C1-1(2419.961mil,1155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2401.063mil,1130mil) on Top Overlay And Pad C1-1(2419.961mil,1155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2508.937mil,1130mil) on Top Overlay And Pad C1-2(2490.039mil,1155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2508.937mil,1180mil) on Top Overlay And Pad C1-2(2490.039mil,1155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (206.063mil,1410mil) on Top Overlay And Pad C11-1(224.961mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (206.063mil,1360mil) on Top Overlay And Pad C11-1(224.961mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (313.937mil,1360mil) on Top Overlay And Pad C11-2(295.039mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (313.937mil,1410mil) on Top Overlay And Pad C11-2(295.039mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (363.897mil,1647.992mil) on Top Overlay And Pad U3-1(332.401mil,1640.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Arc (363.897mil,1647.992mil) on Top Overlay And Pad D3-2(398.543mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (415.354mil,1515.315mil) on Top Overlay And Pad C10-2(400mil,1529.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (384.646mil,1515.315mil) on Top Overlay And Pad C10-2(400mil,1529.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (384.646mil,1604.685mil) on Top Overlay And Pad C10-1(400mil,1590.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (415.354mil,1604.685mil) on Top Overlay And Pad C10-1(400mil,1590.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (508.937mil,1705mil) on Top Overlay And Pad C9-1(490.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (508.937mil,1755mil) on Top Overlay And Pad C9-1(490.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (401.063mil,1755mil) on Top Overlay And Pad C9-2(419.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (401.063mil,1705mil) on Top Overlay And Pad C9-2(419.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (843.858mil,424.96mil) on Top Overlay And Pad C8_Lock1-1(824.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (843.858mil,474.961mil) on Top Overlay And Pad C8_Lock1-1(824.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (735.984mil,474.961mil) on Top Overlay And Pad C8_Lock1-2(754.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (735.984mil,424.961mil) on Top Overlay And Pad C8_Lock1-2(754.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (648.898mil,725mil) on Top Overlay And Pad C7_Lock1-1(630mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (648.898mil,775mil) on Top Overlay And Pad C7_Lock1-1(630mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (541.024mil,775mil) on Top Overlay And Pad C7_Lock1-2(559.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (541.024mil,725mil) on Top Overlay And Pad C7_Lock1-2(559.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1478.858mil,424.96mil) on Top Overlay And Pad C8_Lock2-1(1459.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1478.858mil,474.961mil) on Top Overlay And Pad C8_Lock2-1(1459.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1370.984mil,474.961mil) on Top Overlay And Pad C8_Lock2-2(1389.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1370.984mil,424.961mil) on Top Overlay And Pad C8_Lock2-2(1389.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1283.898mil,725mil) on Top Overlay And Pad C7_Lock2-1(1265mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1283.898mil,775mil) on Top Overlay And Pad C7_Lock2-1(1265mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1176.024mil,775mil) on Top Overlay And Pad C7_Lock2-2(1194.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1176.024mil,725mil) on Top Overlay And Pad C7_Lock2-2(1194.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2113.858mil,424.96mil) on Top Overlay And Pad C8_Lock3-1(2094.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2113.858mil,474.961mil) on Top Overlay And Pad C8_Lock3-1(2094.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2005.984mil,474.961mil) on Top Overlay And Pad C8_Lock3-2(2024.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2005.984mil,424.961mil) on Top Overlay And Pad C8_Lock3-2(2024.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1918.898mil,725mil) on Top Overlay And Pad C7_Lock3-1(1900mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1918.898mil,775mil) on Top Overlay And Pad C7_Lock3-1(1900mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1811.024mil,775mil) on Top Overlay And Pad C7_Lock3-2(1829.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1811.024mil,725mil) on Top Overlay And Pad C7_Lock3-2(1829.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2748.858mil,424.96mil) on Top Overlay And Pad C8_Lock4-1(2729.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2748.858mil,474.961mil) on Top Overlay And Pad C8_Lock4-1(2729.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2640.984mil,474.961mil) on Top Overlay And Pad C8_Lock4-2(2659.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2640.984mil,424.961mil) on Top Overlay And Pad C8_Lock4-2(2659.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2553.898mil,725mil) on Top Overlay And Pad C7_Lock4-1(2535mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2553.898mil,775mil) on Top Overlay And Pad C7_Lock4-1(2535mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2446.024mil,775mil) on Top Overlay And Pad C7_Lock4-2(2464.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2446.024mil,725mil) on Top Overlay And Pad C7_Lock4-2(2464.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3383.858mil,424.96mil) on Top Overlay And Pad C8_Lock5-1(3364.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3383.858mil,474.961mil) on Top Overlay And Pad C8_Lock5-1(3364.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3275.984mil,474.961mil) on Top Overlay And Pad C8_Lock5-2(3294.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3275.984mil,424.961mil) on Top Overlay And Pad C8_Lock5-2(3294.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3188.898mil,725mil) on Top Overlay And Pad C7_Lock5-1(3170mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3188.898mil,775mil) on Top Overlay And Pad C7_Lock5-1(3170mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3081.024mil,775mil) on Top Overlay And Pad C7_Lock5-2(3099.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3081.024mil,725mil) on Top Overlay And Pad C7_Lock5-2(3099.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1010mil,871.063mil) on Top Overlay And Pad C2-1(1035mil,889.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1060mil,871.063mil) on Top Overlay And Pad C2-1(1035mil,889.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1060mil,978.937mil) on Top Overlay And Pad C2-2(1035mil,960.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1010mil,978.937mil) on Top Overlay And Pad C2-2(1035mil,960.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.558mil < 10mil) Between Arc (1339.173mil,926.732mil) on Top Overlay And Pad U2-1(1327.362mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3074.567mil,914.646mil)(3074.567mil,945.354mil) on Top Overlay And Pad C6-1(3104.685mil,930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3090.315mil,898.898mil)(3119.252mil,898.898mil) on Top Overlay And Pad C6-1(3104.685mil,930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3090.315mil,961.102mil)(3119.252mil,961.102mil) on Top Overlay And Pad C6-1(3104.685mil,930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3195.433mil,914.646mil)(3195.433mil,945.354mil) on Top Overlay And Pad C6-2(3165.315mil,930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3150.748mil,898.898mil)(3179.685mil,898.898mil) on Top Overlay And Pad C6-2(3165.315mil,930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3150.748mil,961.102mil)(3179.685mil,961.102mil) on Top Overlay And Pad C6-2(3165.315mil,930mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2329.646mil,954.567mil)(2360.354mil,954.567mil) on Top Overlay And Pad C5-1(2345mil,984.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2313.898mil,970.315mil)(2313.898mil,999.252mil) on Top Overlay And Pad C5-1(2345mil,984.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2376.102mil,970.315mil)(2376.102mil,999.252mil) on Top Overlay And Pad C5-1(2345mil,984.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2313.898mil,1030.748mil)(2313.898mil,1059.685mil) on Top Overlay And Pad C5-2(2345mil,1045.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2329.646mil,1075.433mil)(2360.354mil,1075.433mil) on Top Overlay And Pad C5-2(2345mil,1045.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2376.102mil,1030.748mil)(2376.102mil,1059.685mil) on Top Overlay And Pad C5-2(2345mil,1045.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2673.898mil,1410.315mil)(2673.898mil,1439.252mil) on Top Overlay And Pad C4-1(2705mil,1424.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2736.102mil,1410.315mil)(2736.102mil,1439.252mil) on Top Overlay And Pad C4-1(2705mil,1424.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2689.646mil,1394.567mil)(2720.354mil,1394.567mil) on Top Overlay And Pad C4-1(2705mil,1424.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2673.898mil,1470.748mil)(2673.898mil,1499.685mil) on Top Overlay And Pad C4-2(2705mil,1485.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2736.102mil,1470.748mil)(2736.102mil,1499.685mil) on Top Overlay And Pad C4-2(2705mil,1485.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2689.646mil,1515.433mil)(2720.354mil,1515.433mil) on Top Overlay And Pad C4-2(2705mil,1485.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2598.898mil,1410.315mil)(2598.898mil,1439.252mil) on Top Overlay And Pad C3-1(2630mil,1424.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2614.646mil,1394.567mil)(2645.354mil,1394.567mil) on Top Overlay And Pad C3-1(2630mil,1424.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2661.102mil,1410.315mil)(2661.102mil,1439.252mil) on Top Overlay And Pad C3-1(2630mil,1424.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2614.646mil,1515.433mil)(2645.354mil,1515.433mil) on Top Overlay And Pad C3-2(2630mil,1485.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2598.898mil,1470.748mil)(2598.898mil,1499.685mil) on Top Overlay And Pad C3-2(2630mil,1485.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2661.102mil,1470.748mil)(2661.102mil,1499.685mil) on Top Overlay And Pad C3-2(2630mil,1485.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,1019.252mil)(2385.315mil,1100.748mil) on Top Overlay And Pad FB2-1(2419.961mil,1060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,1019.252mil)(2524.685mil,1019.252mil) on Top Overlay And Pad FB2-1(2419.961mil,1060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,1100.748mil)(2524.685mil,1100.748mil) on Top Overlay And Pad FB2-1(2419.961mil,1060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2524.685mil,1019.252mil)(2524.685mil,1100.748mil) on Top Overlay And Pad FB2-2(2490.039mil,1060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,1019.252mil)(2524.685mil,1019.252mil) on Top Overlay And Pad FB2-2(2490.039mil,1060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,1100.748mil)(2524.685mil,1100.748mil) on Top Overlay And Pad FB2-2(2490.039mil,1060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,929.252mil)(2385.315mil,1010.748mil) on Top Overlay And Pad FB1-1(2419.961mil,970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,929.252mil)(2524.685mil,929.252mil) on Top Overlay And Pad FB1-1(2419.961mil,970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,1010.748mil)(2524.685mil,1010.748mil) on Top Overlay And Pad FB1-1(2419.961mil,970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2524.685mil,929.252mil)(2524.685mil,1010.748mil) on Top Overlay And Pad FB1-2(2490.039mil,970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,929.252mil)(2524.685mil,929.252mil) on Top Overlay And Pad FB1-2(2490.039mil,970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,1010.748mil)(2524.685mil,1010.748mil) on Top Overlay And Pad FB1-2(2490.039mil,970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2472.716mil,1114.252mil)(2508.937mil,1114.252mil) on Top Overlay And Pad C1-2(2490.039mil,1155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2472.717mil,1195.748mil)(2508.937mil,1195.748mil) on Top Overlay And Pad C1-2(2490.039mil,1155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2524.685mil,1130mil)(2524.685mil,1180mil) on Top Overlay And Pad C1-2(2490.039mil,1155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2401.063mil,1114.252mil)(2437.284mil,1114.252mil) on Top Overlay And Pad C1-1(2419.961mil,1155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2401.063mil,1195.748mil)(2437.283mil,1195.748mil) on Top Overlay And Pad C1-1(2419.961mil,1155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,1130mil)(2385.315mil,1180mil) on Top Overlay And Pad C1-1(2419.961mil,1155mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1125mil,1795mil)(1125mil,1935mil) on Top Overlay And Pad S1-1(1185mil,1865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (888.779mil,1795mil)(888.779mil,1935mil) on Top Overlay And Pad S1-2(830mil,1865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1520.787mil,1645mil)(2119.213mil,1645mil) on Top Overlay And Pad JP1-5(1623.15mil,1608.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1520.787mil,1645mil)(2119.213mil,1645mil) on Top Overlay And Pad JP1-4(1721.575mil,1608.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1520.787mil,1645mil)(2119.213mil,1645mil) on Top Overlay And Pad JP1-3(1820mil,1608.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (1470mil,1744.528mil)(1470mil,1815mil) on Top Overlay And Pad JP1-0(1502.008mil,1889.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (1520.787mil,1965mil)(2119.213mil,1965mil) on Top Overlay And Pad JP1-0(1502.008mil,1889.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1520.787mil,1645mil)(2119.213mil,1645mil) on Top Overlay And Pad JP1-2(1918.425mil,1608.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1520.787mil,1645mil)(2119.213mil,1645mil) on Top Overlay And Pad JP1-1(2016.85mil,1608.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (2170mil,1744.528mil)(2170mil,1815mil) on Top Overlay And Pad JP1-0(2137.992mil,1889.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (1520.787mil,1965mil)(2119.213mil,1965mil) on Top Overlay And Pad JP1-0(2137.992mil,1889.646mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2744.252mil,1467.716mil)(2744.252mil,1519.685mil) on Top Overlay And Pad R2-2(2785mil,1485.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2825.748mil,1467.716mil)(2825.748mil,1519.685mil) on Top Overlay And Pad R2-2(2785mil,1485.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2744.252mil,1519.685mil)(2825.748mil,1519.685mil) on Top Overlay And Pad R2-2(2785mil,1485.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2744.252mil,1380.315mil)(2744.252mil,1432.284mil) on Top Overlay And Pad R2-1(2785mil,1414.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2825.748mil,1380.315mil)(2825.748mil,1432.284mil) on Top Overlay And Pad R2-1(2785mil,1414.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2744.252mil,1380.315mil)(2825.748mil,1380.315mil) on Top Overlay And Pad R2-1(2785mil,1414.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,1204.252mil)(2437.284mil,1204.252mil) on Top Overlay And Pad R1-2(2419.961mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,1285.748mil)(2437.284mil,1285.748mil) on Top Overlay And Pad R1-2(2419.961mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2385.315mil,1204.252mil)(2385.315mil,1285.748mil) on Top Overlay And Pad R1-2(2419.961mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2472.716mil,1204.252mil)(2524.685mil,1204.252mil) on Top Overlay And Pad R1-1(2490.039mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2472.716mil,1285.748mil)(2524.685mil,1285.748mil) on Top Overlay And Pad R1-1(2490.039mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2524.685mil,1204.252mil)(2524.685mil,1285.748mil) on Top Overlay And Pad R1-1(2490.039mil,1245mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (305.748mil,1743.898mil)(350.433mil,1743.898mil) on Top Overlay And Pad R20-1(320.315mil,1775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (305.748mil,1806.102mil)(350.433mil,1806.102mil) on Top Overlay And Pad R20-1(320.315mil,1775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (350.433mil,1743.898mil)(350.433mil,1806.102mil) on Top Overlay And Pad R20-1(320.315mil,1775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (229.567mil,1743.898mil)(274.252mil,1743.898mil) on Top Overlay And Pad R20-2(259.685mil,1775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (229.567mil,1806.102mil)(274.252mil,1806.102mil) on Top Overlay And Pad R20-2(259.685mil,1775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (229.567mil,1743.898mil)(229.567mil,1806.102mil) on Top Overlay And Pad R20-2(259.685mil,1775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (39.252mil,1575.315mil)(39.252mil,1627.284mil) on Top Overlay And Pad R19-2(80mil,1609.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (120.748mil,1575.315mil)(120.748mil,1627.284mil) on Top Overlay And Pad R19-2(80mil,1609.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (39.252mil,1575.315mil)(120.748mil,1575.315mil) on Top Overlay And Pad R19-2(80mil,1609.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (39.252mil,1662.716mil)(39.252mil,1714.685mil) on Top Overlay And Pad R19-1(80mil,1680.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (120.748mil,1662.716mil)(120.748mil,1714.685mil) on Top Overlay And Pad R19-1(80mil,1680.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (39.252mil,1714.685mil)(120.748mil,1714.685mil) on Top Overlay And Pad R19-1(80mil,1680.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (614.252mil,1655.315mil)(614.252mil,1707.284mil) on Top Overlay And Pad R18-2(655mil,1689.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (695.748mil,1655.315mil)(695.748mil,1707.284mil) on Top Overlay And Pad R18-2(655mil,1689.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (614.252mil,1655.315mil)(695.748mil,1655.315mil) on Top Overlay And Pad R18-2(655mil,1689.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (614.252mil,1742.716mil)(614.252mil,1794.685mil) on Top Overlay And Pad R18-1(655mil,1760.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (695.748mil,1742.716mil)(695.748mil,1794.685mil) on Top Overlay And Pad R18-1(655mil,1760.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (614.252mil,1794.685mil)(695.748mil,1794.685mil) on Top Overlay And Pad R18-1(655mil,1760.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (394.134mil,1842.677mil)(535.866mil,1842.677mil) on Top Overlay And Pad D5-1(396.102mil,1885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (394.134mil,1927.323mil)(535.866mil,1927.323mil) on Top Overlay And Pad D5-1(396.102mil,1885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (503.386mil,1842.677mil)(503.386mil,1927.323mil) on Top Overlay And Pad D5-2(533.898mil,1885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (394.134mil,1842.677mil)(535.866mil,1842.677mil) on Top Overlay And Pad D5-2(533.898mil,1885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Track (394.134mil,1927.323mil)(535.866mil,1927.323mil) on Top Overlay And Pad D5-2(533.898mil,1885mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (111.102mil,1419.567mil)(111.102mil,1464.252mil) on Top Overlay And Pad LED2-A(80mil,1449.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (48.898mil,1419.567mil)(111.102mil,1419.567mil) on Top Overlay And Pad LED2-A(80mil,1449.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (48.898mil,1419.567mil)(48.898mil,1464.252mil) on Top Overlay And Pad LED2-A(80mil,1449.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (103.504mil,1539.055mil)(111.102mil,1531.181mil) on Top Overlay And Pad LED2-K(80mil,1510.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (111.102mil,1495.748mil)(111.102mil,1531.181mil) on Top Overlay And Pad LED2-K(80mil,1510.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (56.496mil,1539.055mil)(103.504mil,1539.055mil) on Top Overlay And Pad LED2-K(80mil,1510.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (48.898mil,1531.181mil)(56.496mil,1539.055mil) on Top Overlay And Pad LED2-K(80mil,1510.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (48.898mil,1495.748mil)(48.898mil,1531.181mil) on Top Overlay And Pad LED2-K(80mil,1510.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (239.882mil,1295mil)(294.882mil,1295mil) on Top Overlay And Pad ESD2-1(239.882mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (239.882mil,1335mil)(294.882mil,1335mil) on Top Overlay And Pad ESD2-1(239.882mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.276mil < 10mil) Between Track (279.882mil,1295mil)(279.882mil,1335mil) on Top Overlay And Pad ESD2-2(295mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (239.882mil,1295mil)(294.882mil,1295mil) on Top Overlay And Pad ESD2-2(295mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (239.882mil,1335mil)(294.882mil,1335mil) on Top Overlay And Pad ESD2-2(295mil,1315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (424.882mil,1780mil)(479.882mil,1780mil) on Top Overlay And Pad ESD3-1(424.882mil,1800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (424.882mil,1820mil)(479.882mil,1820mil) on Top Overlay And Pad ESD3-1(424.882mil,1800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.276mil < 10mil) Between Track (464.882mil,1780mil)(464.882mil,1820mil) on Top Overlay And Pad ESD3-2(480mil,1800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (424.882mil,1780mil)(479.882mil,1780mil) on Top Overlay And Pad ESD3-2(480mil,1800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (424.882mil,1820mil)(479.882mil,1820mil) on Top Overlay And Pad ESD3-2(480mil,1800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (538.898mil,1780.433mil)(601.102mil,1780.433mil) on Top Overlay And Pad LED1-A(570mil,1750.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (538.898mil,1735.748mil)(538.898mil,1780.433mil) on Top Overlay And Pad LED1-A(570mil,1750.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (601.102mil,1735.748mil)(601.102mil,1780.433mil) on Top Overlay And Pad LED1-A(570mil,1750.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (593.504mil,1660.945mil)(601.102mil,1668.819mil) on Top Overlay And Pad LED1-K(570mil,1689.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (538.898mil,1668.819mil)(546.496mil,1660.945mil) on Top Overlay And Pad LED1-K(570mil,1689.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (538.898mil,1668.819mil)(538.898mil,1704.252mil) on Top Overlay And Pad LED1-K(570mil,1689.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (546.496mil,1660.945mil)(593.504mil,1660.945mil) on Top Overlay And Pad LED1-K(570mil,1689.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (601.102mil,1668.819mil)(601.102mil,1704.252mil) on Top Overlay And Pad LED1-K(570mil,1689.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (158.898mil,1585.748mil)(158.898mil,1630.433mil) on Top Overlay And Pad R15-1(190mil,1600.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (221.102mil,1585.748mil)(221.102mil,1630.433mil) on Top Overlay And Pad R15-1(190mil,1600.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (158.898mil,1630.433mil)(221.102mil,1630.433mil) on Top Overlay And Pad R15-1(190mil,1600.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (158.898mil,1509.567mil)(158.898mil,1554.252mil) on Top Overlay And Pad R15-2(190mil,1539.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (221.102mil,1509.567mil)(221.102mil,1554.252mil) on Top Overlay And Pad R15-2(190mil,1539.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (158.898mil,1509.567mil)(221.102mil,1509.567mil) on Top Overlay And Pad R15-2(190mil,1539.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (158.898mil,1715.748mil)(158.898mil,1760.433mil) on Top Overlay And Pad R16-1(190mil,1730.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (221.102mil,1715.748mil)(221.102mil,1760.433mil) on Top Overlay And Pad R16-1(190mil,1730.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (158.898mil,1760.433mil)(221.102mil,1760.433mil) on Top Overlay And Pad R16-1(190mil,1730.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (158.898mil,1639.567mil)(158.898mil,1684.252mil) on Top Overlay And Pad R16-2(190mil,1669.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (221.102mil,1639.567mil)(221.102mil,1684.252mil) on Top Overlay And Pad R16-2(190mil,1669.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (158.898mil,1639.567mil)(221.102mil,1639.567mil) on Top Overlay And Pad R16-2(190mil,1669.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (229.567mil,1673.898mil)(274.252mil,1673.898mil) on Top Overlay And Pad R17-1(259.685mil,1705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (229.567mil,1736.102mil)(274.252mil,1736.102mil) on Top Overlay And Pad R17-1(259.685mil,1705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (229.567mil,1673.898mil)(229.567mil,1736.102mil) on Top Overlay And Pad R17-1(259.685mil,1705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (305.748mil,1673.898mil)(350.433mil,1673.898mil) on Top Overlay And Pad R17-2(320.315mil,1705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (305.748mil,1736.102mil)(350.433mil,1736.102mil) on Top Overlay And Pad R17-2(320.315mil,1705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (350.433mil,1673.898mil)(350.433mil,1736.102mil) on Top Overlay And Pad R17-2(320.315mil,1705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (204.567mil,1433.898mil)(204.567mil,1496.102mil) on Top Overlay And Pad R14-1(234.685mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (204.567mil,1433.898mil)(249.252mil,1433.898mil) on Top Overlay And Pad R14-1(234.685mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (204.567mil,1496.102mil)(249.252mil,1496.102mil) on Top Overlay And Pad R14-1(234.685mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (325.433mil,1433.898mil)(325.433mil,1496.102mil) on Top Overlay And Pad R14-2(295.315mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (280.748mil,1433.898mil)(325.433mil,1433.898mil) on Top Overlay And Pad R14-2(295.315mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (280.748mil,1496.102mil)(325.433mil,1496.102mil) on Top Overlay And Pad R14-2(295.315mil,1465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (329.685mil,1360mil)(329.685mil,1410mil) on Top Overlay And Pad C11-2(295.039mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (277.716mil,1344.252mil)(313.937mil,1344.252mil) on Top Overlay And Pad C11-2(295.039mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (277.717mil,1425.748mil)(313.937mil,1425.748mil) on Top Overlay And Pad C11-2(295.039mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (190.315mil,1360mil)(190.315mil,1410mil) on Top Overlay And Pad C11-1(224.961mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (206.063mil,1344.252mil)(242.284mil,1344.252mil) on Top Overlay And Pad C11-1(224.961mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (206.063mil,1425.748mil)(242.283mil,1425.748mil) on Top Overlay And Pad C11-1(224.961mil,1385mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Track (305.748mil,1673.898mil)(350.433mil,1673.898mil) on Top Overlay And Pad U3-1(332.401mil,1640.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.691mil < 10mil) Between Track (350.433mil,1673.898mil)(350.433mil,1736.102mil) on Top Overlay And Pad U3-1(332.401mil,1640.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (239.882mil,1604.685mil)(350.118mil,1604.685mil) on Top Overlay And Pad U3-1(332.401mil,1640.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Track (305.748mil,1673.898mil)(350.433mil,1673.898mil) on Top Overlay And Pad U3-2(295mil,1640.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (239.882mil,1604.685mil)(350.118mil,1604.685mil) on Top Overlay And Pad U3-2(295mil,1640.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Track (229.567mil,1673.898mil)(274.252mil,1673.898mil) on Top Overlay And Pad U3-3(257.598mil,1640.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (239.882mil,1604.685mil)(350.118mil,1604.685mil) on Top Overlay And Pad U3-3(257.598mil,1640.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Track (204.567mil,1496.102mil)(249.252mil,1496.102mil) on Top Overlay And Pad U3-4(257.598mil,1529.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (239.882mil,1565.315mil)(350.118mil,1565.315mil) on Top Overlay And Pad U3-4(257.598mil,1529.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Track (280.748mil,1496.102mil)(325.433mil,1496.102mil) on Top Overlay And Pad U3-5(295mil,1529.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (239.882mil,1565.315mil)(350.118mil,1565.315mil) on Top Overlay And Pad U3-5(295mil,1529.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Track (325.433mil,1433.898mil)(325.433mil,1496.102mil) on Top Overlay And Pad U3-6(332.401mil,1529.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.189mil < 10mil) Between Track (280.748mil,1496.102mil)(325.433mil,1496.102mil) on Top Overlay And Pad U3-6(332.401mil,1529.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (239.882mil,1565.315mil)(350.118mil,1565.315mil) on Top Overlay And Pad U3-6(332.401mil,1529.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (384.646mil,1620.433mil)(415.354mil,1620.433mil) on Top Overlay And Pad C10-1(400mil,1590.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (431.102mil,1575.748mil)(431.102mil,1604.685mil) on Top Overlay And Pad C10-1(400mil,1590.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (368.898mil,1575.748mil)(368.898mil,1604.685mil) on Top Overlay And Pad C10-1(400mil,1590.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (431.102mil,1515.315mil)(431.102mil,1544.252mil) on Top Overlay And Pad C10-2(400mil,1529.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (384.646mil,1499.567mil)(415.354mil,1499.567mil) on Top Overlay And Pad C10-2(400mil,1529.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (368.897mil,1515.315mil)(368.897mil,1544.252mil) on Top Overlay And Pad C10-2(400mil,1529.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (441.26mil,1449.331mil)(441.26mil,1606.811mil) on Top Overlay And Pad L1-2(520mil,1595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Track (460.748mil,1631.378mil)(460.748mil,1678.622mil) on Top Overlay And Pad L1-2(520mil,1595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (598.74mil,1449.331mil)(598.74mil,1606.811mil) on Top Overlay And Pad L1-2(520mil,1595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Track (429.252mil,1631.378mil)(460.748mil,1631.378mil) on Top Overlay And Pad L1-2(520mil,1595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (441.26mil,1606.811mil)(598.74mil,1606.811mil) on Top Overlay And Pad L1-2(520mil,1595mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (441.26mil,1449.331mil)(441.26mil,1606.811mil) on Top Overlay And Pad L1-1(520mil,1461.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Track (598.74mil,1449.331mil)(598.74mil,1606.811mil) on Top Overlay And Pad L1-1(520mil,1461.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (441.26mil,1449.331mil)(598.74mil,1449.331mil) on Top Overlay And Pad L1-1(520mil,1461.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (429.252mil,1631.378mil)(429.252mil,1678.622mil) on Top Overlay And Pad D3-2(398.543mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (429.252mil,1631.378mil)(460.748mil,1631.378mil) on Top Overlay And Pad D3-2(398.543mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (429.252mil,1678.622mil)(460.748mil,1678.622mil) on Top Overlay And Pad D3-2(398.543mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Track (460.748mil,1631.378mil)(460.748mil,1678.622mil) on Top Overlay And Pad D3-1(491.457mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (429.252mil,1631.378mil)(460.748mil,1631.378mil) on Top Overlay And Pad D3-1(491.457mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.275mil < 10mil) Between Track (429.252mil,1678.622mil)(460.748mil,1678.622mil) on Top Overlay And Pad D3-1(491.457mil,1655mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.275mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (377.48mil,1295.945mil)(377.48mil,1303.819mil) on Top Overlay And Pad D4-2(387.323mil,1355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (377.48mil,1406.181mil)(377.48mil,1414.055mil) on Top Overlay And Pad D4-2(387.323mil,1355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (440.472mil,1295.945mil)(440.472mil,1414.055mil) on Top Overlay And Pad D4-2(387.323mil,1355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (562.52mil,1295.945mil)(562.52mil,1303.819mil) on Top Overlay And Pad D4-1(552.677mil,1355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (562.52mil,1406.181mil)(562.52mil,1414.055mil) on Top Overlay And Pad D4-1(552.677mil,1355mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (401.063mil,1689.252mil)(437.283mil,1689.252mil) on Top Overlay And Pad C9-2(419.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (401.063mil,1770.748mil)(437.284mil,1770.748mil) on Top Overlay And Pad C9-2(419.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (385.315mil,1705mil)(385.315mil,1755mil) on Top Overlay And Pad C9-2(419.961mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (472.717mil,1689.252mil)(508.937mil,1689.252mil) on Top Overlay And Pad C9-1(490.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (472.716mil,1770.748mil)(508.937mil,1770.748mil) on Top Overlay And Pad C9-1(490.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (524.685mil,1705mil)(524.685mil,1755mil) on Top Overlay And Pad C9-1(490.039mil,1730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (20.945mil,1342.52mil)(28.819mil,1342.52mil) on Top Overlay And Pad D1-2(80mil,1332.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (20.945mil,1279.528mil)(139.055mil,1279.528mil) on Top Overlay And Pad D1-2(80mil,1332.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (131.181mil,1342.52mil)(139.055mil,1342.52mil) on Top Overlay And Pad D1-2(80mil,1332.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (20.945mil,1157.48mil)(28.819mil,1157.48mil) on Top Overlay And Pad D1-1(80mil,1167.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Track (131.181mil,1157.48mil)(139.055mil,1157.48mil) on Top Overlay And Pad D1-1(80mil,1167.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1055mil,380mil)(1055mil,435mil) on Top Overlay And Pad ESD1_Lock1-1(1035mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1015mil,380mil)(1015mil,435mil) on Top Overlay And Pad ESD1_Lock1-1(1035mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.276mil < 10mil) Between Track (1015mil,420mil)(1055mil,420mil) on Top Overlay And Pad ESD1_Lock1-2(1035mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1055mil,380mil)(1055mil,435mil) on Top Overlay And Pad ESD1_Lock1-2(1035mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1015mil,380mil)(1015mil,435mil) on Top Overlay And Pad ESD1_Lock1-2(1035mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (957.716mil,479.252mil)(1009.685mil,479.252mil) on Top Overlay And Pad R13_Lock1-2(975.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (957.716mil,560.748mil)(1009.685mil,560.748mil) on Top Overlay And Pad R13_Lock1-2(975.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1009.685mil,479.252mil)(1009.685mil,560.748mil) on Top Overlay And Pad R13_Lock1-2(975.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (870.315mil,479.252mil)(922.284mil,479.252mil) on Top Overlay And Pad R13_Lock1-1(904.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (870.315mil,560.748mil)(922.284mil,560.748mil) on Top Overlay And Pad R13_Lock1-1(904.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (870.315mil,479.252mil)(870.315mil,560.748mil) on Top Overlay And Pad R13_Lock1-1(904.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (957.716mil,389.252mil)(1009.685mil,389.252mil) on Top Overlay And Pad R12_Lock1-2(975.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (957.716mil,470.748mil)(1009.685mil,470.748mil) on Top Overlay And Pad R12_Lock1-2(975.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1009.685mil,389.252mil)(1009.685mil,470.748mil) on Top Overlay And Pad R12_Lock1-2(975.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (870.315mil,389.252mil)(922.284mil,389.252mil) on Top Overlay And Pad R12_Lock1-1(904.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (870.315mil,470.748mil)(922.284mil,470.748mil) on Top Overlay And Pad R12_Lock1-1(904.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (870.315mil,389.252mil)(870.315mil,470.748mil) on Top Overlay And Pad R12_Lock1-1(904.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (839.252mil,570.315mil)(839.252mil,622.284mil) on Top Overlay And Pad R11_Lock1-2(880mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (920.748mil,570.315mil)(920.748mil,622.284mil) on Top Overlay And Pad R11_Lock1-2(880mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (839.252mil,570.315mil)(920.748mil,570.315mil) on Top Overlay And Pad R11_Lock1-2(880mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (839.252mil,657.716mil)(839.252mil,709.685mil) on Top Overlay And Pad R11_Lock1-1(880mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (920.748mil,657.716mil)(920.748mil,709.685mil) on Top Overlay And Pad R11_Lock1-1(880mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (839.252mil,709.685mil)(920.748mil,709.685mil) on Top Overlay And Pad R11_Lock1-1(880mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (790.433mil,623.189mil)(790.433mil,646.811mil) on Top Overlay And Pad Q2_Lock1-1(804.213mil,597.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (839.252mil,570.315mil)(839.252mil,622.284mil) on Top Overlay And Pad Q2_Lock1-1(804.213mil,597.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (790.433mil,623.189mil)(790.433mil,646.811mil) on Top Overlay And Pad Q2_Lock1-2(804.213mil,672.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (839.252mil,657.716mil)(839.252mil,709.685mil) on Top Overlay And Pad Q2_Lock1-2(804.213mil,672.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (720.236mil,424.961mil)(720.236mil,474.961mil) on Top Overlay And Pad C8_Lock1-2(754.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (735.984mil,409.212mil)(772.205mil,409.212mil) on Top Overlay And Pad C8_Lock1-2(754.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (735.984mil,490.709mil)(772.205mil,490.709mil) on Top Overlay And Pad C8_Lock1-2(754.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (807.638mil,409.212mil)(843.858mil,409.212mil) on Top Overlay And Pad C8_Lock1-1(824.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (807.638mil,490.709mil)(843.858mil,490.709mil) on Top Overlay And Pad C8_Lock1-1(824.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (859.606mil,424.961mil)(859.606mil,474.961mil) on Top Overlay And Pad C8_Lock1-1(824.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (794.606mil,502.402mil)(794.606mil,557.52mil) on Top Overlay And Pad D2_Lock1-1(832.992mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (870.315mil,479.252mil)(870.315mil,560.748mil) on Top Overlay And Pad D2_Lock1-1(832.992mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (755.236mil,502.402mil)(755.236mil,557.52mil) on Top Overlay And Pad D2_Lock1-2(716.85mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (929.252mil,570.315mil)(1010.748mil,570.315mil) on Top Overlay And Pad R10_Lock1-2(970mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (929.252mil,570.315mil)(929.252mil,622.284mil) on Top Overlay And Pad R10_Lock1-2(970mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1010.748mil,570.315mil)(1010.748mil,622.284mil) on Top Overlay And Pad R10_Lock1-2(970mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (929.252mil,709.685mil)(1010.748mil,709.685mil) on Top Overlay And Pad R10_Lock1-1(970mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (929.252mil,657.716mil)(929.252mil,709.685mil) on Top Overlay And Pad R10_Lock1-1(970mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1010.748mil,657.716mil)(1010.748mil,709.685mil) on Top Overlay And Pad R10_Lock1-1(970mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (1105mil,20mil)(1105mil,335mil) on Top Overlay And Pad CON1_Lock1-0(1069.724mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (695mil,20mil)(1035mil,20mil) on Top Overlay And Pad CON1_Lock1-0(1069.724mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (625mil,20mil)(625mil,335mil) on Top Overlay And Pad CON1_Lock1-0(660.276mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (695mil,20mil)(1035mil,20mil) on Top Overlay And Pad CON1_Lock1-0(660.276mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (660mil,265mil)(715mil,265mil) on Top Overlay And Pad CON1_Lock1-1(746.89mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.261mil < 10mil) Between Track (870.315mil,389.252mil)(922.284mil,389.252mil) on Top Overlay And Pad CON1_Lock1-3(904.37mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Track (870.315mil,389.252mil)(870.315mil,470.748mil) on Top Overlay And Pad CON1_Lock1-3(904.37mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (1015mil,265mil)(1070mil,265mil) on Top Overlay And Pad CON1_Lock1-4(983.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (1015mil,380mil)(1015mil,435mil) on Top Overlay And Pad CON1_Lock1-4(983.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.261mil < 10mil) Between Track (957.716mil,389.252mil)(1009.685mil,389.252mil) on Top Overlay And Pad CON1_Lock1-4(983.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.195mil < 10mil) Between Track (1009.685mil,389.252mil)(1009.685mil,470.748mil) on Top Overlay And Pad CON1_Lock1-4(983.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (814.685mil,709.252mil)(814.685mil,790.748mil) on Top Overlay And Pad R9_Lock1-2(780.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (762.716mil,709.252mil)(814.685mil,709.252mil) on Top Overlay And Pad R9_Lock1-2(780.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (762.716mil,790.748mil)(814.685mil,790.748mil) on Top Overlay And Pad R9_Lock1-2(780.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (675.315mil,709.252mil)(675.315mil,790.748mil) on Top Overlay And Pad R9_Lock1-1(709.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (675.315mil,709.252mil)(727.284mil,709.252mil) on Top Overlay And Pad R9_Lock1-1(709.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (675.315mil,790.748mil)(727.284mil,790.748mil) on Top Overlay And Pad R9_Lock1-1(709.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.606mil < 10mil) Between Track (525.276mil,619.252mil)(577.244mil,619.252mil) on Top Overlay And Pad Q1_Lock1-2(562.559mil,588.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.606mil < 10mil) Between Track (612.677mil,619.252mil)(664.646mil,619.252mil) on Top Overlay And Pad Q1_Lock1-1(637.362mil,588.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (541.024mil,709.252mil)(577.244mil,709.252mil) on Top Overlay And Pad C7_Lock1-2(559.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (541.024mil,790.748mil)(577.244mil,790.748mil) on Top Overlay And Pad C7_Lock1-2(559.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (525.276mil,725mil)(525.276mil,775mil) on Top Overlay And Pad C7_Lock1-2(559.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (664.646mil,725mil)(664.646mil,775mil) on Top Overlay And Pad C7_Lock1-1(630mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (612.677mil,709.252mil)(648.898mil,709.252mil) on Top Overlay And Pad C7_Lock1-1(630mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (612.677mil,790.748mil)(648.898mil,790.748mil) on Top Overlay And Pad C7_Lock1-1(630mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (525.276mil,619.252mil)(525.276mil,700.748mil) on Top Overlay And Pad R8_Lock1-2(559.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (525.276mil,619.252mil)(577.244mil,619.252mil) on Top Overlay And Pad R8_Lock1-2(559.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (525.276mil,700.748mil)(577.244mil,700.748mil) on Top Overlay And Pad R8_Lock1-2(559.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (664.646mil,619.252mil)(664.646mil,700.748mil) on Top Overlay And Pad R8_Lock1-1(630mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (612.677mil,619.252mil)(664.646mil,619.252mil) on Top Overlay And Pad R8_Lock1-1(630mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (612.677mil,700.748mil)(664.646mil,700.748mil) on Top Overlay And Pad R8_Lock1-1(630mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1690mil,380mil)(1690mil,435mil) on Top Overlay And Pad ESD1_Lock2-1(1670mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1650mil,380mil)(1650mil,435mil) on Top Overlay And Pad ESD1_Lock2-1(1670mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1690mil,380mil)(1690mil,435mil) on Top Overlay And Pad ESD1_Lock2-2(1670mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.276mil < 10mil) Between Track (1650mil,420mil)(1690mil,420mil) on Top Overlay And Pad ESD1_Lock2-2(1670mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (1650mil,380mil)(1650mil,435mil) on Top Overlay And Pad ESD1_Lock2-2(1670mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1592.716mil,479.252mil)(1644.685mil,479.252mil) on Top Overlay And Pad R13_Lock2-2(1610.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1592.716mil,560.748mil)(1644.685mil,560.748mil) on Top Overlay And Pad R13_Lock2-2(1610.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1644.685mil,479.252mil)(1644.685mil,560.748mil) on Top Overlay And Pad R13_Lock2-2(1610.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1505.315mil,479.252mil)(1557.284mil,479.252mil) on Top Overlay And Pad R13_Lock2-1(1539.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1505.315mil,560.748mil)(1557.284mil,560.748mil) on Top Overlay And Pad R13_Lock2-1(1539.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1505.315mil,479.252mil)(1505.315mil,560.748mil) on Top Overlay And Pad R13_Lock2-1(1539.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1592.716mil,389.252mil)(1644.685mil,389.252mil) on Top Overlay And Pad R12_Lock2-2(1610.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1592.716mil,470.748mil)(1644.685mil,470.748mil) on Top Overlay And Pad R12_Lock2-2(1610.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1644.685mil,389.252mil)(1644.685mil,470.748mil) on Top Overlay And Pad R12_Lock2-2(1610.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1505.315mil,389.252mil)(1557.284mil,389.252mil) on Top Overlay And Pad R12_Lock2-1(1539.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1505.315mil,470.748mil)(1557.284mil,470.748mil) on Top Overlay And Pad R12_Lock2-1(1539.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1505.315mil,389.252mil)(1505.315mil,470.748mil) on Top Overlay And Pad R12_Lock2-1(1539.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1474.252mil,570.315mil)(1474.252mil,622.284mil) on Top Overlay And Pad R11_Lock2-2(1515mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1555.748mil,570.315mil)(1555.748mil,622.284mil) on Top Overlay And Pad R11_Lock2-2(1515mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1474.252mil,570.315mil)(1555.748mil,570.315mil) on Top Overlay And Pad R11_Lock2-2(1515mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1474.252mil,657.716mil)(1474.252mil,709.685mil) on Top Overlay And Pad R11_Lock2-1(1515mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1555.748mil,657.716mil)(1555.748mil,709.685mil) on Top Overlay And Pad R11_Lock2-1(1515mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1474.252mil,709.685mil)(1555.748mil,709.685mil) on Top Overlay And Pad R11_Lock2-1(1515mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.433mil,623.189mil)(1425.433mil,646.811mil) on Top Overlay And Pad Q2_Lock2-1(1439.213mil,597.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1474.252mil,570.315mil)(1474.252mil,622.284mil) on Top Overlay And Pad Q2_Lock2-1(1439.213mil,597.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.433mil,623.189mil)(1425.433mil,646.811mil) on Top Overlay And Pad Q2_Lock2-2(1439.213mil,672.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (1474.252mil,657.716mil)(1474.252mil,709.685mil) on Top Overlay And Pad Q2_Lock2-2(1439.213mil,672.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1355.236mil,424.961mil)(1355.236mil,474.961mil) on Top Overlay And Pad C8_Lock2-2(1389.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1370.984mil,409.212mil)(1407.205mil,409.212mil) on Top Overlay And Pad C8_Lock2-2(1389.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1370.984mil,490.709mil)(1407.205mil,490.709mil) on Top Overlay And Pad C8_Lock2-2(1389.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1442.638mil,409.212mil)(1478.858mil,409.212mil) on Top Overlay And Pad C8_Lock2-1(1459.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1442.638mil,490.709mil)(1478.858mil,490.709mil) on Top Overlay And Pad C8_Lock2-1(1459.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1494.606mil,424.961mil)(1494.606mil,474.961mil) on Top Overlay And Pad C8_Lock2-1(1459.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (1429.606mil,502.402mil)(1429.606mil,557.52mil) on Top Overlay And Pad D2_Lock2-1(1467.992mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (1505.315mil,479.252mil)(1505.315mil,560.748mil) on Top Overlay And Pad D2_Lock2-1(1467.992mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (1390.236mil,502.402mil)(1390.236mil,557.52mil) on Top Overlay And Pad D2_Lock2-2(1351.85mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1564.252mil,570.315mil)(1564.252mil,622.284mil) on Top Overlay And Pad R10_Lock2-2(1605mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1645.748mil,570.315mil)(1645.748mil,622.284mil) on Top Overlay And Pad R10_Lock2-2(1605mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1564.252mil,570.315mil)(1645.748mil,570.315mil) on Top Overlay And Pad R10_Lock2-2(1605mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1564.252mil,657.716mil)(1564.252mil,709.685mil) on Top Overlay And Pad R10_Lock2-1(1605mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1645.748mil,657.716mil)(1645.748mil,709.685mil) on Top Overlay And Pad R10_Lock2-1(1605mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1564.252mil,709.685mil)(1645.748mil,709.685mil) on Top Overlay And Pad R10_Lock2-1(1605mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (1740mil,20mil)(1740mil,335mil) on Top Overlay And Pad CON1_Lock2-0(1704.724mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (1330mil,20mil)(1670mil,20mil) on Top Overlay And Pad CON1_Lock2-0(1704.724mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (1260mil,20mil)(1260mil,335mil) on Top Overlay And Pad CON1_Lock2-0(1295.276mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (1330mil,20mil)(1670mil,20mil) on Top Overlay And Pad CON1_Lock2-0(1295.276mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (1295mil,265mil)(1350mil,265mil) on Top Overlay And Pad CON1_Lock2-1(1381.89mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.261mil < 10mil) Between Track (1505.315mil,389.252mil)(1557.284mil,389.252mil) on Top Overlay And Pad CON1_Lock2-3(1539.37mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Track (1505.315mil,389.252mil)(1505.315mil,470.748mil) on Top Overlay And Pad CON1_Lock2-3(1539.37mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.261mil < 10mil) Between Track (1592.716mil,389.252mil)(1644.685mil,389.252mil) on Top Overlay And Pad CON1_Lock2-4(1618.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.195mil < 10mil) Between Track (1644.685mil,389.252mil)(1644.685mil,470.748mil) on Top Overlay And Pad CON1_Lock2-4(1618.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (1650mil,265mil)(1705mil,265mil) on Top Overlay And Pad CON1_Lock2-4(1618.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (1650mil,380mil)(1650mil,435mil) on Top Overlay And Pad CON1_Lock2-4(1618.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1449.685mil,709.252mil)(1449.685mil,790.748mil) on Top Overlay And Pad R9_Lock2-2(1415.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1397.716mil,709.252mil)(1449.685mil,709.252mil) on Top Overlay And Pad R9_Lock2-2(1415.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1397.716mil,790.748mil)(1449.685mil,790.748mil) on Top Overlay And Pad R9_Lock2-2(1415.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1310.315mil,709.252mil)(1310.315mil,790.748mil) on Top Overlay And Pad R9_Lock2-1(1344.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1310.315mil,709.252mil)(1362.284mil,709.252mil) on Top Overlay And Pad R9_Lock2-1(1344.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1310.315mil,790.748mil)(1362.284mil,790.748mil) on Top Overlay And Pad R9_Lock2-1(1344.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.606mil < 10mil) Between Track (1160.276mil,619.252mil)(1212.244mil,619.252mil) on Top Overlay And Pad Q1_Lock2-2(1197.559mil,588.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.606mil < 10mil) Between Track (1247.677mil,619.252mil)(1299.646mil,619.252mil) on Top Overlay And Pad Q1_Lock2-1(1272.362mil,588.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1176.024mil,709.252mil)(1212.244mil,709.252mil) on Top Overlay And Pad C7_Lock2-2(1194.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1176.024mil,790.748mil)(1212.244mil,790.748mil) on Top Overlay And Pad C7_Lock2-2(1194.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.276mil,725mil)(1160.276mil,775mil) on Top Overlay And Pad C7_Lock2-2(1194.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1299.646mil,725mil)(1299.646mil,775mil) on Top Overlay And Pad C7_Lock2-1(1265mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1247.677mil,709.252mil)(1283.898mil,709.252mil) on Top Overlay And Pad C7_Lock2-1(1265mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1247.677mil,790.748mil)(1283.898mil,790.748mil) on Top Overlay And Pad C7_Lock2-1(1265mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.276mil,619.252mil)(1160.276mil,700.748mil) on Top Overlay And Pad R8_Lock2-2(1194.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.276mil,619.252mil)(1212.244mil,619.252mil) on Top Overlay And Pad R8_Lock2-2(1194.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1160.276mil,700.748mil)(1212.244mil,700.748mil) on Top Overlay And Pad R8_Lock2-2(1194.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1299.646mil,619.252mil)(1299.646mil,700.748mil) on Top Overlay And Pad R8_Lock2-1(1265mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1247.677mil,619.252mil)(1299.646mil,619.252mil) on Top Overlay And Pad R8_Lock2-1(1265mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1247.677mil,700.748mil)(1299.646mil,700.748mil) on Top Overlay And Pad R8_Lock2-1(1265mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2285mil,380mil)(2285mil,435mil) on Top Overlay And Pad ESD1_Lock3-1(2305mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2325mil,380mil)(2325mil,435mil) on Top Overlay And Pad ESD1_Lock3-1(2305mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2285mil,380mil)(2285mil,435mil) on Top Overlay And Pad ESD1_Lock3-2(2305mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2325mil,380mil)(2325mil,435mil) on Top Overlay And Pad ESD1_Lock3-2(2305mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.276mil < 10mil) Between Track (2285mil,420mil)(2325mil,420mil) on Top Overlay And Pad ESD1_Lock3-2(2305mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2227.716mil,479.252mil)(2279.685mil,479.252mil) on Top Overlay And Pad R13_Lock3-2(2245.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2227.716mil,560.748mil)(2279.685mil,560.748mil) on Top Overlay And Pad R13_Lock3-2(2245.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2279.685mil,479.252mil)(2279.685mil,560.748mil) on Top Overlay And Pad R13_Lock3-2(2245.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2140.315mil,479.252mil)(2192.284mil,479.252mil) on Top Overlay And Pad R13_Lock3-1(2174.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2140.315mil,560.748mil)(2192.284mil,560.748mil) on Top Overlay And Pad R13_Lock3-1(2174.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2140.315mil,479.252mil)(2140.315mil,560.748mil) on Top Overlay And Pad R13_Lock3-1(2174.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2227.716mil,389.252mil)(2279.685mil,389.252mil) on Top Overlay And Pad R12_Lock3-2(2245.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2227.716mil,470.748mil)(2279.685mil,470.748mil) on Top Overlay And Pad R12_Lock3-2(2245.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2279.685mil,389.252mil)(2279.685mil,470.748mil) on Top Overlay And Pad R12_Lock3-2(2245.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2140.315mil,389.252mil)(2192.284mil,389.252mil) on Top Overlay And Pad R12_Lock3-1(2174.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2140.315mil,470.748mil)(2192.284mil,470.748mil) on Top Overlay And Pad R12_Lock3-1(2174.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2140.315mil,389.252mil)(2140.315mil,470.748mil) on Top Overlay And Pad R12_Lock3-1(2174.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2109.252mil,570.315mil)(2109.252mil,622.284mil) on Top Overlay And Pad R11_Lock3-2(2150mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2190.748mil,570.315mil)(2190.748mil,622.284mil) on Top Overlay And Pad R11_Lock3-2(2150mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2109.252mil,570.315mil)(2190.748mil,570.315mil) on Top Overlay And Pad R11_Lock3-2(2150mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2109.252mil,657.716mil)(2109.252mil,709.685mil) on Top Overlay And Pad R11_Lock3-1(2150mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2190.748mil,657.716mil)(2190.748mil,709.685mil) on Top Overlay And Pad R11_Lock3-1(2150mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2109.252mil,709.685mil)(2190.748mil,709.685mil) on Top Overlay And Pad R11_Lock3-1(2150mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2060.433mil,623.189mil)(2060.433mil,646.811mil) on Top Overlay And Pad Q2_Lock3-1(2074.213mil,597.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2109.252mil,570.315mil)(2109.252mil,622.284mil) on Top Overlay And Pad Q2_Lock3-1(2074.213mil,597.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2060.433mil,623.189mil)(2060.433mil,646.811mil) on Top Overlay And Pad Q2_Lock3-2(2074.213mil,672.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2109.252mil,657.716mil)(2109.252mil,709.685mil) on Top Overlay And Pad Q2_Lock3-2(2074.213mil,672.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2005.984mil,409.212mil)(2042.205mil,409.212mil) on Top Overlay And Pad C8_Lock3-2(2024.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2005.984mil,490.709mil)(2042.205mil,490.709mil) on Top Overlay And Pad C8_Lock3-2(2024.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1990.236mil,424.961mil)(1990.236mil,474.961mil) on Top Overlay And Pad C8_Lock3-2(2024.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2077.638mil,409.212mil)(2113.858mil,409.212mil) on Top Overlay And Pad C8_Lock3-1(2094.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2077.638mil,490.709mil)(2113.858mil,490.709mil) on Top Overlay And Pad C8_Lock3-1(2094.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2129.606mil,424.961mil)(2129.606mil,474.961mil) on Top Overlay And Pad C8_Lock3-1(2094.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2064.606mil,502.402mil)(2064.606mil,557.52mil) on Top Overlay And Pad D2_Lock3-1(2102.992mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (2140.315mil,479.252mil)(2140.315mil,560.748mil) on Top Overlay And Pad D2_Lock3-1(2102.992mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2025.236mil,502.402mil)(2025.236mil,557.52mil) on Top Overlay And Pad D2_Lock3-2(1986.85mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2199.252mil,570.315mil)(2199.252mil,622.284mil) on Top Overlay And Pad R10_Lock3-2(2240mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2280.748mil,570.315mil)(2280.748mil,622.284mil) on Top Overlay And Pad R10_Lock3-2(2240mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2199.252mil,570.315mil)(2280.748mil,570.315mil) on Top Overlay And Pad R10_Lock3-2(2240mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2199.252mil,657.716mil)(2199.252mil,709.685mil) on Top Overlay And Pad R10_Lock3-1(2240mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2280.748mil,657.716mil)(2280.748mil,709.685mil) on Top Overlay And Pad R10_Lock3-1(2240mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2199.252mil,709.685mil)(2280.748mil,709.685mil) on Top Overlay And Pad R10_Lock3-1(2240mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2084.685mil,709.252mil)(2084.685mil,790.748mil) on Top Overlay And Pad R9_Lock3-2(2050.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2032.716mil,709.252mil)(2084.685mil,709.252mil) on Top Overlay And Pad R9_Lock3-2(2050.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2032.716mil,790.748mil)(2084.685mil,790.748mil) on Top Overlay And Pad R9_Lock3-2(2050.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1945.315mil,709.252mil)(1945.315mil,790.748mil) on Top Overlay And Pad R9_Lock3-1(1979.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1945.315mil,709.252mil)(1997.284mil,709.252mil) on Top Overlay And Pad R9_Lock3-1(1979.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1945.315mil,790.748mil)(1997.284mil,790.748mil) on Top Overlay And Pad R9_Lock3-1(1979.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.606mil < 10mil) Between Track (1795.276mil,619.252mil)(1847.244mil,619.252mil) on Top Overlay And Pad Q1_Lock3-2(1832.559mil,588.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.606mil < 10mil) Between Track (1882.677mil,619.252mil)(1934.646mil,619.252mil) on Top Overlay And Pad Q1_Lock3-1(1907.362mil,588.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1795.276mil,725mil)(1795.276mil,775mil) on Top Overlay And Pad C7_Lock3-2(1829.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1811.024mil,709.252mil)(1847.244mil,709.252mil) on Top Overlay And Pad C7_Lock3-2(1829.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1811.024mil,790.748mil)(1847.244mil,790.748mil) on Top Overlay And Pad C7_Lock3-2(1829.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1934.646mil,725mil)(1934.646mil,775mil) on Top Overlay And Pad C7_Lock3-1(1900mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1882.677mil,709.252mil)(1918.898mil,709.252mil) on Top Overlay And Pad C7_Lock3-1(1900mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1882.677mil,790.748mil)(1918.898mil,790.748mil) on Top Overlay And Pad C7_Lock3-1(1900mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1795.276mil,619.252mil)(1795.276mil,700.748mil) on Top Overlay And Pad R8_Lock3-2(1829.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1795.276mil,619.252mil)(1847.244mil,619.252mil) on Top Overlay And Pad R8_Lock3-2(1829.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1795.276mil,700.748mil)(1847.244mil,700.748mil) on Top Overlay And Pad R8_Lock3-2(1829.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1934.646mil,619.252mil)(1934.646mil,700.748mil) on Top Overlay And Pad R8_Lock3-1(1900mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1882.677mil,619.252mil)(1934.646mil,619.252mil) on Top Overlay And Pad R8_Lock3-1(1900mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1882.677mil,700.748mil)(1934.646mil,700.748mil) on Top Overlay And Pad R8_Lock3-1(1900mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2920mil,380mil)(2920mil,435mil) on Top Overlay And Pad ESD1_Lock4-1(2940mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2960mil,380mil)(2960mil,435mil) on Top Overlay And Pad ESD1_Lock4-1(2940mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2920mil,380mil)(2920mil,435mil) on Top Overlay And Pad ESD1_Lock4-2(2940mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (2960mil,380mil)(2960mil,435mil) on Top Overlay And Pad ESD1_Lock4-2(2940mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.276mil < 10mil) Between Track (2920mil,420mil)(2960mil,420mil) on Top Overlay And Pad ESD1_Lock4-2(2940mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2862.716mil,479.252mil)(2914.685mil,479.252mil) on Top Overlay And Pad R13_Lock4-2(2880.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2862.716mil,560.748mil)(2914.685mil,560.748mil) on Top Overlay And Pad R13_Lock4-2(2880.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2914.685mil,479.252mil)(2914.685mil,560.748mil) on Top Overlay And Pad R13_Lock4-2(2880.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2775.315mil,479.252mil)(2827.284mil,479.252mil) on Top Overlay And Pad R13_Lock4-1(2809.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2775.315mil,560.748mil)(2827.284mil,560.748mil) on Top Overlay And Pad R13_Lock4-1(2809.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2775.315mil,479.252mil)(2775.315mil,560.748mil) on Top Overlay And Pad R13_Lock4-1(2809.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2862.716mil,389.252mil)(2914.685mil,389.252mil) on Top Overlay And Pad R12_Lock4-2(2880.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2862.716mil,470.748mil)(2914.685mil,470.748mil) on Top Overlay And Pad R12_Lock4-2(2880.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2914.685mil,389.252mil)(2914.685mil,470.748mil) on Top Overlay And Pad R12_Lock4-2(2880.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2775.315mil,389.252mil)(2827.284mil,389.252mil) on Top Overlay And Pad R12_Lock4-1(2809.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2775.315mil,470.748mil)(2827.284mil,470.748mil) on Top Overlay And Pad R12_Lock4-1(2809.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2775.315mil,389.252mil)(2775.315mil,470.748mil) on Top Overlay And Pad R12_Lock4-1(2809.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2744.252mil,570.315mil)(2744.252mil,622.284mil) on Top Overlay And Pad R11_Lock4-2(2785mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2825.748mil,570.315mil)(2825.748mil,622.284mil) on Top Overlay And Pad R11_Lock4-2(2785mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2744.252mil,570.315mil)(2825.748mil,570.315mil) on Top Overlay And Pad R11_Lock4-2(2785mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2744.252mil,657.716mil)(2744.252mil,709.685mil) on Top Overlay And Pad R11_Lock4-1(2785mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2825.748mil,657.716mil)(2825.748mil,709.685mil) on Top Overlay And Pad R11_Lock4-1(2785mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2744.252mil,709.685mil)(2825.748mil,709.685mil) on Top Overlay And Pad R11_Lock4-1(2785mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2695.433mil,623.189mil)(2695.433mil,646.811mil) on Top Overlay And Pad Q2_Lock4-1(2709.213mil,597.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2744.252mil,570.315mil)(2744.252mil,622.284mil) on Top Overlay And Pad Q2_Lock4-1(2709.213mil,597.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2695.433mil,623.189mil)(2695.433mil,646.811mil) on Top Overlay And Pad Q2_Lock4-2(2709.213mil,672.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2744.252mil,657.716mil)(2744.252mil,709.685mil) on Top Overlay And Pad Q2_Lock4-2(2709.213mil,672.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2640.984mil,409.212mil)(2677.205mil,409.212mil) on Top Overlay And Pad C8_Lock4-2(2659.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2640.984mil,490.709mil)(2677.205mil,490.709mil) on Top Overlay And Pad C8_Lock4-2(2659.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2625.236mil,424.961mil)(2625.236mil,474.961mil) on Top Overlay And Pad C8_Lock4-2(2659.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2712.638mil,409.212mil)(2748.858mil,409.212mil) on Top Overlay And Pad C8_Lock4-1(2729.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2712.638mil,490.709mil)(2748.858mil,490.709mil) on Top Overlay And Pad C8_Lock4-1(2729.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2764.606mil,424.961mil)(2764.606mil,474.961mil) on Top Overlay And Pad C8_Lock4-1(2729.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2699.606mil,502.402mil)(2699.606mil,557.52mil) on Top Overlay And Pad D2_Lock4-1(2737.992mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (2775.315mil,479.252mil)(2775.315mil,560.748mil) on Top Overlay And Pad D2_Lock4-1(2737.992mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (2660.236mil,502.402mil)(2660.236mil,557.52mil) on Top Overlay And Pad D2_Lock4-2(2621.85mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2834.252mil,570.315mil)(2834.252mil,622.284mil) on Top Overlay And Pad R10_Lock4-2(2875mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2915.748mil,570.315mil)(2915.748mil,622.284mil) on Top Overlay And Pad R10_Lock4-2(2875mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2834.252mil,570.315mil)(2915.748mil,570.315mil) on Top Overlay And Pad R10_Lock4-2(2875mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2834.252mil,657.716mil)(2834.252mil,709.685mil) on Top Overlay And Pad R10_Lock4-1(2875mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2915.748mil,657.716mil)(2915.748mil,709.685mil) on Top Overlay And Pad R10_Lock4-1(2875mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2834.252mil,709.685mil)(2915.748mil,709.685mil) on Top Overlay And Pad R10_Lock4-1(2875mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (3010mil,20mil)(3010mil,335mil) on Top Overlay And Pad CON1_Lock4-0(2974.724mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (2600mil,20mil)(2940mil,20mil) on Top Overlay And Pad CON1_Lock4-0(2974.724mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (2530mil,20mil)(2530mil,335mil) on Top Overlay And Pad CON1_Lock4-0(2565.276mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (2600mil,20mil)(2940mil,20mil) on Top Overlay And Pad CON1_Lock4-0(2565.276mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (2565mil,265mil)(2620mil,265mil) on Top Overlay And Pad CON1_Lock4-1(2651.89mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.261mil < 10mil) Between Track (2775.315mil,389.252mil)(2827.284mil,389.252mil) on Top Overlay And Pad CON1_Lock4-3(2809.37mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Track (2775.315mil,389.252mil)(2775.315mil,470.748mil) on Top Overlay And Pad CON1_Lock4-3(2809.37mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.261mil < 10mil) Between Track (2862.716mil,389.252mil)(2914.685mil,389.252mil) on Top Overlay And Pad CON1_Lock4-4(2888.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (2920mil,380mil)(2920mil,435mil) on Top Overlay And Pad CON1_Lock4-4(2888.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.195mil < 10mil) Between Track (2914.685mil,389.252mil)(2914.685mil,470.748mil) on Top Overlay And Pad CON1_Lock4-4(2888.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (2920mil,265mil)(2975mil,265mil) on Top Overlay And Pad CON1_Lock4-4(2888.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2719.685mil,709.252mil)(2719.685mil,790.748mil) on Top Overlay And Pad R9_Lock4-2(2685.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2667.716mil,709.252mil)(2719.685mil,709.252mil) on Top Overlay And Pad R9_Lock4-2(2685.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2667.716mil,790.748mil)(2719.685mil,790.748mil) on Top Overlay And Pad R9_Lock4-2(2685.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2580.315mil,709.252mil)(2580.315mil,790.748mil) on Top Overlay And Pad R9_Lock4-1(2614.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2580.315mil,709.252mil)(2632.284mil,709.252mil) on Top Overlay And Pad R9_Lock4-1(2614.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2580.315mil,790.748mil)(2632.284mil,790.748mil) on Top Overlay And Pad R9_Lock4-1(2614.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.606mil < 10mil) Between Track (2430.276mil,619.252mil)(2482.244mil,619.252mil) on Top Overlay And Pad Q1_Lock4-2(2467.559mil,588.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.606mil < 10mil) Between Track (2517.677mil,619.252mil)(2569.646mil,619.252mil) on Top Overlay And Pad Q1_Lock4-1(2542.362mil,588.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2430.276mil,725mil)(2430.276mil,775mil) on Top Overlay And Pad C7_Lock4-2(2464.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2446.023mil,709.252mil)(2482.244mil,709.252mil) on Top Overlay And Pad C7_Lock4-2(2464.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2446.024mil,790.748mil)(2482.244mil,790.748mil) on Top Overlay And Pad C7_Lock4-2(2464.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2569.646mil,725mil)(2569.646mil,775mil) on Top Overlay And Pad C7_Lock4-1(2535mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2517.677mil,709.252mil)(2553.898mil,709.252mil) on Top Overlay And Pad C7_Lock4-1(2535mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2517.677mil,790.748mil)(2553.898mil,790.748mil) on Top Overlay And Pad C7_Lock4-1(2535mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2430.276mil,619.252mil)(2430.276mil,700.748mil) on Top Overlay And Pad R8_Lock4-2(2464.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2430.276mil,619.252mil)(2482.244mil,619.252mil) on Top Overlay And Pad R8_Lock4-2(2464.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2430.276mil,700.748mil)(2482.244mil,700.748mil) on Top Overlay And Pad R8_Lock4-2(2464.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2569.646mil,619.252mil)(2569.646mil,700.748mil) on Top Overlay And Pad R8_Lock4-1(2535mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2517.677mil,619.252mil)(2569.646mil,619.252mil) on Top Overlay And Pad R8_Lock4-1(2535mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2517.677mil,700.748mil)(2569.646mil,700.748mil) on Top Overlay And Pad R8_Lock4-1(2535mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (3555mil,380mil)(3555mil,435mil) on Top Overlay And Pad ESD1_Lock5-1(3575mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (3595mil,380mil)(3595mil,435mil) on Top Overlay And Pad ESD1_Lock5-1(3575mil,380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (3555mil,380mil)(3555mil,435mil) on Top Overlay And Pad ESD1_Lock5-2(3575mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.126mil < 10mil) Between Track (3595mil,380mil)(3595mil,435mil) on Top Overlay And Pad ESD1_Lock5-2(3575mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.276mil < 10mil) Between Track (3555mil,420mil)(3595mil,420mil) on Top Overlay And Pad ESD1_Lock5-2(3575mil,435.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3497.716mil,479.252mil)(3549.685mil,479.252mil) on Top Overlay And Pad R13_Lock5-2(3515.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3497.716mil,560.748mil)(3549.685mil,560.748mil) on Top Overlay And Pad R13_Lock5-2(3515.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3549.685mil,479.252mil)(3549.685mil,560.748mil) on Top Overlay And Pad R13_Lock5-2(3515.039mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3410.315mil,479.252mil)(3462.284mil,479.252mil) on Top Overlay And Pad R13_Lock5-1(3444.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3410.315mil,560.748mil)(3462.284mil,560.748mil) on Top Overlay And Pad R13_Lock5-1(3444.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3410.315mil,479.252mil)(3410.315mil,560.748mil) on Top Overlay And Pad R13_Lock5-1(3444.961mil,520mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3497.716mil,389.252mil)(3549.685mil,389.252mil) on Top Overlay And Pad R12_Lock5-2(3515.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3497.716mil,470.748mil)(3549.685mil,470.748mil) on Top Overlay And Pad R12_Lock5-2(3515.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3549.685mil,389.252mil)(3549.685mil,470.748mil) on Top Overlay And Pad R12_Lock5-2(3515.039mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3410.315mil,389.252mil)(3462.284mil,389.252mil) on Top Overlay And Pad R12_Lock5-1(3444.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3410.315mil,470.748mil)(3462.284mil,470.748mil) on Top Overlay And Pad R12_Lock5-1(3444.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3410.315mil,389.252mil)(3410.315mil,470.748mil) on Top Overlay And Pad R12_Lock5-1(3444.961mil,430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3379.252mil,570.315mil)(3379.252mil,622.284mil) on Top Overlay And Pad R11_Lock5-2(3420mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3460.748mil,570.315mil)(3460.748mil,622.284mil) on Top Overlay And Pad R11_Lock5-2(3420mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3379.252mil,570.315mil)(3460.748mil,570.315mil) on Top Overlay And Pad R11_Lock5-2(3420mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3379.252mil,657.716mil)(3379.252mil,709.685mil) on Top Overlay And Pad R11_Lock5-1(3420mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3460.748mil,657.716mil)(3460.748mil,709.685mil) on Top Overlay And Pad R11_Lock5-1(3420mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3379.252mil,709.685mil)(3460.748mil,709.685mil) on Top Overlay And Pad R11_Lock5-1(3420mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3379.252mil,570.315mil)(3379.252mil,622.284mil) on Top Overlay And Pad Q2_Lock5-1(3344.213mil,597.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3330.433mil,623.189mil)(3330.433mil,646.811mil) on Top Overlay And Pad Q2_Lock5-1(3344.213mil,597.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3379.252mil,657.716mil)(3379.252mil,709.685mil) on Top Overlay And Pad Q2_Lock5-2(3344.213mil,672.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3330.433mil,623.189mil)(3330.433mil,646.811mil) on Top Overlay And Pad Q2_Lock5-2(3344.213mil,672.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3275.984mil,409.212mil)(3312.205mil,409.212mil) on Top Overlay And Pad C8_Lock5-2(3294.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3275.984mil,490.709mil)(3312.205mil,490.709mil) on Top Overlay And Pad C8_Lock5-2(3294.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3260.236mil,424.961mil)(3260.236mil,474.961mil) on Top Overlay And Pad C8_Lock5-2(3294.882mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3347.638mil,409.212mil)(3383.858mil,409.212mil) on Top Overlay And Pad C8_Lock5-1(3364.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3347.638mil,490.709mil)(3383.858mil,490.709mil) on Top Overlay And Pad C8_Lock5-1(3364.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3399.606mil,424.961mil)(3399.606mil,474.961mil) on Top Overlay And Pad C8_Lock5-1(3364.961mil,449.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3334.606mil,502.402mil)(3334.606mil,557.52mil) on Top Overlay And Pad D2_Lock5-1(3372.992mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Track (3410.315mil,479.252mil)(3410.315mil,560.748mil) on Top Overlay And Pad D2_Lock5-1(3372.992mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Track (3295.236mil,502.402mil)(3295.236mil,557.52mil) on Top Overlay And Pad D2_Lock5-2(3256.85mil,529.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3469.252mil,570.315mil)(3469.252mil,622.284mil) on Top Overlay And Pad R10_Lock5-2(3510mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3550.748mil,570.315mil)(3550.748mil,622.284mil) on Top Overlay And Pad R10_Lock5-2(3510mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3469.252mil,570.315mil)(3550.748mil,570.315mil) on Top Overlay And Pad R10_Lock5-2(3510mil,604.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3469.252mil,657.716mil)(3469.252mil,709.685mil) on Top Overlay And Pad R10_Lock5-1(3510mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3550.748mil,657.716mil)(3550.748mil,709.685mil) on Top Overlay And Pad R10_Lock5-1(3510mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3469.252mil,709.685mil)(3550.748mil,709.685mil) on Top Overlay And Pad R10_Lock5-1(3510mil,675.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (3645mil,20mil)(3645mil,335mil) on Top Overlay And Pad CON1_Lock5-0(3609.724mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (3235mil,20mil)(3575mil,20mil) on Top Overlay And Pad CON1_Lock5-0(3609.724mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (3165mil,20mil)(3165mil,335mil) on Top Overlay And Pad CON1_Lock5-0(3200.276mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (3235mil,20mil)(3575mil,20mil) on Top Overlay And Pad CON1_Lock5-0(3200.276mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (3200mil,265mil)(3255mil,265mil) on Top Overlay And Pad CON1_Lock5-1(3286.89mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.261mil < 10mil) Between Track (3410.315mil,389.252mil)(3462.284mil,389.252mil) on Top Overlay And Pad CON1_Lock5-3(3444.37mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Track (3410.315mil,389.252mil)(3410.315mil,470.748mil) on Top Overlay And Pad CON1_Lock5-3(3444.37mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.261mil < 10mil) Between Track (3497.716mil,389.252mil)(3549.685mil,389.252mil) on Top Overlay And Pad CON1_Lock5-4(3523.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (3555mil,380mil)(3555mil,435mil) on Top Overlay And Pad CON1_Lock5-4(3523.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.195mil < 10mil) Between Track (3549.685mil,389.252mil)(3549.685mil,470.748mil) on Top Overlay And Pad CON1_Lock5-4(3523.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (3555mil,265mil)(3610mil,265mil) on Top Overlay And Pad CON1_Lock5-4(3523.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3354.685mil,709.252mil)(3354.685mil,790.748mil) on Top Overlay And Pad R9_Lock5-2(3320.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3302.716mil,709.252mil)(3354.685mil,709.252mil) on Top Overlay And Pad R9_Lock5-2(3320.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3302.716mil,790.748mil)(3354.685mil,790.748mil) on Top Overlay And Pad R9_Lock5-2(3320.039mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3215.315mil,709.252mil)(3215.315mil,790.748mil) on Top Overlay And Pad R9_Lock5-1(3249.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3215.315mil,709.252mil)(3267.284mil,709.252mil) on Top Overlay And Pad R9_Lock5-1(3249.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3215.315mil,790.748mil)(3267.284mil,790.748mil) on Top Overlay And Pad R9_Lock5-1(3249.961mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.606mil < 10mil) Between Track (3065.276mil,619.252mil)(3117.244mil,619.252mil) on Top Overlay And Pad Q1_Lock5-2(3102.559mil,588.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.606mil < 10mil) Between Track (3152.677mil,619.252mil)(3204.646mil,619.252mil) on Top Overlay And Pad Q1_Lock5-1(3177.362mil,588.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3065.276mil,725mil)(3065.276mil,775mil) on Top Overlay And Pad C7_Lock5-2(3099.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3081.023mil,709.252mil)(3117.244mil,709.252mil) on Top Overlay And Pad C7_Lock5-2(3099.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3081.024mil,790.748mil)(3117.244mil,790.748mil) on Top Overlay And Pad C7_Lock5-2(3099.921mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3204.646mil,725mil)(3204.646mil,775mil) on Top Overlay And Pad C7_Lock5-1(3170mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3152.677mil,709.252mil)(3188.898mil,709.252mil) on Top Overlay And Pad C7_Lock5-1(3170mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3152.677mil,790.748mil)(3188.898mil,790.748mil) on Top Overlay And Pad C7_Lock5-1(3170mil,750mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3065.276mil,619.252mil)(3065.276mil,700.748mil) on Top Overlay And Pad R8_Lock5-2(3099.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3065.276mil,619.252mil)(3117.244mil,619.252mil) on Top Overlay And Pad R8_Lock5-2(3099.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3065.276mil,700.748mil)(3117.244mil,700.748mil) on Top Overlay And Pad R8_Lock5-2(3099.921mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3204.646mil,619.252mil)(3204.646mil,700.748mil) on Top Overlay And Pad R8_Lock5-1(3170mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3152.677mil,619.252mil)(3204.646mil,619.252mil) on Top Overlay And Pad R8_Lock5-1(3170mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (3152.677mil,700.748mil)(3204.646mil,700.748mil) on Top Overlay And Pad R8_Lock5-1(3170mil,660mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (-0.354mil,308.779mil)(-0.354mil,1005.63mil) on Top Overlay And Pad JP2-0(75mil,1024.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (149.646mil,1057.205mil)(220.118mil,1057.205mil) on Top Overlay And Pad JP2-0(75mil,1024.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (319.646mil,308.779mil)(319.646mil,1005.63mil) on Top Overlay And Pad JP2-1(355.748mil,903.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (319.646mil,308.779mil)(319.646mil,1005.63mil) on Top Overlay And Pad JP2-2(355.748mil,804.842mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (-0.354mil,308.779mil)(-0.354mil,1005.63mil) on Top Overlay And Pad JP2-0(75mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (149.646mil,257.205mil)(220.118mil,257.205mil) on Top Overlay And Pad JP2-0(75mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (319.646mil,308.779mil)(319.646mil,1005.63mil) on Top Overlay And Pad JP2-3(355.748mil,706.417mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (319.646mil,308.779mil)(319.646mil,1005.63mil) on Top Overlay And Pad JP2-4(355.748mil,607.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (319.646mil,308.779mil)(319.646mil,1005.63mil) on Top Overlay And Pad JP2-5(355.748mil,509.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (319.646mil,308.779mil)(319.646mil,1005.63mil) on Top Overlay And Pad JP2-6(355.748mil,411.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (3930mil,871.575mil)(3930mil,1568.425mil) on Top Overlay And Pad JP3-0(3854.646mil,852.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (3709.528mil,820mil)(3780mil,820mil) on Top Overlay And Pad JP3-0(3854.646mil,852.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3610mil,871.575mil)(3610mil,1568.425mil) on Top Overlay And Pad JP3-1(3573.898mil,973.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3610mil,871.575mil)(3610mil,1568.425mil) on Top Overlay And Pad JP3-2(3573.898mil,1072.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.52mil < 10mil) Between Track (3930mil,871.575mil)(3930mil,1568.425mil) on Top Overlay And Pad JP3-0(3854.646mil,1587.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.52mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.811mil < 10mil) Between Track (3709.528mil,1620mil)(3780mil,1620mil) on Top Overlay And Pad JP3-0(3854.646mil,1587.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3610mil,871.575mil)(3610mil,1568.425mil) on Top Overlay And Pad JP3-3(3573.898mil,1170.787mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3610mil,871.575mil)(3610mil,1568.425mil) on Top Overlay And Pad JP3-4(3573.898mil,1269.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3610mil,871.575mil)(3610mil,1568.425mil) on Top Overlay And Pad JP3-5(3573.898mil,1367.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3610mil,871.575mil)(3610mil,1568.425mil) on Top Overlay And Pad JP3-6(3573.898mil,1466.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (994.252mil,942.717mil)(994.252mil,978.937mil) on Top Overlay And Pad C2-2(1035mil,960.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1075.748mil,942.716mil)(1075.748mil,978.937mil) on Top Overlay And Pad C2-2(1035mil,960.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1010mil,994.685mil)(1060mil,994.685mil) on Top Overlay And Pad C2-2(1035mil,960.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (994.252mil,871.063mil)(994.252mil,907.283mil) on Top Overlay And Pad C2-1(1035mil,889.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1075.748mil,871.063mil)(1075.748mil,907.284mil) on Top Overlay And Pad C2-1(1035mil,889.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1010mil,855.315mil)(1060mil,855.315mil) on Top Overlay And Pad C2-1(1035mil,889.961mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1177.716mil,839.252mil)(1229.685mil,839.252mil) on Top Overlay And Pad R7-2(1195.039mil,880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1177.716mil,920.748mil)(1229.685mil,920.748mil) on Top Overlay And Pad R7-2(1195.039mil,880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1229.685mil,839.252mil)(1229.685mil,920.748mil) on Top Overlay And Pad R7-2(1195.039mil,880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1090.315mil,839.252mil)(1090.315mil,920.748mil) on Top Overlay And Pad R7-1(1124.961mil,880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1090.315mil,839.252mil)(1142.284mil,839.252mil) on Top Overlay And Pad R7-1(1124.961mil,880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1090.315mil,920.748mil)(1142.284mil,920.748mil) on Top Overlay And Pad R7-1(1124.961mil,880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1525.433mil,1078.898mil)(1525.433mil,1141.102mil) on Top Overlay And Pad R6-1(1495.315mil,1110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1480.748mil,1078.898mil)(1525.433mil,1078.898mil) on Top Overlay And Pad R6-1(1495.315mil,1110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1480.748mil,1141.102mil)(1525.433mil,1141.102mil) on Top Overlay And Pad R6-1(1495.315mil,1110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1404.567mil,1078.898mil)(1404.567mil,1141.102mil) on Top Overlay And Pad R6-2(1434.685mil,1110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1404.567mil,1078.898mil)(1449.252mil,1078.898mil) on Top Overlay And Pad R6-2(1434.685mil,1110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1404.567mil,1141.102mil)(1449.252mil,1141.102mil) on Top Overlay And Pad R6-2(1434.685mil,1110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1525.433mil,1003.898mil)(1525.433mil,1066.102mil) on Top Overlay And Pad R5-1(1495.315mil,1035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1480.748mil,1066.102mil)(1525.433mil,1066.102mil) on Top Overlay And Pad R5-1(1495.315mil,1035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1480.748mil,1003.898mil)(1525.433mil,1003.898mil) on Top Overlay And Pad R5-1(1495.315mil,1035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1404.567mil,1003.898mil)(1404.567mil,1066.102mil) on Top Overlay And Pad R5-2(1434.685mil,1035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1404.567mil,1066.102mil)(1449.252mil,1066.102mil) on Top Overlay And Pad R5-2(1434.685mil,1035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1404.567mil,1003.898mil)(1449.252mil,1003.898mil) on Top Overlay And Pad R5-2(1434.685mil,1035mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1525.433mil,928.898mil)(1525.433mil,991.102mil) on Top Overlay And Pad R4-1(1495.315mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1480.748mil,991.102mil)(1525.433mil,991.102mil) on Top Overlay And Pad R4-1(1495.315mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1480.748mil,928.898mil)(1525.433mil,928.898mil) on Top Overlay And Pad R4-1(1495.315mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1404.567mil,928.898mil)(1404.567mil,991.102mil) on Top Overlay And Pad R4-2(1434.685mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1404.567mil,991.102mil)(1449.252mil,991.102mil) on Top Overlay And Pad R4-2(1434.685mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1404.567mil,928.898mil)(1449.252mil,928.898mil) on Top Overlay And Pad R4-2(1434.685mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (1280.118mil,940.512mil)(1280.118mil,1129.488mil) on Top Overlay And Pad U2-1(1327.362mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (1280.118mil,940.512mil)(1280.118mil,1129.488mil) on Top Overlay And Pad U2-2(1327.362mil,1010mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (1280.118mil,940.512mil)(1280.118mil,1129.488mil) on Top Overlay And Pad U2-3(1327.362mil,1060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (1280.118mil,940.512mil)(1280.118mil,1129.488mil) on Top Overlay And Pad U2-4(1327.362mil,1110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.401mil < 10mil) Between Track (1075.748mil,942.716mil)(1075.748mil,978.937mil) on Top Overlay And Pad U2-8(1122.638mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (1169.882mil,940.512mil)(1169.882mil,1129.488mil) on Top Overlay And Pad U2-8(1122.638mil,960mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (1169.882mil,940.512mil)(1169.882mil,1129.488mil) on Top Overlay And Pad U2-5(1122.638mil,1110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1090.315mil,1144.252mil)(1090.315mil,1225.748mil) on Top Overlay And Pad R3-2(1124.961mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1090.315mil,1144.252mil)(1142.284mil,1144.252mil) on Top Overlay And Pad R3-2(1124.961mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1090.315mil,1225.748mil)(1142.284mil,1225.748mil) on Top Overlay And Pad R3-2(1124.961mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1177.716mil,1144.252mil)(1229.685mil,1144.252mil) on Top Overlay And Pad R3-1(1195.039mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1177.716mil,1225.748mil)(1229.685mil,1225.748mil) on Top Overlay And Pad R3-1(1195.039mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1229.685mil,1144.252mil)(1229.685mil,1225.748mil) on Top Overlay And Pad R3-1(1195.039mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (2375mil,20mil)(2375mil,335mil) on Top Overlay And Pad CON1_Lock3-0(2339.724mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (1965mil,20mil)(2305mil,20mil) on Top Overlay And Pad CON1_Lock3-0(2339.724mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Track (1895mil,20mil)(1895mil,335mil) on Top Overlay And Pad CON1_Lock3-0(1930.276mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.165mil < 10mil) Between Track (1965mil,20mil)(2305mil,20mil) on Top Overlay And Pad CON1_Lock3-0(1930.276mil,89.778mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (1930mil,265mil)(1985mil,265mil) on Top Overlay And Pad CON1_Lock3-1(2016.89mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.261mil < 10mil) Between Track (2140.315mil,389.252mil)(2192.284mil,389.252mil) on Top Overlay And Pad CON1_Lock3-3(2174.37mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.309mil < 10mil) Between Track (2140.315mil,389.252mil)(2140.315mil,470.748mil) on Top Overlay And Pad CON1_Lock3-3(2174.37mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.309mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.261mil < 10mil) Between Track (2227.716mil,389.252mil)(2279.685mil,389.252mil) on Top Overlay And Pad CON1_Lock3-4(2253.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.261mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.268mil < 10mil) Between Track (2285mil,380mil)(2285mil,435mil) on Top Overlay And Pad CON1_Lock3-4(2253.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.195mil < 10mil) Between Track (2279.685mil,389.252mil)(2279.685mil,470.748mil) on Top Overlay And Pad CON1_Lock3-4(2253.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 10mil) Between Track (2285mil,265mil)(2340mil,265mil) on Top Overlay And Pad CON1_Lock3-4(2253.11mil,316.156mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (1169.882mil,940.512mil)(1169.882mil,1129.488mil) on Top Overlay And Pad U2-6(1122.638mil,1060mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.692mil < 10mil) Between Track (1169.882mil,940.512mil)(1169.882mil,1129.488mil) on Top Overlay And Pad U2-7(1122.638mil,1010mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.692mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (710mil,915mil)(710mil,1150mil) on Top Overlay And Pad CAP1-2(678.898mil,1030mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (660mil,885mil)(660mil,1180mil) on Top Overlay And Pad CAP1-2(678.898mil,1030mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :705

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Room Lock1 (Bounding Region = (3270mil, 1875mil, 3905mil, 2675mil) (InComponentClass('Lock1'))
Rule Violations :0

Processing Rule : Room Lock2 (Bounding Region = (3905mil, 1875mil, 4540mil, 2675mil) (InComponentClass('Lock2'))
Rule Violations :0

Processing Rule : Room Lock3 (Bounding Region = (4540mil, 1875mil, 5175mil, 2675mil) (InComponentClass('Lock3'))
Rule Violations :0

Processing Rule : Room Lock4 (Bounding Region = (5175mil, 1875mil, 5810mil, 2675mil) (InComponentClass('Lock4'))
Rule Violations :0

Processing Rule : Room Lock5 (Bounding Region = (5810mil, 1875mil, 6445mil, 2675mil) (InComponentClass('Lock5'))
Rule Violations :0


Violations Detected : 823
Time Elapsed        : 00:00:03