Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan  7 17:37:24 2022
| Host         : DESKTOP-I8K3I02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file encoder_timing_timing_summary_opted.rpt -pb encoder_timing_timing_summary_opted.pb -rpx encoder_timing_timing_summary_opted.rpx
| Design       : encoder_timing
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.501        0.000                      0                    4        0.292        0.000                      0                    4        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.501        0.000                      0                    4        0.292        0.000                      0                    4        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.501ns  (required time - arrival time)
  Source:                 f1/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.897ns (37.960%)  route 1.466ns (62.040%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.584     2.965    f1/CLK
                         FDRE                                         r  f1/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  f1/data_out_reg[4]/Q
                         net (fo=5, unplaced)         0.993     4.436    enc/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.731 r  enc/data_out[3]_i_2/O
                         net (fo=4, unplaced)         0.473     5.204    enc/data_out[3]_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     5.328 r  enc/data_out[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.328    f2/D[0]
                         FDRE                                         r  f2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439    12.704    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[0]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.044    12.828    f2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  7.501    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 f1/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.897ns (38.350%)  route 1.442ns (61.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.584     2.965    f1/CLK
                         FDRE                                         r  f1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  f1/data_out_reg[6]/Q
                         net (fo=5, unplaced)         0.993     4.436    enc/Q[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.731 r  enc/data_out[1]_i_2/O
                         net (fo=1, unplaced)         0.449     5.180    enc/data_out[1]_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     5.304 r  enc/data_out[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.304    f2/D[1]
                         FDRE                                         r  f2/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439    12.704    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[1]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.044    12.828    f2/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 f1/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.897ns (38.350%)  route 1.442ns (61.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.584     2.965    f1/CLK
                         FDRE                                         r  f1/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  f1/data_out_reg[4]/Q
                         net (fo=5, unplaced)         0.993     4.436    enc/Q[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.731 r  enc/data_out[2]_i_2/O
                         net (fo=1, unplaced)         0.449     5.180    enc/data_out[2]_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.304 r  enc/data_out[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.304    f2/D[2]
                         FDRE                                         r  f2/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439    12.704    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[2]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.044    12.828    f2/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 f1/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.897ns (38.350%)  route 1.442ns (61.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.584     2.965    f1/CLK
                         FDRE                                         r  f1/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  f1/data_out_reg[7]/Q
                         net (fo=5, unplaced)         0.993     4.436    enc/Q[7]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.731 r  enc/data_out[3]_i_3/O
                         net (fo=1, unplaced)         0.449     5.180    enc/data_out[3]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.304 r  enc/data_out[3]_i_1/O
                         net (fo=1, unplaced)         0.000     5.304    f2/D[3]
                         FDRE                                         r  f2/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439    12.704    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[3]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.044    12.828    f2/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  7.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 f1/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.245ns (45.722%)  route 0.291ns (54.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.114     0.728    f1/CLK
                         FDRE                                         r  f1/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  f1/data_out_reg[2]/Q
                         net (fo=4, unplaced)         0.291     1.166    enc/Q[2]
                         LUT6 (Prop_lut6_I3_O)        0.098     1.264 r  enc/data_out[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.264    f2/D[0]
                         FDRE                                         r  f2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[0]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    f2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 f1/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.245ns (45.722%)  route 0.291ns (54.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.114     0.728    f1/CLK
                         FDRE                                         r  f1/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  f1/data_out_reg[3]/Q
                         net (fo=4, unplaced)         0.291     1.166    enc/Q[3]
                         LUT6 (Prop_lut6_I3_O)        0.098     1.264 r  enc/data_out[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.264    f2/D[1]
                         FDRE                                         r  f2/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[1]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    f2/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 f1/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.245ns (45.722%)  route 0.291ns (54.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.114     0.728    f1/CLK
                         FDRE                                         r  f1/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  f1/data_out_reg[2]/Q
                         net (fo=4, unplaced)         0.291     1.166    enc/Q[2]
                         LUT6 (Prop_lut6_I2_O)        0.098     1.264 r  enc/data_out[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.264    f2/D[2]
                         FDRE                                         r  f2/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[2]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    f2/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 f1/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.245ns (45.722%)  route 0.291ns (54.278%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.114     0.728    f1/CLK
                         FDRE                                         r  f1/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  f1/data_out_reg[2]/Q
                         net (fo=4, unplaced)         0.291     1.166    enc/Q[2]
                         LUT6 (Prop_lut6_I2_O)        0.098     1.264 r  enc/data_out[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.264    f2/D[3]
                         FDRE                                         r  f2/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[3]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.099     0.972    f2/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                f1/data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                f1/data_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                f1/data_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                f1/data_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                f1/data_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                f1/data_out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                f1/data_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                f1/data_out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                f1/data_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                f1/data_out_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 f2/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.008ns  (logic 4.206ns (83.970%)  route 0.803ns (16.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.584     2.965    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  f2/data_out_reg[2]/Q
                         net (fo=1, unplaced)         0.803     4.246    usc_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.728     7.973 r  usc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.973    usc[2]
    J13                                                               r  usc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f2/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.006ns  (logic 4.204ns (83.963%)  route 0.803ns (16.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.584     2.965    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  f2/data_out_reg[3]/Q
                         net (fo=1, unplaced)         0.803     4.246    usc_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.726     7.971 r  usc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.971    usc[3]
    N14                                                               r  usc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f2/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.991ns  (logic 4.188ns (83.914%)  route 0.803ns (16.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.584     2.965    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  f2/data_out_reg[1]/Q
                         net (fo=1, unplaced)         0.803     4.246    usc_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.710     7.956 r  usc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.956    usc[1]
    K15                                                               r  usc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f2/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.976ns  (logic 4.173ns (83.866%)  route 0.803ns (16.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.584     2.965    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  f2/data_out_reg[0]/Q
                         net (fo=1, unplaced)         0.803     4.246    usc_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.695     7.941 r  usc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.941    usc[0]
    H17                                                               r  usc[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 f2/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.422ns (80.780%)  route 0.338ns (19.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.114     0.728    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  f2/data_out_reg[0]/Q
                         net (fo=1, unplaced)         0.338     1.213    usc_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.275     2.489 r  usc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.489    usc[0]
    H17                                                               r  usc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f2/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.437ns (80.940%)  route 0.338ns (19.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.114     0.728    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  f2/data_out_reg[1]/Q
                         net (fo=1, unplaced)         0.338     1.213    usc_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.290     2.504 r  usc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.504    usc[1]
    K15                                                               r  usc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f2/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.452ns (81.100%)  route 0.338ns (18.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.114     0.728    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  f2/data_out_reg[3]/Q
                         net (fo=1, unplaced)         0.338     1.213    usc_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.305     2.519 r  usc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.519    usc[3]
    N14                                                               r  usc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 f2/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.454ns (81.122%)  route 0.338ns (18.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.114     0.728    f2/clock_in
                         FDRE                                         r  f2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  f2/data_out_reg[2]/Q
                         net (fo=1, unplaced)         0.338     1.213    usc_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.307     2.521 r  usc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.521    usc[2]
    J13                                                               r  usc[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input[7]
                            (input port)
  Destination:            f1/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.311ns  (logic 1.508ns (65.256%)  route 0.803ns (34.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  input[7] (IN)
                         net (fo=0)                   0.000     0.000    input[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  data_out_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.803     2.311    f1/D[7]
                         FDRE                                         r  f1/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439     2.704    f1/CLK
                         FDRE                                         r  f1/data_out_reg[7]/C

Slack:                    inf
  Source:                 input[5]
                            (input port)
  Destination:            f1/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.300ns  (logic 1.497ns (65.097%)  route 0.803ns (34.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  input[5] (IN)
                         net (fo=0)                   0.000     0.000    input[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  data_out_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.803     2.300    f1/D[5]
                         FDRE                                         r  f1/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439     2.704    f1/CLK
                         FDRE                                         r  f1/data_out_reg[5]/C

Slack:                    inf
  Source:                 input[6]
                            (input port)
  Destination:            f1/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.297ns  (logic 1.494ns (65.047%)  route 0.803ns (34.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  input[6] (IN)
                         net (fo=0)                   0.000     0.000    input[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  data_out_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.803     2.297    f1/D[6]
                         FDRE                                         r  f1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439     2.704    f1/CLK
                         FDRE                                         r  f1/data_out_reg[6]/C

Slack:                    inf
  Source:                 input[4]
                            (input port)
  Destination:            f1/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.295ns  (logic 1.493ns (65.023%)  route 0.803ns (34.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  input[4] (IN)
                         net (fo=0)                   0.000     0.000    input[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  data_out_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.803     2.295    f1/D[4]
                         FDRE                                         r  f1/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439     2.704    f1/CLK
                         FDRE                                         r  f1/data_out_reg[4]/C

Slack:                    inf
  Source:                 input[2]
                            (input port)
  Destination:            f1/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.288ns  (logic 1.485ns (64.910%)  route 0.803ns (35.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  input[2] (IN)
                         net (fo=0)                   0.000     0.000    input[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  data_out_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.803     2.288    f1/D[2]
                         FDRE                                         r  f1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439     2.704    f1/CLK
                         FDRE                                         r  f1/data_out_reg[2]/C

Slack:                    inf
  Source:                 input[1]
                            (input port)
  Destination:            f1/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.282ns  (logic 1.480ns (64.824%)  route 0.803ns (35.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  input[1] (IN)
                         net (fo=0)                   0.000     0.000    input[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  data_out_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.803     2.282    f1/D[1]
                         FDRE                                         r  f1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439     2.704    f1/CLK
                         FDRE                                         r  f1/data_out_reg[1]/C

Slack:                    inf
  Source:                 input[0]
                            (input port)
  Destination:            f1/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.280ns  (logic 1.478ns (64.794%)  route 0.803ns (35.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  input[0] (IN)
                         net (fo=0)                   0.000     0.000    input[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  data_out_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.803     2.280    f1/D[0]
                         FDRE                                         r  f1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439     2.704    f1/CLK
                         FDRE                                         r  f1/data_out_reg[0]/C

Slack:                    inf
  Source:                 input[3]
                            (input port)
  Destination:            f1/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.280ns  (logic 1.477ns (64.787%)  route 0.803ns (35.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  input[3] (IN)
                         net (fo=0)                   0.000     0.000    input[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  data_out_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.803     2.280    f1/D[3]
                         FDRE                                         r  f1/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439     2.704    f1/CLK
                         FDRE                                         r  f1/data_out_reg[3]/C

Slack:                    inf
  Source:                 input[8]
                            (input port)
  Destination:            f1/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.785ns  (logic 0.982ns (55.020%)  route 0.803ns (44.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  input[8] (IN)
                         net (fo=0)                   0.000     0.000    input[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  data_out_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.803     1.785    f1/D[8]
                         FDRE                                         r  f1/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439     2.704    f1/CLK
                         FDRE                                         r  f1/data_out_reg[8]/C

Slack:                    inf
  Source:                 input[9]
                            (input port)
  Destination:            f1/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.770ns  (logic 0.967ns (54.637%)  route 0.803ns (45.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input[9] (IN)
                         net (fo=0)                   0.000     0.000    input[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  data_out_reg[9]_i_1/O
                         net (fo=1, unplaced)         0.803     1.770    f1/D[9]
                         FDRE                                         r  f1/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     2.174    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.091     2.265 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.439     2.704    f1/CLK
                         FDRE                                         r  f1/data_out_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input[9]
                            (input port)
  Destination:            f1/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.196ns (36.653%)  route 0.338ns (63.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  input[9] (IN)
                         net (fo=0)                   0.000     0.000    input[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  data_out_reg[9]_i_1/O
                         net (fo=1, unplaced)         0.338     0.534    f1/D[9]
                         FDRE                                         r  f1/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f1/CLK
                         FDRE                                         r  f1/data_out_reg[9]/C

Slack:                    inf
  Source:                 input[8]
                            (input port)
  Destination:            f1/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.211ns (38.374%)  route 0.338ns (61.626%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  input[8] (IN)
                         net (fo=0)                   0.000     0.000    input[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  data_out_reg[8]_i_1/O
                         net (fo=1, unplaced)         0.338     0.549    f1/D[8]
                         FDRE                                         r  f1/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f1/CLK
                         FDRE                                         r  f1/data_out_reg[8]/C

Slack:                    inf
  Source:                 input[3]
                            (input port)
  Destination:            f1/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.245ns (41.996%)  route 0.338ns (58.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  input[3] (IN)
                         net (fo=0)                   0.000     0.000    input[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  data_out_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.338     0.583    f1/D[3]
                         FDRE                                         r  f1/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f1/CLK
                         FDRE                                         r  f1/data_out_reg[3]/C

Slack:                    inf
  Source:                 input[0]
                            (input port)
  Destination:            f1/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.245ns (42.038%)  route 0.338ns (57.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  input[0] (IN)
                         net (fo=0)                   0.000     0.000    input[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  data_out_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.338     0.584    f1/D[0]
                         FDRE                                         r  f1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f1/CLK
                         FDRE                                         r  f1/data_out_reg[0]/C

Slack:                    inf
  Source:                 input[1]
                            (input port)
  Destination:            f1/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.247ns (42.234%)  route 0.338ns (57.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  input[1] (IN)
                         net (fo=0)                   0.000     0.000    input[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  data_out_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.338     0.586    f1/D[1]
                         FDRE                                         r  f1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f1/CLK
                         FDRE                                         r  f1/data_out_reg[1]/C

Slack:                    inf
  Source:                 input[2]
                            (input port)
  Destination:            f1/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.253ns (42.772%)  route 0.338ns (57.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  input[2] (IN)
                         net (fo=0)                   0.000     0.000    input[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  data_out_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.338     0.591    f1/D[2]
                         FDRE                                         r  f1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f1/CLK
                         FDRE                                         r  f1/data_out_reg[2]/C

Slack:                    inf
  Source:                 input[4]
                            (input port)
  Destination:            f1/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.260ns (43.474%)  route 0.338ns (56.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  input[4] (IN)
                         net (fo=0)                   0.000     0.000    input[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  data_out_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.338     0.599    f1/D[4]
                         FDRE                                         r  f1/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f1/CLK
                         FDRE                                         r  f1/data_out_reg[4]/C

Slack:                    inf
  Source:                 input[6]
                            (input port)
  Destination:            f1/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.262ns (43.619%)  route 0.338ns (56.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  input[6] (IN)
                         net (fo=0)                   0.000     0.000    input[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  data_out_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.338     0.600    f1/D[6]
                         FDRE                                         r  f1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f1/CLK
                         FDRE                                         r  f1/data_out_reg[6]/C

Slack:                    inf
  Source:                 input[5]
                            (input port)
  Destination:            f1/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.265ns (43.920%)  route 0.338ns (56.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  input[5] (IN)
                         net (fo=0)                   0.000     0.000    input[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  data_out_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.338     0.603    f1/D[5]
                         FDRE                                         r  f1/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f1/CLK
                         FDRE                                         r  f1/data_out_reg[5]/C

Slack:                    inf
  Source:                 input[7]
                            (input port)
  Destination:            f1/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.275ns (44.875%)  route 0.338ns (55.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  input[7] (IN)
                         net (fo=0)                   0.000     0.000    input[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  data_out_reg[7]_i_1/O
                         net (fo=1, unplaced)         0.338     0.614    f1/D[7]
                         FDRE                                         r  f1/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clock_in_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=14, unplaced)        0.259     1.082    f1/CLK
                         FDRE                                         r  f1/data_out_reg[7]/C





