INFO: [HLS 200-10] Running 'E:/User/app/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'mengwx' on host 'laptop-kmqa6ikr' (Windows NT_amd64 version 6.2) on Tue Jul 18 19:07:14 +0800 2023
INFO: [HLS 200-10] In directory 'E:/fpga/fpgacamp2023/threed_render'
Sourcing Tcl script 'E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project threed_render_hls 
INFO: [HLS 200-10] Opening project 'E:/fpga/fpgacamp2023/threed_render/threed_render_hls'.
INFO: [HLS 200-1510] Running: set_top threed_render_hls 
INFO: [HLS 200-1510] Running: add_files src/threed_render_hls.cpp 
INFO: [HLS 200-10] Adding design file 'src/threed_render_hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/threed_render_hls.hpp 
INFO: [HLS 200-10] Adding design file 'src/threed_render_hls.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/threed_render_hls_tb.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src/threed_render_hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'E:/fpga/fpgacamp2023/threed_render/threed_render_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./threed_render_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name threed_render_hls threed_render_hls 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Running Dispatch Server on port: 58657
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1536.844 ; gain = 119.910
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/User/app/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'threed_render_hls_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'threed_render_hls_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'threed_render_hls_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'threed_render_hls_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'threed_render_hls_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'threed_render_hls_fsqrt_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/User/app/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 19:08:21 2023...
INFO: [HLS 200-802] Generated output file threed_render_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 49.664 seconds; current allocated memory: 9.730 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 67.922 seconds; peak allocated memory: 1.177 GB.
