Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /scratch/hw_tools/vivado/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto aa415879349544c8a4224e13222fb792 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mkTbSoc_behav xil_defaultlib.mkTbSoc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/inner_space/shakti/correlator/c-class/fpga/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BRAM2BELoad(FILENAME="/inner_spa...
Compiling module xil_defaultlib.FIFO2(width=32'b0110100,guarded=...
Compiling module xil_defaultlib.FIFO2(width=32'b01000111,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b01001101,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b0110,guarded=32'...
Compiling module xil_defaultlib.bram_1rw(ADDR_WIDTH=32'b0110,DAT...
Compiling module xil_defaultlib.FIFO2(width=32'b010001101,guarde...
Compiling module xil_defaultlib.FIFO2(width=32'b011,guarded=32'b...
Compiling module xil_defaultlib.FIFO2(width=32'b0101011,guarded=...
Compiling module xil_defaultlib.FIFO2(width=32'b01101011,guarded...
Compiling module xil_defaultlib.FIFO1(width=32'b01000101011,guar...
Compiling module xil_defaultlib.bram_1rw(ADDR_WIDTH=32'b0110,DAT...
Compiling module xil_defaultlib.mkdcache
Compiling module xil_defaultlib.FIFO2(width=32'b010110101,guarde...
Compiling module xil_defaultlib.FIFO2(width=32'b01000010,guarded...
Compiling module xil_defaultlib.mkfa_dtlb
Compiling module xil_defaultlib.mkdmem
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b010,p2dept...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b0100,p2dep...
Compiling module xil_defaultlib.FIFO2(width=32'b01000100,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b010,guarded=32'b...
Compiling module xil_defaultlib.mkicache
Compiling module xil_defaultlib.FIFO2(width=32'b0100111,guarded=...
Compiling module xil_defaultlib.mkfa_itlb
Compiling module xil_defaultlib.mkitlb
Compiling module xil_defaultlib.mkimem
Compiling module xil_defaultlib.FIFO1(width=32'b010001101,guarde...
Compiling module xil_defaultlib.FIFO2(width=32'b010001111,guarde...
Compiling module xil_defaultlib.FIFO2(width=32'b01001000,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b0111111,guarded=...
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b01010000,p...
Compiling module xil_defaultlib.FIFO2(width=32'b01111010,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b0100000,guarded=...
Compiling module xil_defaultlib.FIFOL1(width=32'b01100111)
Compiling module xil_defaultlib.FIFOL1(width=32'b01000000)
Compiling module xil_defaultlib.FIFOL1(width=32'b0100000)
Compiling module xil_defaultlib.FIFO2(width=32'b01100000,guarded...
Compiling module xil_defaultlib.FIFO2(width=32'b01010011,guarded...
Compiling module xil_defaultlib.FIFOL1(width=32'b010001001)
Compiling module xil_defaultlib.FIFOL1(width=32'b01100000)
Compiling module xil_defaultlib.RegFile(addr_width=32'b011,data_...
Compiling module xil_defaultlib.mkbpu
Compiling module xil_defaultlib.mkstage0
Compiling module xil_defaultlib.FIFO2(width=32'b0101001,guarded=...
Compiling module xil_defaultlib.RevertReg(width=32'b01,init=1'b1...
Compiling module xil_defaultlib.module_fn_decompress
Compiling module xil_defaultlib.mkstage1
Compiling module xil_defaultlib.RegFile(addr_width=32'b0101,data...
Compiling module xil_defaultlib.mkregisterfile
Compiling module xil_defaultlib.module_decode_word32
Compiling module xil_defaultlib.module_chk_interrupt
Compiling module xil_defaultlib.module_hasCSRPermission
Compiling module xil_defaultlib.module_valid_csr_access
Compiling module xil_defaultlib.module_address_valid
Compiling module xil_defaultlib.module_decoder_func_32
Compiling module xil_defaultlib.mkstage2
Compiling module xil_defaultlib.mkfwding
Compiling module xil_defaultlib.FIFO1(width=32'b011010001,guarde...
Compiling module xil_defaultlib.mkfpu
Compiling module xil_defaultlib.module_fn_single_div
Compiling module xil_defaultlib.mkrestoring_div
Compiling module xil_defaultlib.signedmul(AWIDTH=32'b01000001,BW...
Compiling module xil_defaultlib.mkcombo_mul
Compiling module xil_defaultlib.mkmbox
Compiling module xil_defaultlib.mkmulticycle_alu
Compiling module xil_defaultlib.module_fn_alu
Compiling module xil_defaultlib.mkstage3
Compiling module xil_defaultlib.mkstage4
Compiling module xil_defaultlib.FIFOL1(width=32'b01010000)
Compiling module xil_defaultlib.module_fn_csr_op
Compiling module xil_defaultlib.mk_csr_grp1
Compiling module xil_defaultlib.mk_csr_grp2
Compiling module xil_defaultlib.mk_csr_grp3
Compiling module xil_defaultlib.mk_csr_grp4
Compiling module xil_defaultlib.mk_csr_grp5
Compiling module xil_defaultlib.mk_csr_grp6
Compiling module xil_defaultlib.mk_csr_grp7
Compiling module xil_defaultlib.mk_csr_daisy
Compiling module xil_defaultlib.mkcsr
Compiling module xil_defaultlib.FIFOL1(width=32'b010101000)
Compiling module xil_defaultlib.mkstage5
Compiling module xil_defaultlib.mkriscv
Compiling module xil_defaultlib.mkcclass_axi4
Compiling module xil_defaultlib.ResetEither
Compiling module xil_defaultlib.MakeReset0(init=1'b1)
Compiling module xil_defaultlib.mkriscvDebug013
Compiling module xil_defaultlib.FIFO10(guarded=32'b01)
Compiling module xil_defaultlib.FIFO1(width=32'b011,guarded=32'b...
Compiling module xil_defaultlib.FIFO1(width=32'b0100,guarded=32'...
Compiling module xil_defaultlib.ClockInverter
Compiling module xil_defaultlib.SyncReset0
Compiling module xil_defaultlib.FIFO1(width=32'b0101000,guarded=...
Compiling module xil_defaultlib.FIFO1(width=32'b0100010,guarded=...
Compiling module xil_defaultlib.mkjtagdtm
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b011,p2dept...
Compiling module xil_defaultlib.mksign_dump
Compiling module xil_defaultlib.SyncFIFO1(dataWidth=32'b0101001)
Compiling module xil_defaultlib.SyncFIFO1(dataWidth=32'b0100010)
Compiling module xil_defaultlib.Counter(width=32'b010000,init=16...
Compiling module xil_defaultlib.Counter(width=32'b011,init=3'b0)
Compiling module xil_defaultlib.SizedFIFO(p1width=32'b01000,p2de...
Compiling module xil_defaultlib.mkSoc
Compiling module xil_defaultlib.MakeClock(initVal=1'b1,initGate=...
Compiling module xil_defaultlib.mkTbSoc
Compiling module xil_defaultlib.glbl
Built simulation snapshot mkTbSoc_behav
