library ieee;
use ieee.std_logic_1164.all;
entity Vhdl1 is
port (a,b,c,d,s0,s1 : in std_logic;  y: out std_logic);
end entity Vhdl1;
architecture bhv of Vhdl1 is
signal s : std_logic_vector(1 downto 0);
begin
s<= s1 & s0 ;
process(s1,s0) begin
     case (s) is
      when"00"=> y<=a ;
      when"01"=> y<=b ;
      when"10"=> y<=c ;
      when"11"=> y<=d ;
      when others => null ;
     end case;
    end process;
end bhv;
