0.6
2019.1
May 24 2019
14:51:52
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/MIPS/MIPS.sim/sim_1/impl/timing/xsim/tb_time_impl.v,1635958740,verilog,,,,ALU;MIPS;RAM32M_HD43;RAM32M_HD44;RAM32M_HD45;RAM32M_HD46;RAM32M_HD47;RAM32M_HD48;RAM32M_HD49;RAM32M_HD50;RAM32M_HD51;RAM32M_HD52;RAM32M_HD53;RAM32M_UNIQ_BASE_;RAM64X1S_HD54;RAM64X1S_HD55;RAM64X1S_HD56;RAM64X1S_HD57;RAM64X1S_HD58;RAM64X1S_HD59;RAM64X1S_HD60;RAM64X1S_HD61;RAM64X1S_HD62;RAM64X1S_HD63;RAM64X1S_HD64;RAM64X1S_HD65;RAM64X1S_HD66;RAM64X1S_HD67;RAM64X1S_HD68;RAM64X1S_HD69;RAM64X1S_HD70;RAM64X1S_HD71;RAM64X1S_HD72;RAM64X1S_HD73;RAM64X1S_HD74;RAM64X1S_HD75;RAM64X1S_HD76;RAM64X1S_HD77;RAM64X1S_HD78;RAM64X1S_HD79;RAM64X1S_HD80;RAM64X1S_HD81;RAM64X1S_HD82;RAM64X1S_HD83;RAM64X1S_HD84;RAM64X1S_UNIQ_BASE_;adder;adder_0;data_mem;data_path;flop_r;glbl;registers;top,,,,,,,,
/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/MIPS/MIPS.srcs/sim_1/new/tb.sv,1635906552,systemVerilog,,,,tb,,,,,,,,
