// Seed: 910958406
module module_0 (
    input uwire id_0,
    input wand id_1,
    output supply1 id_2
);
  id_4 :
  assert property (@(posedge 1) 1)
  else;
  wire id_5;
  supply0 id_6 = id_6;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  wor   id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.type_0 = 0;
  always_ff begin : LABEL_0
    fork : SymbolIdentifier
    join_none
  end
  tri0 id_6 = id_3;
  assign id_6 = 1;
  wire id_7;
  wand id_8 = 1;
endmodule
