
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 351.934 ; gain = 97.797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Bomberman/Modules/top.v:1]
	Parameter X_WALL_L bound to: 48 - type: integer 
	Parameter Y_WALL_U bound to: 32 - type: integer 
	Parameter LEFT_WALL bound to: 49 - type: integer 
	Parameter RIGHT_WALL bound to: 575 - type: integer 
	Parameter TOP_WALL bound to: 33 - type: integer 
	Parameter BOTTOM_WALL bound to: 463 - type: integer 
	Parameter CD_U bound to: 2'b00 
	Parameter CD_R bound to: 2'b01 
	Parameter CD_D bound to: 2'b10 
	Parameter CD_L bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'debounce_button' [E:/Bomberman/Modules/debounce_button.v:3]
INFO: [Synth 8-256] done synthesizing module 'debounce_button' (1#1) [E:/Bomberman/Modules/debounce_button.v:3]
INFO: [Synth 8-638] synthesizing module 'pillar_display' [E:/Bomberman/Modules/pillar_display.v:1]
	Parameter X_WALL_L bound to: 48 - type: integer 
	Parameter X_WALL_R bound to: 576 - type: integer 
	Parameter Y_WALL_U bound to: 32 - type: integer 
	Parameter Y_WALL_D bound to: 448 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pillar_dm' [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-7532-CECSB86MZV2/realtime/pillar_dm_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pillar_dm' (2#1) [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-7532-CECSB86MZV2/realtime/pillar_dm_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pillar_display' (3#1) [E:/Bomberman/Modules/pillar_display.v:1]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [E:/Bomberman/Modules/vga_sync.v:1]
	Parameter HORIZONTAL_DISPLAY_PIXELS bound to: 640 - type: integer 
	Parameter HSYNC_PULSE_WIDTH bound to: 96 - type: integer 
	Parameter HSYNC_FRONT_PORCH bound to: 16 - type: integer 
	Parameter HSYNC_BACK_PORCH bound to: 48 - type: integer 
	Parameter HORIZONTAL_PIXELS bound to: 799 - type: integer 
	Parameter H_RETRACE_START bound to: 655 - type: integer 
	Parameter H_RETRACE_END bound to: 751 - type: integer 
	Parameter VERTICAL_DISPLAY_PIXELS bound to: 480 - type: integer 
	Parameter VSYNC_PULSE_WIDTH bound to: 2 - type: integer 
	Parameter VSYNC_FRONT_PORCH bound to: 10 - type: integer 
	Parameter VSYNC_BACK_PORCH bound to: 29 - type: integer 
	Parameter VERTICAL_PIXELS bound to: 520 - type: integer 
	Parameter V_RETRACE_START bound to: 489 - type: integer 
	Parameter V_RETRACE_END bound to: 491 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (4#1) [E:/Bomberman/Modules/vga_sync.v:1]
INFO: [Synth 8-638] synthesizing module 'PS2_receiver' [E:/Bomberman/Modules/PS2_receiver.v:2]
INFO: [Synth 8-256] done synthesizing module 'PS2_receiver' (5#1) [E:/Bomberman/Modules/PS2_receiver.v:2]
WARNING: [Synth 8-6014] Unused sequential element current_dir_reg_reg was removed.  [E:/Bomberman/Modules/top.v:61]
WARNING: [Synth 8-3848] Net bomberman_rgb in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:40]
WARNING: [Synth 8-3848] Net enemy_rgb in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:41]
WARNING: [Synth 8-3848] Net block_rgb in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:40]
WARNING: [Synth 8-3848] Net bomb_rgb in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:41]
WARNING: [Synth 8-3848] Net exp_rgb in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:41]
WARNING: [Synth 8-3848] Net background_rgb in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:42]
WARNING: [Synth 8-3848] Net score_on in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:45]
WARNING: [Synth 8-3848] Net exp_on in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:44]
WARNING: [Synth 8-3848] Net bomb_on in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:44]
WARNING: [Synth 8-3848] Net block_on in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:43]
WARNING: [Synth 8-3848] Net enemy_on in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:44]
WARNING: [Synth 8-3848] Net bomberman_on in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:43]
WARNING: [Synth 8-3848] Net rst in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:110]
WARNING: [Synth 8-3848] Net PB_UP in module/entity top does not have driver. [E:/Bomberman/Modules/top.v:14]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [E:/Bomberman/Modules/top.v:1]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[9]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[8]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[7]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[6]
WARNING: [Synth 8-3331] design pillar_display has unconnected port x_a[5]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[9]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[8]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[7]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[6]
WARNING: [Synth 8-3331] design pillar_display has unconnected port y_a[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 404.234 ; gain = 150.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin db_u:button to constant 0 [E:/Bomberman/Modules/top.v:14]
WARNING: [Synth 8-3295] tying undriven pin db_d:button to constant 0 [E:/Bomberman/Modules/top.v:15]
WARNING: [Synth 8-3295] tying undriven pin db_l:button to constant 0 [E:/Bomberman/Modules/top.v:16]
WARNING: [Synth 8-3295] tying undriven pin db_r:button to constant 0 [E:/Bomberman/Modules/top.v:17]
WARNING: [Synth 8-3295] tying undriven pin db_a:button to constant 0 [E:/Bomberman/Modules/top.v:18]
WARNING: [Synth 8-3295] tying undriven pin vga_driver:rst to constant 0 [E:/Bomberman/Modules/top.v:108]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 404.234 ; gain = 150.098
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-7532-CECSB86MZV2/dcp1/pillar_dm_in_context.xdc] for cell 'pillar_disp_unit/pillar_unit'
Finished Parsing XDC File [E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/.Xil/Vivado-7532-CECSB86MZV2/dcp1/pillar_dm_in_context.xdc] for cell 'pillar_disp_unit/pillar_unit'
Parsing XDC File [E:/Bomberman/bomberman_constraints.xdc]
Finished Parsing XDC File [E:/Bomberman/bomberman_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Bomberman/bomberman_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 739.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 739.992 ; gain = 485.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 739.992 ; gain = 485.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pillar_disp_unit/pillar_unit. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 739.992 ; gain = 485.855
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "db_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element db_reg_reg was removed.  [E:/Bomberman/Modules/debounce_button.v:15]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/Bomberman/Modules/PS2_receiver.v:14]
INFO: [Synth 8-5544] ROM "wall_on" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 739.992 ; gain = 485.855
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'db_u' (debounce_button) to 'db_d'
INFO: [Synth 8-223] decloning instance 'db_u' (debounce_button) to 'db_l'
INFO: [Synth 8-223] decloning instance 'db_u' (debounce_button) to 'db_r'
INFO: [Synth 8-223] decloning instance 'db_u' (debounce_button) to 'db_a'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module debounce_button 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PS2_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element receiver/c_data_reg was removed.  [E:/Bomberman/Modules/PS2_receiver.v:32]
WARNING: [Synth 8-6014] Unused sequential element receiver/count_reg was removed.  [E:/Bomberman/Modules/PS2_receiver.v:14]
WARNING: [Synth 8-6014] Unused sequential element db_u/db_reg_reg was removed.  [E:/Bomberman/Modules/debounce_button.v:15]
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/store_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (db_u/db_reg_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/c_data_buffer_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/c_data_buffer_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/c_data_buffer_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/c_data_buffer_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/c_data_buffer_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/c_data_buffer_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/c_data_buffer_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/c_data_buffer_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/count_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/count_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/count_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (receiver/count_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 739.992 ; gain = 485.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 739.992 ; gain = 485.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 750.738 ; gain = 496.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (reset_reg) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 752.324 ; gain = 498.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.324 ; gain = 498.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.324 ; gain = 498.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.324 ; gain = 498.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.324 ; gain = 498.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.324 ; gain = 498.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.324 ; gain = 498.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pillar_dm     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |pillar_dm |     1|
|2     |BUFG      |     1|
|3     |LUT1      |     2|
|4     |LUT2      |    15|
|5     |LUT3      |     8|
|6     |LUT4      |    10|
|7     |LUT5      |    12|
|8     |LUT6      |    25|
|9     |FDRE      |    36|
|10    |IBUF      |     1|
|11    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   136|
|2     |  pillar_disp_unit |pillar_display |    12|
|3     |  vga_driver       |vga_sync       |    96|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.324 ; gain = 498.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 752.324 ; gain = 162.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 752.324 ; gain = 498.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 752.633 ; gain = 509.980
INFO: [Common 17-1381] The checkpoint 'E:/Bomberman/Bomberman-Vivado/Bomberman-Vivado.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 752.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 13:27:10 2023...
