
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014237                       # Number of seconds simulated (Second)
simTicks                                  14237208500                       # Number of ticks simulated (Tick)
finalTick                                424369176500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     28.38                       # Real time elapsed on the host (Second)
hostTickRate                                501625794                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     778180                       # Number of bytes of host memory used (Byte)
simInsts                                     17018427                       # Number of instructions simulated (Count)
simOps                                       17064873                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   599615                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     601251                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         28474417                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.673152                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.597674                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            8      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        784620     30.54%     30.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       813197     31.65%     62.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     62.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       772263     30.06%     92.26% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       184953      7.20%     99.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        13916      0.54%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2568957                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        57948     21.73%     21.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        86515     32.44%     54.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     54.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        92464     34.67%     88.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        29334     11.00%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          430      0.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        266694                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        38447      9.82%      9.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       172380     44.05%     53.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     53.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       124394     31.79%     85.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        49865     12.74%     98.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         6251      1.60%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       391342                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            5      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       726672     31.56%     31.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       726682     31.56%     63.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     63.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       679799     29.53%     92.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       155619      6.76%     99.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        13486      0.59%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2302263                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            5      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        38447      9.82%      9.83% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       172380     44.05%     53.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     53.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       124394     31.79%     85.66% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        49865     12.74%     98.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         6251      1.60%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       391342                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       418142     16.28%     16.28% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1353909     52.70%     68.98% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       784620     30.54%     99.52% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        12286      0.48%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2568957                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        43093     47.19%     47.19% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        48203     52.79%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           18      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        91314                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            772271                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       378451                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            391342                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          10354                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       346791                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         44551                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              2568957                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               302906                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1666317                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.648636                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           10888                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           13916                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              12286                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1630                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            8      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       784620     30.54%     30.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       813197     31.65%     62.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     62.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       772263     30.06%     92.26% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       184953      7.20%     99.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        13916      0.54%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2568957                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            8      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       778287     86.22%     86.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        11035      1.22%     87.45% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     87.45% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        94704     10.49%     97.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         4690      0.52%     98.46% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.46% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        13916      1.54%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        902640                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       172380     56.91%     56.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     56.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        85362     28.18%     85.09% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        45164     14.91%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       302906                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       172380     56.91%     56.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     56.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        85362     28.18%     85.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        45164     14.91%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       302906                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        13916                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        12286                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1630                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         5433                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        20167                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               871145                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 871135                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             144463                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 726672                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              688225                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             38447                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             17018427                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               17064873                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.673152                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.597674                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            5      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      9078239     53.20%     53.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        25533      0.15%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         2829      0.02%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         9095      0.05%     53.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1364      0.01%     53.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1364      0.01%     53.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         7731      0.05%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        41699      0.24%     53.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     53.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         6361      0.04%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     53.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         5478      0.03%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     53.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4761891     27.90%     81.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2996786     17.56%     99.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         5658      0.03%     99.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         2829      0.02%     99.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        37830      0.22%     99.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        16015      0.09%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        20696      0.12%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         6361      0.04%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        37109      0.22%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     17064873                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        7180232                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           7180232                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       7180232                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          7180232                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        45298                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           45298                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        45298                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          45298                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1687716500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1687716500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1687716500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1687716500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7225530                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7225530                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7225530                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7225530                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006269                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006269                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006269                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006269                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 37258.079827                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 37258.079827                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 37258.079827                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 37258.079827                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        28812                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             28812                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         2937                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2937                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         2937                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2937                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        42361                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        42361                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        42361                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        42361                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1452005000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1452005000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1452005000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1452005000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005863                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005863                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005863                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005863                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34276.929251                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34276.929251                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34276.929251                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34276.929251                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  42361                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      4161844                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4161844                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        36744                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         36744                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1152080000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1152080000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4198588                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4198588                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008752                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008752                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 31354.234705                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 31354.234705                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          127                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          127                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        36617                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        36617                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1110863000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1110863000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008721                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008721                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 30337.356965                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 30337.356965                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3018388                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3018388                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         8554                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         8554                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    535636500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    535636500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3026942                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3026942                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002826                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002826                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 62618.248773                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 62618.248773                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2810                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2810                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         5744                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         5744                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    341142000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    341142000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001898                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001898                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 59391.016713                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 59391.016713                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11423712                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              42361                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             269.675220                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          268                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          204                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           14493421                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          14493421                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       398115                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            10189481                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 2829                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              116287                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            5441246                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           3528328                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        6239214                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6239214                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6239214                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6239214                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        99992                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           99992                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        99992                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          99992                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1316870000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1316870000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1316870000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1316870000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6339206                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6339206                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6339206                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6339206                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.015774                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.015774                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.015774                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.015774                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13169.753580                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13169.753580                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13169.753580                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13169.753580                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        99992                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             99992                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        99992                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        99992                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        99992                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        99992                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1216877000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1216877000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1216877000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1216877000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.015774                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.015774                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.015774                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.015774                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12169.743579                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12169.743579                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12169.743579                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12169.743579                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  99992                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6239214                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6239214                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        99992                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         99992                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1316870000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1316870000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6339206                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6339206                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.015774                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.015774                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13169.753580                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13169.753580                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        99992                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        99992                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1216877000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1216877000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.015774                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.015774                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12169.743579                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12169.743579                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.964440                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             30608170                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              99992                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             306.106188                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.964440                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999931                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999931                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          407                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           12778405                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          12778405                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 17018427                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   17064873                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     5                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  99759                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  29722                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    129481                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 99759                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 29722                       # number of overall hits (Count)
system.l2.overallHits::total                   129481                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  233                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                12466                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   12699                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 233                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               12466                       # number of overall misses (Count)
system.l2.overallMisses::total                  12699                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19283000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1071221000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1090504000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19283000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1071221000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1090504000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              99992                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              42188                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                142180                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             99992                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             42188                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               142180                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.002330                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.295487                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.089316                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.002330                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.295487                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.089316                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82759.656652                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 85931.413445                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    85873.218364                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82759.656652                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 85931.413445                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   85873.218364                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 5859                       # number of writebacks (Count)
system.l2.writebacks::total                      5859                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              233                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            12466                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               12699                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             233                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           12466                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              12699                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16943000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    946561000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      963504000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16943000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    946561000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     963504000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.002330                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.295487                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.089316                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.002330                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.295487                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.089316                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72716.738197                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 75931.413445                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 75872.430900                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72716.738197                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 75931.413445                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 75872.430900                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          13097                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           16                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             16                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          173                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             173                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          173                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           173                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          173                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          173                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      3266500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      3266500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18881.502890                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18881.502890                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           99759                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              99759                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           233                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              233                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19283000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19283000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        99992                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          99992                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.002330                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.002330                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82759.656652                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82759.656652                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          233                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          233                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16943000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16943000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.002330                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.002330                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72716.738197                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72716.738197                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1965                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1965                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             3616                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                3616                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    306960500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      306960500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           5581                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              5581                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.647913                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.647913                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 84889.518805                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 84889.518805                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         3616                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            3616                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    270800500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    270800500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.647913                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.647913                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 74889.518805                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 74889.518805                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          27757                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             27757                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         8850                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            8850                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    764260500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    764260500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        36607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         36607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.241757                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.241757                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86357.118644                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86357.118644                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         8850                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         8850                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    675760500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    675760500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.241757                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.241757                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76357.118644                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76357.118644                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        99992                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            99992                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        99992                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        99992                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        28812                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            28812                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        28812                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        28812                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9237985                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      13097                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     705.351225                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     259.790677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       191.816718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3644.392605                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.063425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.046830                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.889744                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   11                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  103                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1358                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2036                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  588                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2290745                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2290745                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      5860.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       234.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     12358.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001010552500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          337                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          337                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               34533                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               5530                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       12700                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       5860                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     12700                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     5860                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    108                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 12700                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 5860                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   12571                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    230                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      37.275964                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     33.494905                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     16.557919                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               1      0.30%      0.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              6      1.78%      2.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            12      3.56%      5.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            31      9.20%     14.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            29      8.61%     23.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            37     10.98%     34.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            31      9.20%     43.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            33      9.79%     53.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            19      5.64%     59.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            20      5.93%     64.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47            22      6.53%     71.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51            20      5.93%     77.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55            23      6.82%     84.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59            18      5.34%     89.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63            12      3.56%     93.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             7      2.08%     95.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             6      1.78%     97.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             4      1.19%     98.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             3      0.89%     99.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             2      0.59%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87             1      0.30%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          337                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.388724                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.361450                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.963743                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              105     31.16%     31.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      1.78%     32.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              217     64.39%     97.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                8      2.37%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.30%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           337                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    6912                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  812800                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               375040                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              57089843.13884284                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              26342242.58217473                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14237273000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     767094.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        14976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       790912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       375040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1051891.597991277697                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 55552463.111009441316                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 26342242.582174729556                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          234                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        12466                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         5860                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7336000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    433580500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 338685432750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31350.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34781.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  57796148.93                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        14976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       797824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         812800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        14976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        14976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       375040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       375040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          234                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        12466                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           12700                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         5860                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           5860                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1051892                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       56037952                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          57089843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1051892                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1051892                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     26342243                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         26342243                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     26342243                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1051892                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      56037952                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         83432086                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                12592                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                5860                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          809                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          911                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          762                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          755                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          949                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          355                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          564                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          542                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               204816500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              62960000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          440916500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16265.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35015.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                3746                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2632                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            29.75                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           44.91                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        12077                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    97.804422                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    83.854816                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    84.641303                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         8511     70.47%     70.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3041     25.18%     95.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          331      2.74%     98.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           89      0.74%     99.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           32      0.26%     99.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           21      0.17%     99.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           15      0.12%     99.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           14      0.12%     99.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           23      0.19%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        12077                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            805888                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         375040                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               56.604355                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               26.342243                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.65                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.44                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               34.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        41861820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        22246290                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       43925280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      13326660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1124176560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   4286592660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1858034880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    7390164150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   519.073957                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4787579250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    475540000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8975934750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        44375100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        23585925                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       46017300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      17262540                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1124176560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3735972090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2321006400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    7312395915                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   513.611634                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6004017750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    475540000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7764212500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                9084                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          5860                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              6780                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3616                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3616                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           9084                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            173                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        38213                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   38213                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1187840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1187840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              12873                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    12873    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                12873                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            52632500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           69172000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          25513                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        12640                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             136600                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        34671                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        99992                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            20787                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              5581                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             5581                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          99992                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         36607                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           173                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          173                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       299977                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       127083                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 427060                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     12799040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4544000                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                17343040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           13097                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    374976                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            155450                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.003043                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.055078                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  154977     99.70%     99.70% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     473      0.30%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              155450                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 424369176500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          271157000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         149989500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          63368999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        284706                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       142353                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             473                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          473                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         4366229                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        24108188                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.029576                       # Number of seconds simulated (Second)
simTicks                                  29575547000                       # Number of ticks simulated (Tick)
finalTick                                439707515000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     48.19                       # Real time elapsed on the host (Second)
hostTickRate                                613778225                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     779204                       # Number of bytes of host memory used (Byte)
simInsts                                     28256712                       # Number of instructions simulated (Count)
simOps                                       28303158                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   586408                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     587372                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         59151094                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.093347                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.477704                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          491      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1442684     29.52%     29.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1463732     29.95%     59.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          509      0.01%     59.49% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1514569     30.99%     90.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       446155      9.13%     99.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        19018      0.39%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        4887158                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       101148     22.09%     22.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       122677     26.79%     48.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           19      0.00%     48.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       182741     39.90%     88.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        50834     11.10%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          546      0.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        457968                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          487      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        46312      8.75%      8.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       204929     38.71%     47.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           18      0.00%     47.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       200284     37.84%     85.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        69169     13.07%     98.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         8149      1.54%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       529348                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          487      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1341537     30.29%     30.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1341054     30.28%     60.58% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          490      0.01%     60.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1331827     30.07%     90.66% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       395319      8.93%     99.58% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.58% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        18472      0.42%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      4429186                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          487      0.09%      0.09% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        46312      8.75%      8.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       204929     38.71%     47.55% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           18      0.00%     47.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       200284     37.84%     85.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        69169     13.07%     98.46% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.46% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         8149      1.54%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       529348                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       790017     16.17%     16.17% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2637618     53.97%     70.14% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1442684     29.52%     99.66% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        16839      0.34%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      4887158                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        68879     45.31%     45.31% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        83126     54.68%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           24      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       152029                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1515060                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       772354                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            529348                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          19376                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       449625                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         79723                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              4887158                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               396577                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3200510                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.654882                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           19986                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           19527                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              16839                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2688                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          491      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1442684     29.52%     29.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1463732     29.95%     59.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          509      0.01%     59.49% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1514569     30.99%     90.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       446155      9.13%     99.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        19018      0.39%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      4887158                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          491      0.03%      0.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1432147     84.91%     84.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        19589      1.16%     86.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          504      0.03%     86.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       203120     12.04%     98.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        11779      0.70%     98.87% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.87% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        19018      1.13%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1686648                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       204929     51.67%     51.67% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     51.67% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       127652     32.19%     83.86% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        63996     16.14%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       396577                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       204929     51.67%     51.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     51.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       127652     32.19%     83.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        63996     16.14%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       396577                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        19527                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        16839                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2688                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         6249                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        27694                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1565389                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1565380                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             223844                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1341537                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1295225                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             46312                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             28256712                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               28303158                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.093347                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.477704                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          488      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     15290388     54.02%     54.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        49620      0.18%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           10      0.00%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         2829      0.01%     54.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     54.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     54.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     54.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         9095      0.03%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1364      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1364      0.00%     54.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         7731      0.03%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        41699      0.15%     54.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         6361      0.02%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         5478      0.02%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      7611810     26.89%     81.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      5136791     18.15%     99.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         5658      0.02%     99.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         2829      0.01%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        40920      0.14%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        19105      0.07%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        20696      0.07%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         6361      0.02%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        42559      0.15%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     28303158                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data       11532253                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11532253                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11532253                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11532253                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       223651                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          223651                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       223651                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         223651                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  10715877000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10715877000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  10715877000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10715877000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     11755904                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      11755904                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     11755904                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     11755904                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.019025                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.019025                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.019025                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.019025                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 47913.387376                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 47913.387376                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 47913.387376                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 47913.387376                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       154404                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            154404                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         4123                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          4123                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         4123                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         4123                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       219528                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       219528                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       219528                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       219528                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  10269842000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  10269842000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  10269842000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  10269842000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.018674                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.018674                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.018674                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.018674                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 46781.467512                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 46781.467512                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 46781.467512                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 46781.467512                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 219528                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      6403791                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         6403791                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       182076                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        182076                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   8519883500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   8519883500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      6585867                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      6585867                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.027646                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.027646                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 46793.006766                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 46793.006766                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1182                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1182                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       180894                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       180894                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   8304458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   8304458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.027467                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.027467                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 45907.868697                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 45907.868697                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      5128462                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5128462                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        41575                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        41575                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2195993500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2195993500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      5170037                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      5170037                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008042                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008042                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 52820.048106                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 52820.048106                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         2941                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         2941                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        38634                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        38634                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1965384000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1965384000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.007473                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.007473                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 50871.874515                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 50871.874515                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             17124129                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             220040                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              77.822800                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          337                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          120                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           23731336                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          23731336                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       601902                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            16932668                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 2829                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              122322                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            8524165                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           5815223                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       11197787                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          11197787                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      11197787                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         11197787                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       127244                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          127244                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       127244                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         127244                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1695861000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1695861000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1695861000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1695861000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     11325031                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      11325031                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     11325031                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     11325031                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.011236                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.011236                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.011236                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.011236                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13327.630379                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13327.630379                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13327.630379                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13327.630379                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       127244                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            127244                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       127244                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       127244                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       127244                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       127244                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1568616000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1568616000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1568616000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1568616000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.011236                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.011236                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.011236                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.011236                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12327.622521                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12327.622521                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12327.622521                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12327.622521                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 127244                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     11197787                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        11197787                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       127244                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        127244                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1695861000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1695861000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     11325031                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     11325031                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.011236                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.011236                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13327.630379                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13327.630379                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       127244                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       127244                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1568616000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1568616000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.011236                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.011236                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12327.622521                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12327.622521                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.982882                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             58059956                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             127756                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             454.459720                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.982882                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          428                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           22777307                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          22777307                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 28256712                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   28303158                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   488                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 126656                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 115181                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    241837                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                126656                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                115181                       # number of overall hits (Count)
system.l2.overallHits::total                   241837                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  588                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               104174                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  104762                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 588                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              104174                       # number of overall misses (Count)
system.l2.overallMisses::total                 104762                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        47725500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      8717665500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8765391000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       47725500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     8717665500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8765391000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             127244                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             219355                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                346599                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            127244                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            219355                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               346599                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.004621                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.474911                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.302257                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.004621                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.474911                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.302257                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81165.816327                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83683.697468                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83669.565300                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81165.816327                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83683.697468                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83669.565300                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                49514                       # number of writebacks (Count)
system.l2.writebacks::total                     49514                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              588                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           104174                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              104762                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             588                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          104174                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             104762                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     41835500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7675925500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     7717761000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     41835500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7675925500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    7717761000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.004621                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.474911                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.302257                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.004621                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.474911                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.302257                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71148.809524                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73683.697468                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73669.469846                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71148.809524                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73683.697468                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73669.469846                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         105541                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           29                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             29                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data          173                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             173                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          173                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           173                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          173                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          173                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      3266500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      3266500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18881.502890                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18881.502890                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst          126656                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             126656                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           588                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              588                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     47725500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     47725500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       127244                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         127244                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.004621                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.004621                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81165.816327                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81165.816327                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          588                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          588                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     41835500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     41835500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.004621                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.004621                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71148.809524                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71148.809524                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              20775                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 20775                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            17696                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               17696                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1679656500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1679656500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          38471                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             38471                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.459983                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.459983                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 94917.297694                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 94917.297694                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        17696                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           17696                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1502696500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1502696500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.459983                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.459983                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 84917.297694                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 84917.297694                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          94406                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             94406                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        86478                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           86478                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   7038009000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   7038009000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       180884                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        180884                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.478085                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.478085                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81384.964962                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81384.964962                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        86478                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        86478                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   6173229000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6173229000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.478085                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.478085                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71384.964962                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71384.964962                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       127244                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           127244                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       127244                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       127244                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       154404                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           154404                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       154404                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       154404                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10071224                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     109637                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      91.859719                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     154.171270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       115.849189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3825.979541                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.037639                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.028283                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.934077                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  187                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  348                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2401                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1157                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    5653893                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   5653893                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     49513.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       589.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    103788.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002196662500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2903                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2903                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              262060                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              46662                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      104763                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      49514                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    104763                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    49514                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    386                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                104763                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                49514                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   99211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2917                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2920                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2912                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2912                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2908                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2914                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2935                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2932                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2905                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2903                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.955563                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     29.132104                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     82.253628                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2873     98.97%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            5      0.17%     99.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      0.17%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            4      0.14%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            5      0.17%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            3      0.10%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            2      0.07%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.03%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2903                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2903                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.056149                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.024028                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.049079                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1387     47.78%     47.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               92      3.17%     50.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1305     44.95%     95.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              112      3.86%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                7      0.24%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2903                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   24704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6704832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3168896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              226701876.38456863                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              107145812.04533596                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   29575557500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     191704.26                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        37696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6642432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3168896                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1274566.451805608114                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 224592025.297114521265                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 107145812.045335963368                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          589                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       104174                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        49514                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     17664250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3384865000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 712242186750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29990.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32492.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  14384662.66                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        37696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6667136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6704832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        37696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        37696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3168896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3168896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          589                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       104174                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          104763                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        49514                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          49514                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1274566                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      225427310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         226701876                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1274566                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1274566                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    107145812                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        107145812                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    107145812                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1274566                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     225427310                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        333847688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               104377                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               49514                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         6182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6747                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6625                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         6585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         6205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2815                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3085                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1445460500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             521885000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3402529250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13848.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32598.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               59103                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              12610                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            56.62                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           25.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        82174                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   119.847154                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.475363                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   131.444911                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        53551     65.17%     65.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        20303     24.71%     89.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5796      7.05%     96.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          964      1.17%     98.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          279      0.34%     98.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          118      0.14%     98.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           99      0.12%     98.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           63      0.08%     98.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1001      1.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        82174                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6680128                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3168896                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              225.866592                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              107.145812                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.60                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.84                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               46.60                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       295446060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       157018125                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      371615580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     127660320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2335017360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   9945717390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2982377760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   16214852595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   548.251993                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7657772250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    987740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  20931880250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       291333420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       154832205                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      373671900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     130802760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2335017360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   9504864000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3352913760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   16143435405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   545.837256                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8632448750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    987740000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  19961920000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               87067                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         49514                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             55190                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              17696                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             17696                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          87067                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            173                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       314403                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  314403                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9873728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9873728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             104936                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   104936    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               104936                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           440338000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          564424250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         209640                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       104704                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             308129                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       203918                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       127244                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           121151                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             38471                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            38471                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         127244                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        180884                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           173                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          173                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       381733                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       658584                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1040317                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     16287296                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     23920576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                40207872                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          105541                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3168896                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            452313                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001915                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.043714                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  451447     99.81%     99.81% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     866      0.19%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              452313                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 439707515000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          628420000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         190867500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         329119499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        693544                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       346772                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             866                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          866                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        18200820                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        40950274                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
