v 3
file . "fulladder.vhdl" "20240822102720.000" "20240822160302.294":
  entity fulladder at 1( 0) + 0 on 19;
  architecture rtl of fulladder at 14( 269) + 0 on 20;
file . "halfadder.vhdl" "20240822102744.000" "20240822160302.282":
  entity halfadder at 1( 0) + 0 on 17;
  architecture rtl of halfadder at 13( 238) + 0 on 18;
file . "fulladder_wb.vhdl" "20240822102916.000" "20240822160302.306":
  entity tb_fulladder at 1( 0) + 0 on 21;
  architecture behavior of tb_fulladder at 7( 99) + 0 on 22;
