/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Mar 25 08:53:08 2009
 *                 MD5 Checksum         97d2d3f516945a67b21fcd05af4027f0
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_bsp_glb_control.h $
 * 
 * Hydra_Software_Devel/2   3/25/09 9:33a yuxiaz
 * PR53430: Updated header files.
 *
 ***************************************************************************/

#ifndef BCHP_BSP_GLB_CONTROL_H__
#define BCHP_BSP_GLB_CONTROL_H__

/***************************************************************************
 *BSP_GLB_CONTROL - BSP GLOBAL Control Register
 ***************************************************************************/
#define BCHP_BSP_GLB_CONTROL_GLB_REVISION        0x0032b000 /* Revision Register */
#define BCHP_BSP_GLB_CONTROL_GLB_TIMER           0x0032b004 /* Timer */
#define BCHP_BSP_GLB_CONTROL_GLB_IRDY            0x0032b008 /* Input Command Buffer Ready */
#define BCHP_BSP_GLB_CONTROL_GLB_ORDY            0x0032b00c /* Output Command Buffer Ready */
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_STATUS 0x0032b010 /* Host CPU Interrupt Status */
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_EN    0x0032b014 /* Host CPU Interrupt Enable */
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD2          0x0032b020 /* Output Command Buffer 2 Loaded */
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD1          0x0032b024 /* Output Command Buffer 1 Loaded */
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD2          0x0032b028 /* Input Command Buffer 2 Loaded */
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD1          0x0032b02c /* Input Command Buffer 1 Loaded */
#define BCHP_BSP_GLB_CONTROL_MIPS_NMI_STATUS     0x0032b030 /* MIPS NMI Status Register */
#define BCHP_BSP_GLB_CONTROL_HOST_TO_BSP_GENERAL_INTR 0x0032b034 /* HOST to BSP Processor General Interrupt Trigger Register */
#define BCHP_BSP_GLB_CONTROL_GLB_MISC0           0x0032b038 /* Aegis Miscellaneous Control Configuration */
#define BCHP_BSP_GLB_CONTROL_OTP_HASH_CRC        0x0032b03c /* OTP HASH CRC Register */
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD_CR        0x0032b058 /* Challenge/Response Output Command Buffer Loaded */
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD_CR        0x0032b05c /* Challenge/Response Input Command Buffer Loaded */
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_ERR       0x0032b070 /* Download Error flags */
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_STATUS    0x0032b074 /* Download Status flags */

/***************************************************************************
 *GLB_REVISION - Revision Register
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_REVISION :: reserved0 [31:16] */
#define BCHP_BSP_GLB_CONTROL_GLB_REVISION_reserved0_MASK           0xffff0000
#define BCHP_BSP_GLB_CONTROL_GLB_REVISION_reserved0_SHIFT          16

/* BSP_GLB_CONTROL :: GLB_REVISION :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_BSP_GLB_CONTROL_GLB_REVISION_MAJOR_REV_NUMBER_MASK    0x0000ff00
#define BCHP_BSP_GLB_CONTROL_GLB_REVISION_MAJOR_REV_NUMBER_SHIFT   8

/* BSP_GLB_CONTROL :: GLB_REVISION :: MINOR_REV_NUMBER [07:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_REVISION_MINOR_REV_NUMBER_MASK    0x000000ff
#define BCHP_BSP_GLB_CONTROL_GLB_REVISION_MINOR_REV_NUMBER_SHIFT   0

/***************************************************************************
 *GLB_TIMER - Timer
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_TIMER :: TIMER [31:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_TIMER_TIMER_MASK                  0xffffffff
#define BCHP_BSP_GLB_CONTROL_GLB_TIMER_TIMER_SHIFT                 0

/***************************************************************************
 *GLB_IRDY - Input Command Buffer Ready
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_IRDY :: reserved0 [31:03] */
#define BCHP_BSP_GLB_CONTROL_GLB_IRDY_reserved0_MASK               0xfffffff8
#define BCHP_BSP_GLB_CONTROL_GLB_IRDY_reserved0_SHIFT              3

/* BSP_GLB_CONTROL :: GLB_IRDY :: CMD_IDRY_CR [02:02] */
#define BCHP_BSP_GLB_CONTROL_GLB_IRDY_CMD_IDRY_CR_MASK             0x00000004
#define BCHP_BSP_GLB_CONTROL_GLB_IRDY_CMD_IDRY_CR_SHIFT            2

/* BSP_GLB_CONTROL :: GLB_IRDY :: CMD_IDRY2 [01:01] */
#define BCHP_BSP_GLB_CONTROL_GLB_IRDY_CMD_IDRY2_MASK               0x00000002
#define BCHP_BSP_GLB_CONTROL_GLB_IRDY_CMD_IDRY2_SHIFT              1

/* BSP_GLB_CONTROL :: GLB_IRDY :: CMD_IDRY1 [00:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_IRDY_CMD_IDRY1_MASK               0x00000001
#define BCHP_BSP_GLB_CONTROL_GLB_IRDY_CMD_IDRY1_SHIFT              0

/***************************************************************************
 *GLB_ORDY - Output Command Buffer Ready
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_ORDY :: reserved0 [31:03] */
#define BCHP_BSP_GLB_CONTROL_GLB_ORDY_reserved0_MASK               0xfffffff8
#define BCHP_BSP_GLB_CONTROL_GLB_ORDY_reserved0_SHIFT              3

/* BSP_GLB_CONTROL :: GLB_ORDY :: CMD_ODRY_CR [02:02] */
#define BCHP_BSP_GLB_CONTROL_GLB_ORDY_CMD_ODRY_CR_MASK             0x00000004
#define BCHP_BSP_GLB_CONTROL_GLB_ORDY_CMD_ODRY_CR_SHIFT            2

/* BSP_GLB_CONTROL :: GLB_ORDY :: CMD_ODRY2 [01:01] */
#define BCHP_BSP_GLB_CONTROL_GLB_ORDY_CMD_ODRY2_MASK               0x00000002
#define BCHP_BSP_GLB_CONTROL_GLB_ORDY_CMD_ODRY2_SHIFT              1

/* BSP_GLB_CONTROL :: GLB_ORDY :: CMD_ODRY1 [00:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_ORDY_CMD_ODRY1_MASK               0x00000001
#define BCHP_BSP_GLB_CONTROL_GLB_ORDY_CMD_ODRY1_SHIFT              0

/***************************************************************************
 *GLB_HOST_INTR_STATUS - Host CPU Interrupt Status
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_HOST_INTR_STATUS :: reserved0 [31:03] */
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_STATUS_reserved0_MASK   0xfffffff8
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_STATUS_reserved0_SHIFT  3

/* BSP_GLB_CONTROL :: GLB_HOST_INTR_STATUS :: OLOAD_CR_INT [02:02] */
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_STATUS_OLOAD_CR_INT_MASK 0x00000004
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_STATUS_OLOAD_CR_INT_SHIFT 2

/* BSP_GLB_CONTROL :: GLB_HOST_INTR_STATUS :: OLOAD2_INT [01:01] */
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_STATUS_OLOAD2_INT_MASK  0x00000002
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_STATUS_OLOAD2_INT_SHIFT 1

/* BSP_GLB_CONTROL :: GLB_HOST_INTR_STATUS :: OLOAD1_INT [00:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_STATUS_OLOAD1_INT_MASK  0x00000001
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_STATUS_OLOAD1_INT_SHIFT 0

/***************************************************************************
 *GLB_HOST_INTR_EN - Host CPU Interrupt Enable
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_HOST_INTR_EN :: reserved0 [31:02] */
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_EN_reserved0_MASK       0xfffffffc
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_EN_reserved0_SHIFT      2

/* BSP_GLB_CONTROL :: GLB_HOST_INTR_EN :: HOST_INTR_STATUS_EN [01:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_EN_HOST_INTR_STATUS_EN_MASK 0x00000003
#define BCHP_BSP_GLB_CONTROL_GLB_HOST_INTR_EN_HOST_INTR_STATUS_EN_SHIFT 0

/***************************************************************************
 *GLB_OLOAD2 - Output Command Buffer 2 Loaded
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_OLOAD2 :: reserved0 [31:01] */
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD2_reserved0_MASK             0xfffffffe
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD2_reserved0_SHIFT            1

/* BSP_GLB_CONTROL :: GLB_OLOAD2 :: CMD_OLOAD2 [00:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD2_CMD_OLOAD2_MASK            0x00000001
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD2_CMD_OLOAD2_SHIFT           0

/***************************************************************************
 *GLB_OLOAD1 - Output Command Buffer 1 Loaded
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_OLOAD1 :: reserved0 [31:01] */
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD1_reserved0_MASK             0xfffffffe
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD1_reserved0_SHIFT            1

/* BSP_GLB_CONTROL :: GLB_OLOAD1 :: CMD_OLOAD1 [00:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD1_CMD_OLOAD1_MASK            0x00000001
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD1_CMD_OLOAD1_SHIFT           0

/***************************************************************************
 *GLB_ILOAD2 - Input Command Buffer 2 Loaded
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_ILOAD2 :: reserved0 [31:01] */
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD2_reserved0_MASK             0xfffffffe
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD2_reserved0_SHIFT            1

/* BSP_GLB_CONTROL :: GLB_ILOAD2 :: CMD_ILOAD2 [00:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD2_CMD_ILOAD2_MASK            0x00000001
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD2_CMD_ILOAD2_SHIFT           0

/***************************************************************************
 *GLB_ILOAD1 - Input Command Buffer 1 Loaded
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_ILOAD1 :: reserved0 [31:01] */
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD1_reserved0_MASK             0xfffffffe
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD1_reserved0_SHIFT            1

/* BSP_GLB_CONTROL :: GLB_ILOAD1 :: CMD_ILOAD1 [00:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD1_CMD_ILOAD1_MASK            0x00000001
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD1_CMD_ILOAD1_SHIFT           0

/***************************************************************************
 *MIPS_NMI_STATUS - MIPS NMI Status Register
 ***************************************************************************/
/* BSP_GLB_CONTROL :: MIPS_NMI_STATUS :: reserved0 [31:01] */
#define BCHP_BSP_GLB_CONTROL_MIPS_NMI_STATUS_reserved0_MASK        0xfffffffe
#define BCHP_BSP_GLB_CONTROL_MIPS_NMI_STATUS_reserved0_SHIFT       1

/* BSP_GLB_CONTROL :: MIPS_NMI_STATUS :: NMI_STATUS [00:00] */
#define BCHP_BSP_GLB_CONTROL_MIPS_NMI_STATUS_NMI_STATUS_MASK       0x00000001
#define BCHP_BSP_GLB_CONTROL_MIPS_NMI_STATUS_NMI_STATUS_SHIFT      0

/***************************************************************************
 *HOST_TO_BSP_GENERAL_INTR - HOST to BSP Processor General Interrupt Trigger Register
 ***************************************************************************/
/* BSP_GLB_CONTROL :: HOST_TO_BSP_GENERAL_INTR :: reserved0 [31:01] */
#define BCHP_BSP_GLB_CONTROL_HOST_TO_BSP_GENERAL_INTR_reserved0_MASK 0xfffffffe
#define BCHP_BSP_GLB_CONTROL_HOST_TO_BSP_GENERAL_INTR_reserved0_SHIFT 1

/* BSP_GLB_CONTROL :: HOST_TO_BSP_GENERAL_INTR :: HOST_TO_BSP_INTR [00:00] */
#define BCHP_BSP_GLB_CONTROL_HOST_TO_BSP_GENERAL_INTR_HOST_TO_BSP_INTR_MASK 0x00000001
#define BCHP_BSP_GLB_CONTROL_HOST_TO_BSP_GENERAL_INTR_HOST_TO_BSP_INTR_SHIFT 0

/***************************************************************************
 *GLB_MISC0 - Aegis Miscellaneous Control Configuration
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_MISC0 :: reserved0 [31:16] */
#define BCHP_BSP_GLB_CONTROL_GLB_MISC0_reserved0_MASK              0xffff0000
#define BCHP_BSP_GLB_CONTROL_GLB_MISC0_reserved0_SHIFT             16

/* BSP_GLB_CONTROL :: GLB_MISC0 :: CONTROL_GENERAL_CFG2 [15:08] */
#define BCHP_BSP_GLB_CONTROL_GLB_MISC0_CONTROL_GENERAL_CFG2_MASK   0x0000ff00
#define BCHP_BSP_GLB_CONTROL_GLB_MISC0_CONTROL_GENERAL_CFG2_SHIFT  8

/* BSP_GLB_CONTROL :: GLB_MISC0 :: STRAP_SUNDRY_TESTMODE [07:04] */
#define BCHP_BSP_GLB_CONTROL_GLB_MISC0_STRAP_SUNDRY_TESTMODE_MASK  0x000000f0
#define BCHP_BSP_GLB_CONTROL_GLB_MISC0_STRAP_SUNDRY_TESTMODE_SHIFT 4

/* BSP_GLB_CONTROL :: GLB_MISC0 :: CONTROL_GENERAL_CFG1 [03:02] */
#define BCHP_BSP_GLB_CONTROL_GLB_MISC0_CONTROL_GENERAL_CFG1_MASK   0x0000000c
#define BCHP_BSP_GLB_CONTROL_GLB_MISC0_CONTROL_GENERAL_CFG1_SHIFT  2

/* BSP_GLB_CONTROL :: GLB_MISC0 :: STRAP_TEST_DEBUG_EN [01:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_MISC0_STRAP_TEST_DEBUG_EN_MASK    0x00000003
#define BCHP_BSP_GLB_CONTROL_GLB_MISC0_STRAP_TEST_DEBUG_EN_SHIFT   0

/***************************************************************************
 *OTP_HASH_CRC - OTP HASH CRC Register
 ***************************************************************************/
/* BSP_GLB_CONTROL :: OTP_HASH_CRC :: CRC [31:00] */
#define BCHP_BSP_GLB_CONTROL_OTP_HASH_CRC_CRC_MASK                 0xffffffff
#define BCHP_BSP_GLB_CONTROL_OTP_HASH_CRC_CRC_SHIFT                0

/***************************************************************************
 *GLB_OLOAD_CR - Challenge/Response Output Command Buffer Loaded
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_OLOAD_CR :: reserved0 [31:01] */
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD_CR_reserved0_MASK           0xfffffffe
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD_CR_reserved0_SHIFT          1

/* BSP_GLB_CONTROL :: GLB_OLOAD_CR :: CMD_OLOAD_CR [00:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD_CR_CMD_OLOAD_CR_MASK        0x00000001
#define BCHP_BSP_GLB_CONTROL_GLB_OLOAD_CR_CMD_OLOAD_CR_SHIFT       0

/***************************************************************************
 *GLB_ILOAD_CR - Challenge/Response Input Command Buffer Loaded
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_ILOAD_CR :: reserved0 [31:01] */
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD_CR_reserved0_MASK           0xfffffffe
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD_CR_reserved0_SHIFT          1

/* BSP_GLB_CONTROL :: GLB_ILOAD_CR :: CMD_ILOAD_CR [00:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD_CR_CMD_ILOAD_CR_MASK        0x00000001
#define BCHP_BSP_GLB_CONTROL_GLB_ILOAD_CR_CMD_ILOAD_CR_SHIFT       0

/***************************************************************************
 *GLB_DWNLD_ERR - Download Error flags
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_DWNLD_ERR :: reserved0 [31:01] */
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_ERR_reserved0_MASK          0xfffffffe
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_ERR_reserved0_SHIFT         1

/* BSP_GLB_CONTROL :: GLB_DWNLD_ERR :: DISASTER_RECOVER [00:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_ERR_DISASTER_RECOVER_MASK   0x00000001
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_ERR_DISASTER_RECOVER_SHIFT  0

/***************************************************************************
 *GLB_DWNLD_STATUS - Download Status flags
 ***************************************************************************/
/* BSP_GLB_CONTROL :: GLB_DWNLD_STATUS :: reserved0 [31:02] */
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_STATUS_reserved0_MASK       0xfffffffc
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_STATUS_reserved0_SHIFT      2

/* BSP_GLB_CONTROL :: GLB_DWNLD_STATUS :: SECOND_STAGE_LOADED [01:01] */
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_STATUS_SECOND_STAGE_LOADED_MASK 0x00000002
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_STATUS_SECOND_STAGE_LOADED_SHIFT 1

/* BSP_GLB_CONTROL :: GLB_DWNLD_STATUS :: SECOND_STAGE [00:00] */
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_STATUS_SECOND_STAGE_MASK    0x00000001
#define BCHP_BSP_GLB_CONTROL_GLB_DWNLD_STATUS_SECOND_STAGE_SHIFT   0

#endif /* #ifndef BCHP_BSP_GLB_CONTROL_H__ */

/* End of File */
