
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 372.973 ; gain = 85.656
Command: link_design -top design_1_wrapper -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Header_failed_0_0/design_1_Header_failed_0_0.dcp' for cell 'design_1_i/Header_failed_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_1_0/design_1_address_counter_1_0.dcp' for cell 'design_1_i/address_counter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_accum_0_2/design_1_c_accum_0_2.dcp' for cell 'design_1_i/c_accum_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clock_change_0_0/design_1_clock_change_0_0.dcp' for cell 'design_1_i/clock_change_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clock_change_1_0/design_1_clock_change_1_0.dcp' for cell 'design_1_i/clock_change_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0.dcp' for cell 'design_1_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.dcp' for cell 'design_1_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_3_0/design_1_xlconstant_3_0.dcp' for cell 'design_1_i/xlconstant_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0.dcp' for cell 'design_1_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_0/design_1_xlslice_2_0.dcp' for cell 'design_1_i/xlslice_bit0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/design_1_xlslice_1_0.dcp' for cell 'design_1_i/xlslice_bit1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0.dcp' for cell 'design_1_i/New_cdr/Buffer_help_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_b10_to_2b_0_0/design_1_b10_to_2b_0_0.dcp' for cell 'design_1_i/New_cdr/b10_to_2b_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_os48_1011x20bTo10b_top2_0_0/design_1_os48_1011x20bTo10b_top2_0_0.dcp' for cell 'design_1_i/New_cdr/os48_1011x20bTo10b_top2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_oversample_8x_0_0/design_1_oversample_8x_0_0.dcp' for cell 'design_1_i/New_cdr/oversample_8x_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/New_cdr/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.dcp' for cell 'design_1_i/New_cdr/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_CDR_state_machine_0_0/design_1_CDR_state_machine_0_0.dcp' for cell 'design_1_i/hier_0/CDR_state_machine_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_FIFO_enabler_0_0/design_1_FIFO_enabler_0_0.dcp' for cell 'design_1_i/hier_0/FIFO_enabler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Head_state_0_0/design_1_Head_state_0_0.dcp' for cell 'design_1_i/hier_0/Head_state_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_16_0_0/design_1_address_counter_16_0_0.dcp' for cell 'design_1_i/hier_0/address_counter_16_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.dcp' for cell 'design_1_i/hier_0/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_filled_lock_0_0/design_1_fifo_filled_lock_0_0.dcp' for cell 'design_1_i/hier_0/fifo_filled_lock_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_1/design_1_fifo_generator_0_1.dcp' for cell 'design_1_i/hier_0/fifo_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_1/design_1_serial_pipeline_delay_0_1.dcp' for cell 'design_1_i/hier_0/serial_pipeline_delay_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1.dcp' for cell 'design_1_i/hier_0/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/hier_0/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0.dcp' for cell 'design_1_i/hier_0/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_error_valid_0_0/design_1_error_valid_0_0.dcp' for cell 'design_1_i/hier_0/error_count/error_valid_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_1_0/design_1_serial_pipeline_delay_1_0.dcp' for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_0/design_1_serial_pipeline_delay_0_0.dcp' for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_3_0/design_1_serial_pipeline_delay_3_0.dcp' for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1.dcp' for cell 'design_1_i/hier_0/error_count/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/hier_1/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/hier_1/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/hier_1/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/hier_1/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/hier_1/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/hier_1/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 426 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/util_ds_buf_1/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.edf:292]
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1610.668 ; gain = 645.828
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/hier_1/microblaze_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/hier_1/microblaze_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/hier_1/mdm_1/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/hier_1/mdm_1/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/hier_1/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/hier_1/axi_uartlite_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/hier_1/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/hier_1/axi_uartlite_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/hier_1/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/hier_1/axi_gpio_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/hier_1/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/hier_1/axi_gpio_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/hier_1/axi_timer_0/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/hier_1/axi_timer_0/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_board.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.xdc] for cell 'design_1_i/util_ds_buf_1/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_1/design_1_fifo_generator_0_1.xdc] for cell 'design_1_i/hier_0/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_1/design_1_fifo_generator_0_1.xdc] for cell 'design_1_i/hier_0/fifo_generator_1/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Projects/New folder/640Mhz/project_3/project_3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Projects/New folder/640Mhz/project_3/project_3.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Projects/New folder/640Mhz/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1612.910 ; gain = 1239.938
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.838 . Memory (MB): peak = 1612.910 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
