{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749473302184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749473302184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 20:48:22 2025 " "Processing started: Mon Jun 09 20:48:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749473302184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749473302184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ffulladd_cla -c ffulladd_cla " "Command: quartus_map --read_settings_files=on --write_settings_files=off ffulladd_cla -c ffulladd_cla" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749473302184 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749473302409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_training/mutiply/cla/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_training/mutiply/cla/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "../cla/cla.v" "" { Text "C:/Verilog_training/mutiply/cla/cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749473302451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749473302451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog_training/mutiply/fulladd_cla/fulladd_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog_training/mutiply/fulladd_cla/fulladd_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd_cla " "Found entity 1: fulladd_cla" {  } { { "../fulladd_cla/fulladd_cla.v" "" { Text "C:/Verilog_training/mutiply/fulladd_cla/fulladd_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749473302451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749473302451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffulladd_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file ffulladd_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffulladd_cla " "Found entity 1: ffulladd_cla" {  } { { "ffulladd_cla.v" "" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749473302451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749473302451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ffulladd_cla " "Elaborating entity \"ffulladd_cla\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749473302468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd_cla fulladd_cla:f0 " "Elaborating entity \"fulladd_cla\" for hierarchy \"fulladd_cla:f0\"" {  } { { "ffulladd_cla.v" "f0" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749473302487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla cla:c0 " "Elaborating entity \"cla\" for hierarchy \"cla:c0\"" {  } { { "ffulladd_cla.v" "c0" { Text "C:/Verilog_training/mutiply/ffulladd_cla/ffulladd_cla.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749473302495 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1749473303111 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749473303384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749473303384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749473303423 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749473303423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1749473303423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749473303423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13079 " "Peak virtual memory: 13079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749473303433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 20:48:23 2025 " "Processing ended: Mon Jun 09 20:48:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749473303433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749473303433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749473303433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749473303433 ""}
