<!doctype html><html><head><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><title>Towards Compilation of an Imperative Language for FPGAs</title><link rel=stylesheet href=https://davepearce.github.io/Homepage/css/page.css><link rel=stylesheet href=https://davepearce.github.io/Homepage/css/menu.css><link rel=stylesheet href=https://davepearce.github.io/Homepage/css/style.css></head><body><script>function toggleMenu(){var content=document.getElementById("menu-content");var menu=document.getElementById("menu");if(content.style.display==='block'){content.style.display='none';menu.style.filter='';}else{content.style.display='block';menu.style.filter="brightness(0.8)";}}
function clearMenu(){document.getElementById("menu-content").style.display='none';document.getElementById("menu").style.filter='';}</script><header class=topbar><div class=topbar-title>Dr. David J. Pearce</div><div class=topbar-subtitle>Associate Professor of Computer Science</div><div class=topbar-menu onclick=toggleMenu();><div id=menu onclick=toggleMenu();><div id=menu-icon onclick=toggleMenu();></div><div id=menu-content><a href=https://davepearce.github.io/Homepage/>Home</a>
<a href=https://davepearce.github.io/Homepage/projects/>Projects</a>
<a href=https://davepearce.github.io/Homepage/publications/>Publications</a></div></div></div></header><div class=container><div class=content><h1>Towards Compilation of an Imperative Language for FPGAs</h1><p><strong>Abstract:</strong> Field-Programmable Gate Arrays (FPGAâ€™s) have been around since the early 1980s and have now achieved relatively widespread use. For example, FPGAs are routinely used for high-performance computing, financial applications, seismic modelling, DNA sequence alignment, software defined networking and, occasionally, are even found in smartphones. And yet, despite their success, there still remains something of a gap between programming languages and circuit designs for an FPGA. We consider the compilation of an imperative programming language, Whiley, to VHDL for use on an FPGA. A key challenge lies in splitting an arbitrary function into a series of pipeline stages, as necessary to expose as much task parallelism as possible. To do this, we introduce a language construct which gives the programmer control over how the pipeline is constructed.</p></div></div><script></script></body></html>