==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 321.473 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
ERROR: [HLS 207-812] 'conv2d.h' file not found (kernels/conv2d_kernel.cpp:11:10)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 1.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (kernels/aes_utils.h:11:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (kernels/aes_utils.h:17:9)
ERROR: [HLS 207-3801] unknown type name 'data_t' (kernels/conv2d_kernel.cpp:30:9)
ERROR: [HLS 207-3801] unknown type name 'data_t' (kernels/conv2d_kernel.cpp:31:16)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:32:38)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:33:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:40:15)
ERROR: [HLS 207-1186] expected expression (kernels/conv2d_kernel.cpp:40:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:40:37)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:44:13)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:50:21)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/conv2d_kernel.cpp:50:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:51:21)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/conv2d_kernel.cpp:51:29)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:52:29)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:53:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:59:19)
ERROR: [HLS 207-3776] use of undeclared identifier 'conv2d' (kernels/conv2d_kernel.cpp:63:9)
ERROR: [HLS 207-3801] unknown type name 'data_t' (kernels/conv2d_kernel.cpp:74:2)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (kernels/aes_utils.h:11:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (kernels/aes_utils.h:17:9)
ERROR: [HLS 207-2972] no member named 'floor' in namespace 'std' (kernels/conv2d.h:70:46)
ERROR: [HLS 207-2972] no member named 'numeric_limits' in namespace 'std' (kernels/conv2d.h:72:49)
ERROR: [HLS 207-3789] unexpected type name 'int32_t': expected expression (kernels/conv2d.h:72:64)
ERROR: [HLS 207-2972] no member named 'min' in the global namespace (kernels/conv2d.h:72:74)
ERROR: [HLS 207-2972] no member named 'numeric_limits' in namespace 'std' (kernels/conv2d.h:72:95)
ERROR: [HLS 207-3789] unexpected type name 'int32_t': expected expression (kernels/conv2d.h:72:110)
ERROR: [HLS 207-2972] no member named 'max' in the global namespace (kernels/conv2d.h:72:120)
ERROR: [HLS 207-2972] no member named 'min' in namespace 'std' (kernels/conv2d.h:72:86)
ERROR: [HLS 207-2972] no member named 'max' in namespace 'std' (kernels/conv2d.h:72:40)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
ERROR: [HLS 207-2972] no member named 'floor' in namespace 'std' (kernels/conv2d.h:70:46)
ERROR: [HLS 207-2972] no member named 'numeric_limits' in namespace 'std' (kernels/conv2d.h:72:49)
ERROR: [HLS 207-3789] unexpected type name 'int32_t': expected expression (kernels/conv2d.h:72:64)
ERROR: [HLS 207-2972] no member named 'min' in the global namespace (kernels/conv2d.h:72:74)
ERROR: [HLS 207-2972] no member named 'numeric_limits' in namespace 'std' (kernels/conv2d.h:72:95)
ERROR: [HLS 207-3789] unexpected type name 'int32_t': expected expression (kernels/conv2d.h:72:110)
ERROR: [HLS 207-2972] no member named 'max' in the global namespace (kernels/conv2d.h:72:120)
ERROR: [HLS 207-2972] no member named 'min' in namespace 'std' (kernels/conv2d.h:72:86)
ERROR: [HLS 207-2972] no member named 'max' in namespace 'std' (kernels/conv2d.h:72:40)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
ERROR: [HLS 207-812] 'math' file not found (kernels/conv2d.h:6:10)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.465 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
ERROR: [HLS 207-5521] Variable length array is not supported (kernels/conv2d.h:28:38)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:01; Allocated memory: 1.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
ERROR: [HLS 207-1228] expected unqualified-id (kernels/conv2d_kernel.cpp:59:23)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
ERROR: [HLS 207-1228] expected unqualified-id (kernels/conv2d_kernel.cpp:59:19)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
ERROR: [HLS 207-1228] expected unqualified-id (kernels/conv2d_kernel.cpp:59:13)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
ERROR: [HLS 207-1228] expected unqualified-id (kernels/conv2d_kernel.cpp:59:13)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.26 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.48 seconds; current allocated memory: 375.645 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 6,692 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,909 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,995 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,386 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,067 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,130 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,148 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,158 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:38:10)
INFO: [HLS 214-131] Inlining function 'encrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:72:29)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:56:26)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:43:20)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_weights' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_bias' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_input' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_output' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_5' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_6' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:58:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:59:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:61:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (kernels/conv2d.h:35:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_5' (kernels/conv2d.h:53:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 6 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_6' (kernels/conv2d.h:58:38) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_7' (kernels/conv2d.h:59:42) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (kernels/conv2d.h:61:46) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
ERROR: [HLS 214-219] Vitis kernel mode requires that all s_axilite ports must be bundled into one bundle. The following ports ('rows,cols,return' and 'enc_weights,enc_bias,enc_input,enc_output', in function 'conv2d_kernel') have different bundle names: 'control' and 'control_r'. Consider removing the bundle names on these ports. (kernels/conv2d_kernel.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'fp_struct<float>::to_float() const (.21.31.40.51)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.21.31.40.51)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<6, 3, 5, 28>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, ap_int<32> const (*) [3][5][5], ap_int<32> const*, int, int, float, int)' (kernels/conv2d.h:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight' (kernels/conv2d_kernel.cpp:39:34)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE6weight': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE4bias': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:27:9)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight_0' (kernels/conv2d_kernel.cpp:39:34)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:36:26)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:41:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_54_3'(kernels/conv2d_kernel.cpp:54:26) has been inferred on bundle 'HBM1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:54:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:69:26)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 13.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.398 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'bias' (kernels/conv2d_kernel.cpp:26:38)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:26:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'input' (kernels/conv2d_kernel.cpp:27:38)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:27:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'output' (kernels/conv2d_kernel.cpp:28:38)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:28:38)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.398 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.21 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.47 seconds; current allocated memory: 375.742 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 6,696 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,913 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,999 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,386 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,067 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,130 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,148 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,158 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'encrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:78:29)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:62:26)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:49:20)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_weights' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_bias' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_input' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_output' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_5' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_6' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:58:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:59:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:61:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (kernels/conv2d.h:35:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_5' (kernels/conv2d.h:53:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 6 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_6' (kernels/conv2d.h:58:38) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_7' (kernels/conv2d.h:59:42) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (kernels/conv2d.h:61:46) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'fp_struct<float>::to_float() const (.21.31.40.51)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.21.31.40.51)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<6, 3, 5, 28>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, ap_int<32> const (*) [3][5][5], ap_int<32> const*, int, int, float, int)' (kernels/conv2d.h:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE6weight': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE4bias': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:27:9)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight_0' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:42:26)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:47:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_60_3'(kernels/conv2d_kernel.cpp:60:26) has been inferred on bundle 'HBM1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:60:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:75:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.23 seconds. Elapsed time: 6.5 seconds; current allocated memory: 387.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 387.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 392.004 MB.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'weight' in function 'conv2d_kernel' (kernels/conv2d_kernel.cpp:45:13).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:13:19) to (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:42:1) in function 'generic_floor<float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:51:30) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<6, 3, 5, 28>' (kernels/conv2d.h:7:30)...75 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 420.664 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_42_1' (kernels/conv2d_kernel.cpp:42:26) in function 'conv2d_kernel' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.664 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_input' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'enc_weights', 'enc_bias', 'enc_input', 'enc_output', 'rows', 'cols' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 420.664 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 421.848 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 425.352 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 456.62 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 50.988 MB.
INFO: [HLS 200-1510] Running: export_design -rtl -format ip_catalog -output conv2d_ip 
ERROR: [HLS 200-101] export_design: Option 'rtl' cannot have value '-format'.
ERROR: [HLS 200-101] export_design: Unknown option 'ip_catalog'.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:00; Allocated memory: 0.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.398 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.17 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.46 seconds; current allocated memory: 375.758 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 6,696 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,913 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,999 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,386 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,067 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,130 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,148 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,158 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'encrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:78:29)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:62:26)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:49:20)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_weights' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_bias' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_input' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_output' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_5' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_6' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:58:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:59:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:61:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (kernels/conv2d.h:35:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_5' (kernels/conv2d.h:53:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 6 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_6' (kernels/conv2d.h:58:38) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_7' (kernels/conv2d.h:59:42) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (kernels/conv2d.h:61:46) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'fp_struct<float>::to_float() const (.21.31.40.51)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.21.31.40.51)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<6, 3, 5, 28>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, ap_int<32> const (*) [3][5][5], ap_int<32> const*, int, int, float, int)' (kernels/conv2d.h:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE6weight': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE4bias': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:27:9)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight_0' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:42:26)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:47:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_60_3'(kernels/conv2d_kernel.cpp:60:26) has been inferred on bundle 'HBM1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:60:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:75:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.2 seconds. Elapsed time: 6.57 seconds; current allocated memory: 387.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 387.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 388.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 391.938 MB.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'weight' in function 'conv2d_kernel' (kernels/conv2d_kernel.cpp:45:13).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:13:19) to (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:42:1) in function 'generic_floor<float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:51:30) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<6, 3, 5, 28>' (kernels/conv2d.h:7:30)...75 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 420.605 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_42_1' (kernels/conv2d_kernel.cpp:42:26) in function 'conv2d_kernel' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_input' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'enc_weights', 'enc_bias', 'enc_input', 'enc_output', 'rows', 'cols' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 420.605 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 421.797 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 425.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 456.62 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 51.000 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output conv2d_ip -ipname conv2d_kernel 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file conv2d_ip.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:11; Allocated memory: 4.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -ipname=conv2d_kernel
INFO: [HLS 200-1464] Running solution command: config_export -output=conv2d_ip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.488 MB.
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.21 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.46 seconds; current allocated memory: 375.934 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 6,696 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,913 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,999 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,386 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,067 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,130 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,148 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,158 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'encrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:78:29)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:62:26)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:49:20)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_weights' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_bias' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_input' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_output' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_5' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_6' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:58:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:59:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:61:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (kernels/conv2d.h:35:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_5' (kernels/conv2d.h:53:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 6 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_6' (kernels/conv2d.h:58:38) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_7' (kernels/conv2d.h:59:42) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (kernels/conv2d.h:61:46) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'fp_struct<float>::to_float() const (.21.31.40.51)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.21.31.40.51)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<6, 3, 5, 28>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, ap_int<32> const (*) [3][5][5], ap_int<32> const*, int, int, float, int)' (kernels/conv2d.h:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE6weight': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE4bias': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:27:9)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight_0' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:42:26)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:47:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_60_3'(kernels/conv2d_kernel.cpp:60:26) has been inferred on bundle 'HBM1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:60:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:75:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.49 seconds; current allocated memory: 387.262 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 387.262 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.168 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 392.121 MB.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'weight' in function 'conv2d_kernel' (kernels/conv2d_kernel.cpp:45:13).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:13:19) to (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:42:1) in function 'generic_floor<float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:51:30) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<6, 3, 5, 28>' (kernels/conv2d.h:7:30)...75 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 420.848 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_42_1' (kernels/conv2d_kernel.cpp:42:26) in function 'conv2d_kernel' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d_kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_input' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'enc_weights', 'enc_bias', 'enc_input', 'enc_output', 'rows', 'cols' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 420.848 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 422.035 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 425.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 456.62 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 51.547 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output conv2d_ip -ipname conv2d_kernel 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file conv2d_ip.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:09; Allocated memory: 4.383 MB.
