{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600386043731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600386043739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 19:40:43 2020 " "Processing started: Thu Sep 17 19:40:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600386043739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386043739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOSProcessor -c NIOSProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOSProcessor -c NIOSProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386043740 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1600386044492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/niosprocessorlab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file niosprocessorlab/synthesis/niosprocessorlab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NIOSProcessorLab-rtl " "Found design unit 1: NIOSProcessorLab-rtl" {  } { { "NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056340 ""} { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab " "Found entity 1: NIOSProcessorLab" {  } { { "NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_irq_mapper " "Found entity 1: NIOSProcessorLab_irq_mapper" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_irq_mapper.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0 " "Found entity 1: NIOSProcessorLab_mm_interconnect_0" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_rsp_mux_001 " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_rsp_mux_001" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056360 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_rsp_mux " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_rsp_mux" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_rsp_demux_001" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_rsp_demux " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_rsp_demux" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_cmd_mux_001 " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_cmd_mux_001" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_cmd_mux " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_cmd_mux" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_cmd_demux_001 " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_cmd_demux_001" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_cmd_demux " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_cmd_demux" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056379 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSProcessorLab_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600386056385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSProcessorLab_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600386056385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_router_003_default_decode " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_router_003_default_decode" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056386 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSProcessorLab_mm_interconnect_0_router_003 " "Found entity 2: NIOSProcessorLab_mm_interconnect_0_router_003" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSProcessorLab_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600386056388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSProcessorLab_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600386056388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_router_002_default_decode" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056389 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSProcessorLab_mm_interconnect_0_router_002 " "Found entity 2: NIOSProcessorLab_mm_interconnect_0_router_002" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSProcessorLab_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600386056390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSProcessorLab_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600386056391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_router_001_default_decode " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_router_001_default_decode" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056391 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSProcessorLab_mm_interconnect_0_router_001 " "Found entity 2: NIOSProcessorLab_mm_interconnect_0_router_001" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSProcessorLab_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600386056393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSProcessorLab_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOSProcessorLab_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600386056393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_mm_interconnect_0_router_default_decode " "Found entity 1: NIOSProcessorLab_mm_interconnect_0_router_default_decode" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056393 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSProcessorLab_mm_interconnect_0_router " "Found entity 2: NIOSProcessorLab_mm_interconnect_0_router" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_onchip_memory2_0 " "Found entity 1: NIOSProcessorLab_onchip_memory2_0" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386056411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386056411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_nios2_qsys_0_ic_data_module " "Found entity 1: NIOSProcessorLab_nios2_qsys_0_ic_data_module" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSProcessorLab_nios2_qsys_0_ic_tag_module " "Found entity 2: NIOSProcessorLab_nios2_qsys_0_ic_tag_module" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSProcessorLab_nios2_qsys_0_bht_module " "Found entity 3: NIOSProcessorLab_nios2_qsys_0_bht_module" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSProcessorLab_nios2_qsys_0_register_bank_a_module " "Found entity 4: NIOSProcessorLab_nios2_qsys_0_register_bank_a_module" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSProcessorLab_nios2_qsys_0_register_bank_b_module " "Found entity 5: NIOSProcessorLab_nios2_qsys_0_register_bank_b_module" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "6 NIOSProcessorLab_nios2_qsys_0_dc_tag_module " "Found entity 6: NIOSProcessorLab_nios2_qsys_0_dc_tag_module" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "7 NIOSProcessorLab_nios2_qsys_0_dc_data_module " "Found entity 7: NIOSProcessorLab_nios2_qsys_0_dc_data_module" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "8 NIOSProcessorLab_nios2_qsys_0_dc_victim_module " "Found entity 8: NIOSProcessorLab_nios2_qsys_0_dc_victim_module" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "9 NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug " "Found entity 9: NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "10 NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "11 NIOSProcessorLab_nios2_qsys_0_nios2_ocimem " "Found entity 11: NIOSProcessorLab_nios2_qsys_0_nios2_ocimem" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "12 NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "13 NIOSProcessorLab_nios2_qsys_0_nios2_oci_break " "Found entity 13: NIOSProcessorLab_nios2_qsys_0_nios2_oci_break" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "14 NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 1323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "15 NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 1583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "16 NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "17 NIOSProcessorLab_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: NIOSProcessorLab_nios2_qsys_0_nios2_oci_td_mode" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "18 NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "19 NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 19: NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "20 NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 20: NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "21 NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 21: NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "22 NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "23 NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib " "Found entity 23: NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "24 NIOSProcessorLab_nios2_qsys_0_nios2_oci_im " "Found entity 24: NIOSProcessorLab_nios2_qsys_0_nios2_oci_im" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3043 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "25 NIOSProcessorLab_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: NIOSProcessorLab_nios2_qsys_0_nios2_performance_monitors" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "26 NIOSProcessorLab_nios2_qsys_0_nios2_oci " "Found entity 26: NIOSProcessorLab_nios2_qsys_0_nios2_oci" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""} { "Info" "ISGN_ENTITY_NAME" "27 NIOSProcessorLab_nios2_qsys_0 " "Found entity 27: NIOSProcessorLab_nios2_qsys_0" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_nios2_qsys_0_mult_cell " "Found entity 1: NIOSProcessorLab_nios2_qsys_0_mult_cell" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_mult_cell.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_nios2_qsys_0_oci_test_bench " "Found entity 1: NIOSProcessorLab_nios2_qsys_0_oci_test_bench" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_nios2_qsys_0_test_bench " "Found entity 1: NIOSProcessorLab_nios2_qsys_0_test_bench" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_test_bench.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosprocessorlab/synthesis/submodules/niosprocessorlab_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosprocessorlab/synthesis/submodules/niosprocessorlab_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSProcessorLab_jtag_uart_0_sim_scfifo_w " "Found entity 1: NIOSProcessorLab_jtag_uart_0_sim_scfifo_w" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057179 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSProcessorLab_jtag_uart_0_scfifo_w " "Found entity 2: NIOSProcessorLab_jtag_uart_0_scfifo_w" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057179 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSProcessorLab_jtag_uart_0_sim_scfifo_r " "Found entity 3: NIOSProcessorLab_jtag_uart_0_sim_scfifo_r" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057179 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSProcessorLab_jtag_uart_0_scfifo_r " "Found entity 4: NIOSProcessorLab_jtag_uart_0_scfifo_r" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057179 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSProcessorLab_jtag_uart_0 " "Found entity 5: NIOSProcessorLab_jtag_uart_0" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057179 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSProcessorLab_nios2_qsys_0.v(2122) " "Verilog HDL or VHDL warning at NIOSProcessorLab_nios2_qsys_0.v(2122): conditional expression evaluates to a constant" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1600386057203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSProcessorLab_nios2_qsys_0.v(2124) " "Verilog HDL or VHDL warning at NIOSProcessorLab_nios2_qsys_0.v(2124): conditional expression evaluates to a constant" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2124 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1600386057203 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSProcessorLab_nios2_qsys_0.v(2280) " "Verilog HDL or VHDL warning at NIOSProcessorLab_nios2_qsys_0.v(2280): conditional expression evaluates to a constant" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2280 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1600386057204 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSProcessorLab_nios2_qsys_0.v(3104) " "Verilog HDL or VHDL warning at NIOSProcessorLab_nios2_qsys_0.v(3104): conditional expression evaluates to a constant" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1600386057208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOSProcessorLab " "Elaborating entity \"NIOSProcessorLab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600386057325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_jtag_uart_0 NIOSProcessorLab_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"NIOSProcessorLab_jtag_uart_0\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\"" {  } { { "NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" "jtag_uart_0" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386057372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_jtag_uart_0_scfifo_w NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w " "Elaborating entity \"NIOSProcessorLab_jtag_uart_0_scfifo_w\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "the_NIOSProcessorLab_jtag_uart_0_scfifo_w" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386057402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "wfifo" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386057643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386057652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386057652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386057652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386057652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386057652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386057652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386057652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386057652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386057652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386057652 ""}  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600386057652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386057702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386057734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386057768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386057833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386057903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386057989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386057989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_w:the_NIOSProcessorLab_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386057991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_jtag_uart_0_scfifo_r NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r " "Elaborating entity \"NIOSProcessorLab_jtag_uart_0_scfifo_r\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|NIOSProcessorLab_jtag_uart_0_scfifo_r:the_NIOSProcessorLab_jtag_uart_0_scfifo_r\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "the_NIOSProcessorLab_jtag_uart_0_scfifo_r" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386058018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386058323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386058355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386058355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386058355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386058355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386058355 ""}  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600386058355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386058412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386058429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386058451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"NIOSProcessorLab_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:NIOSProcessorLab_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386058467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\"" {  } { { "NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" "nios2_qsys_0" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386058506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_test_bench NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_test_bench:the_NIOSProcessorLab_nios2_qsys_0_test_bench " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_test_bench\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_test_bench:the_NIOSProcessorLab_nios2_qsys_0_test_bench\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_test_bench" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 6101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386058976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_ic_data_module NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_ic_data_module\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "NIOSProcessorLab_nios2_qsys_0_ic_data" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 7126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_altsyncram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386059163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386059163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_data_module:NIOSProcessorLab_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_ic_tag_module NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_ic_tag_module\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "NIOSProcessorLab_nios2_qsys_0_ic_tag" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 7192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_altsyncram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40p1 " "Found entity 1: altsyncram_40p1" {  } { { "db/altsyncram_40p1.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_40p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386059329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386059329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40p1 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_40p1:auto_generated " "Elaborating entity \"altsyncram_40p1\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_ic_tag_module:NIOSProcessorLab_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_40p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_bht_module NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_bht_module\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "NIOSProcessorLab_nios2_qsys_0_bht" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 7396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_altsyncram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ko1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ko1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ko1 " "Found entity 1: altsyncram_3ko1" {  } { { "db/altsyncram_3ko1.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_3ko1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386059492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386059492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ko1 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_3ko1:auto_generated " "Elaborating entity \"altsyncram_3ko1\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_bht_module:NIOSProcessorLab_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_3ko1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_register_bank_a_module NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_register_bank_a_module\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "NIOSProcessorLab_nios2_qsys_0_register_bank_a" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 7571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_altsyncram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_32o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_32o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_32o1 " "Found entity 1: altsyncram_32o1" {  } { { "db/altsyncram_32o1.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_32o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386059649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386059649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_32o1 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_32o1:auto_generated " "Elaborating entity \"altsyncram_32o1\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_a_module:NIOSProcessorLab_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_32o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_register_bank_b_module NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_register_bank_b_module\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "NIOSProcessorLab_nios2_qsys_0_register_bank_b" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 7592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_altsyncram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_42o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_42o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_42o1 " "Found entity 1: altsyncram_42o1" {  } { { "db/altsyncram_42o1.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_42o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386059872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386059872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_42o1 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_42o1:auto_generated " "Elaborating entity \"altsyncram_42o1\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_register_bank_b_module:NIOSProcessorLab_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_42o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_dc_tag_module NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_dc_tag_module\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "NIOSProcessorLab_nios2_qsys_0_dc_tag" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 7911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386059976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_altsyncram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p5o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p5o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p5o1 " "Found entity 1: altsyncram_p5o1" {  } { { "db/altsyncram_p5o1.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_p5o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386060094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386060094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p5o1 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_p5o1:auto_generated " "Elaborating entity \"altsyncram_p5o1\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_tag_module:NIOSProcessorLab_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_p5o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_dc_data_module NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_dc_data_module\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "NIOSProcessorLab_nios2_qsys_0_dc_data" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 7968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_altsyncram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40j1 " "Found entity 1: altsyncram_40j1" {  } { { "db/altsyncram_40j1.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_40j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386060295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386060295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40j1 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated " "Elaborating entity \"altsyncram_40j1\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_data_module:NIOSProcessorLab_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_40j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_dc_victim_module NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_dc_victim_module\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "NIOSProcessorLab_nios2_qsys_0_dc_victim" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 8098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_altsyncram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386060463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386060463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_dc_victim_module:NIOSProcessorLab_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_mult_cell NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_mult_cell\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_mult_cell" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 9779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altera_mult_add_ujt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386060615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386060615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altera_mult_add_ujt2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386060987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altera_mult_add_0kt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386061357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386061357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_mult_cell:the_NIOSProcessorLab_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altera_mult_add_0kt2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 10068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_ocimem NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_ocimem\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem\|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem\|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386061999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem\|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem\|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_altsyncram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dcg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dcg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dcg1 " "Found entity 1: altsyncram_dcg1" {  } { { "db/altsyncram_dcg1.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_dcg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386062099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386062099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dcg1 NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem\|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dcg1:auto_generated " "Elaborating entity \"altsyncram_dcg1\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_ocimem:the_NIOSProcessorLab_nios2_qsys_0_nios2_ocimem\|NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram_module:NIOSProcessorLab_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dcg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg:the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_avalon_reg" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_break NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_break:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_break\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_break:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_break" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_td_mode NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_td_mode:NIOSProcessorLab_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_dtrace\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_td_mode:NIOSProcessorLab_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386062968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_oci_test_bench NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo\|NIOSProcessorLab_nios2_qsys_0_oci_test_bench:the_NIOSProcessorLab_nios2_qsys_0_oci_test_bench " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_oci_test_bench\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_fifo\|NIOSProcessorLab_nios2_qsys_0_oci_test_bench:the_NIOSProcessorLab_nios2_qsys_0_oci_test_bench\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_oci_test_bench" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063037 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "NIOSProcessorLab_nios2_qsys_0_oci_test_bench " "Entity \"NIOSProcessorLab_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_oci_test_bench" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 2626 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1600386063038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_pib" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_nios2_oci_im NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_im:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_nios2_oci_im\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_nios2_oci_im:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_im\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_im" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v" "NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci\|NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper:the_NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:NIOSProcessorLab_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_onchip_memory2_0 NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"NIOSProcessorLab_onchip_memory2_0\" for hierarchy \"NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0\"" {  } { { "NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" "onchip_memory2_0" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v" "the_altsyncram" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NIOSProcessorLab_onchip_memory2_0.hex " "Parameter \"init_file\" = \"NIOSProcessorLab_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600386063785 ""}  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600386063785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o7k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o7k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o7k1 " "Found entity 1: altsyncram_o7k1" {  } { { "db/altsyncram_o7k1.tdf" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/altsyncram_o7k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386063851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386063851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o7k1 NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_o7k1:auto_generated " "Elaborating entity \"altsyncram_o7k1\" for hierarchy \"NIOSProcessorLab_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_o7k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0 NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\"" {  } { { "NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" "mm_interconnect_0" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386063953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_router NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router:router " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_router\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router:router\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "router" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_router_default_decode NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router:router\|NIOSProcessorLab_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router:router\|NIOSProcessorLab_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_router_001 NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_router_001\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_001:router_001\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "router_001" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_router_001_default_decode NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_001:router_001\|NIOSProcessorLab_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_router_001_default_decode\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_001:router_001\|NIOSProcessorLab_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_router_002 NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_router_002\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_002:router_002\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "router_002" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_router_002_default_decode NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_002:router_002\|NIOSProcessorLab_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_002:router_002\|NIOSProcessorLab_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_router_003 NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_router_003\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_003:router_003\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "router_003" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_router_003_default_decode NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_003:router_003\|NIOSProcessorLab_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_router_003_default_decode\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_router_003:router_003\|NIOSProcessorLab_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "nios2_qsys_0_data_master_limiter" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_cmd_demux NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "cmd_demux" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_cmd_demux_001 NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_cmd_demux_001\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_cmd_mux NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "cmd_mux" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_cmd_mux_001 NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_cmd_mux_001\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_rsp_demux NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "rsp_demux" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_rsp_demux_001 NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_rsp_mux NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "rsp_mux" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_rsp_mux_001 NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_rsp_mux_001\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOSProcessorLab_mm_interconnect_0:mm_interconnect_0\|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSProcessorLab_irq_mapper NIOSProcessorLab_irq_mapper:irq_mapper " "Elaborating entity \"NIOSProcessorLab_irq_mapper\" for hierarchy \"NIOSProcessorLab_irq_mapper:irq_mapper\"" {  } { { "NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" "irq_mapper" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" "rst_controller" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/NIOSProcessorLab.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "NIOSProcessorLab/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386064867 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" "the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.v" 3558 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1600386065695 "|NIOSProcessorLab|NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0|NIOSProcessorLab_nios2_qsys_0_nios2_oci:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci|NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace:the_NIOSProcessorLab_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1600386066489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.17.19:41:11 Progress: Loading sld0ad134cf/alt_sld_fab_wrapper_hw.tcl " "2020.09.17.19:41:11 Progress: Loading sld0ad134cf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386071479 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386074901 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386075160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386079122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386079268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386079428 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386079601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386079607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386079607 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1600386080340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0ad134cf/alt_sld_fab.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386080582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386080582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386080693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386080693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386080705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386080705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386080789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386080789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386080915 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386080915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386080915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/db/ip/sld0ad134cf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600386081008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386081008 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1600386085245 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1600386085245 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1600386085288 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1600386085288 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1600386085288 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1600386085289 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1600386085289 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1600386085300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386087443 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600386089202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386089461 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/output_files/NIOSProcessor.map.smsg " "Generated suppressed messages file D:/GitHub Repositories/My Repositories/NIOS-2-Processor/output_files/NIOSProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386090026 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600386092425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600386092425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3263 " "Implemented 3263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600386092847 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600386092847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2998 " "Implemented 2998 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600386092847 ""} { "Info" "ICUT_CUT_TM_RAMS" "257 " "Implemented 257 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1600386092847 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1600386092847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600386092847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5179 " "Peak virtual memory: 5179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600386092937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 19:41:32 2020 " "Processing ended: Thu Sep 17 19:41:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600386092937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600386092937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600386092937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600386092937 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1600386094427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600386094435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 19:41:33 2020 " "Processing started: Thu Sep 17 19:41:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600386094435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1600386094435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NIOSProcessor -c NIOSProcessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NIOSProcessor -c NIOSProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1600386094435 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1600386094609 ""}
{ "Info" "0" "" "Project  = NIOSProcessor" {  } {  } 0 0 "Project  = NIOSProcessor" 0 0 "Fitter" 0 0 1600386094610 ""}
{ "Info" "0" "" "Revision = NIOSProcessor" {  } {  } 0 0 "Revision = NIOSProcessor" 0 0 "Fitter" 0 0 1600386094611 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1600386094861 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOSProcessor 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"NIOSProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1600386094914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600386094982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1600386094982 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1600386095529 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1600386095554 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1600386095819 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1600386095929 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1600386096207 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1600386108400 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 2030 global CLKCTRL_G8 " "clk_clk~inputCLKENA0 with 2030 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1600386108578 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1600386108578 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600386108579 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1600386108619 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600386108626 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1600386108640 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1600386108654 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600386109710 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1600386109710 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOSProcessorLab/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOSProcessorLab/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600386109772 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.sdc " "Reading SDC File: 'NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1600386109778 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|hbreak_enabled clk_clk " "Register NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600386109818 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1600386109818 "|NIOSProcessorLab|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1600386109899 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1600386109900 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1600386109913 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600386109913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600386109913 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1600386109913 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1600386109913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1600386109996 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1600386110003 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1600386110177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1600386110185 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1600386110185 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1600386110185 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1600386110185 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600386110367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1600386120892 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1600386121553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:32 " "Fitter placement preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600386152991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1600386174587 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1600386179713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600386179713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1600386181478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1600386193792 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1600386193792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1600386205904 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1600386205904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600386205913 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.53 " "Total time spent on timing analysis during the Fitter is 2.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1600386210273 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600386210353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600386214437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1600386214439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1600386218221 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1600386224136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repositories/My Repositories/NIOS-2-Processor/output_files/NIOSProcessor.fit.smsg " "Generated suppressed messages file D:/GitHub Repositories/My Repositories/NIOS-2-Processor/output_files/NIOSProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1600386224815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6393 " "Peak virtual memory: 6393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600386226361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 19:43:46 2020 " "Processing ended: Thu Sep 17 19:43:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600386226361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600386226361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:36 " "Total CPU time (on all processors): 00:03:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600386226361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600386226361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1600386227669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600386227676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 19:43:47 2020 " "Processing started: Thu Sep 17 19:43:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600386227676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1600386227676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NIOSProcessor -c NIOSProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NIOSProcessor -c NIOSProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1600386227676 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1600386235660 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1600386235661 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1600386236088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5046 " "Peak virtual memory: 5046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600386236241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 19:43:56 2020 " "Processing ended: Thu Sep 17 19:43:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600386236241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600386236241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600386236241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1600386236241 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1600386236972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1600386237725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600386237733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 19:43:57 2020 " "Processing started: Thu Sep 17 19:43:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600386237733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386237733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NIOSProcessor -c NIOSProcessor " "Command: quartus_sta NIOSProcessor -c NIOSProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386237733 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1600386237902 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386238871 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386238927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386238927 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1600386239743 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386239743 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOSProcessorLab/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'NIOSProcessorLab/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386239805 ""}
{ "Info" "ISTA_SDC_FOUND" "NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.sdc " "Reading SDC File: 'NIOSProcessorLab/synthesis/submodules/NIOSProcessorLab_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386239816 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|hbreak_enabled clk_clk " "Register NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600386239858 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386239858 "|NIOSProcessorLab|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386239894 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386240085 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1600386240093 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1600386240110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.473 " "Worst-case setup slack is 11.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.473               0.000 altera_reserved_tck  " "   11.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386240163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 altera_reserved_tck  " "    0.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386240182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.877 " "Worst-case recovery slack is 14.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.877               0.000 altera_reserved_tck  " "   14.877               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386240198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.921 " "Worst-case removal slack is 0.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 altera_reserved_tck  " "    0.921               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386240216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.772 " "Worst-case minimum pulse width slack is 15.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.772               0.000 altera_reserved_tck  " "   15.772               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386240228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386240228 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386240258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386240258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386240258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386240258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386240258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.275 ns " "Worst Case Available Settling Time: 62.275 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386240258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386240258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386240258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386240258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386240258 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386240258 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386240258 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1600386240270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386240323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386245225 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|hbreak_enabled clk_clk " "Register NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600386245460 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386245460 "|NIOSProcessorLab|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386245642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.548 " "Worst-case setup slack is 11.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.548               0.000 altera_reserved_tck  " "   11.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386245690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 altera_reserved_tck  " "    0.116               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386245706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.978 " "Worst-case recovery slack is 14.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.978               0.000 altera_reserved_tck  " "   14.978               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386245718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.849 " "Worst-case removal slack is 0.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849               0.000 altera_reserved_tck  " "    0.849               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386245729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.777 " "Worst-case minimum pulse width slack is 15.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.777               0.000 altera_reserved_tck  " "   15.777               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386245736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386245736 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386245759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386245759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386245759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386245759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386245759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.364 ns " "Worst Case Available Settling Time: 62.364 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386245759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386245759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386245759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386245759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386245759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386245759 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386245759 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1600386245769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386245977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386250704 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|hbreak_enabled clk_clk " "Register NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600386250934 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386250934 "|NIOSProcessorLab|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.708 " "Worst-case setup slack is 13.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.708               0.000 altera_reserved_tck  " "   13.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.035 " "Worst-case hold slack is 0.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 altera_reserved_tck  " "    0.035               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.835 " "Worst-case recovery slack is 15.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.835               0.000 altera_reserved_tck  " "   15.835               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.450 " "Worst-case removal slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 altera_reserved_tck  " "    0.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.759 " "Worst-case minimum pulse width slack is 15.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.759               0.000 altera_reserved_tck  " "   15.759               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251174 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.655 ns " "Worst Case Available Settling Time: 63.655 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251196 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251196 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1600386251207 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|hbreak_enabled clk_clk " "Register NIOSProcessorLab_nios2_qsys_0:nios2_qsys_0\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1600386251495 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251495 "|NIOSProcessorLab|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.028 " "Worst-case setup slack is 14.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.028               0.000 altera_reserved_tck  " "   14.028               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.025 " "Worst-case hold slack is 0.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 altera_reserved_tck  " "    0.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.944 " "Worst-case recovery slack is 15.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.944               0.000 altera_reserved_tck  " "   15.944               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.390 " "Worst-case removal slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 altera_reserved_tck  " "    0.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.780 " "Worst-case minimum pulse width slack is 15.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.780               0.000 altera_reserved_tck  " "   15.780               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1600386251739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251739 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.859 ns " "Worst Case Available Settling Time: 63.859 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251764 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1600386251764 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386251764 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386253121 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386253122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5378 " "Peak virtual memory: 5378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600386253259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 19:44:13 2020 " "Processing ended: Thu Sep 17 19:44:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600386253259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600386253259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600386253259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386253259 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1600386254085 ""}
