// Seed: 1271528023
module module_0 ();
  wire id_1, id_2;
  assign module_2.id_0 = 0;
  assign module_1.id_3 = 0;
  assign id_2 = id_2;
  static logic id_3;
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    input tri id_3,
    input supply1 id_4,
    output uwire id_5,
    output wand id_6,
    input tri0 id_7
);
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_5 = 32'd18
) (
    input tri1 id_0,
    output wand id_1,
    input tri0 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 _id_5
);
  assign id_3 = id_5;
  logic [id_5 : 1] id_7;
  ;
  assign id_3 = id_0;
  assign id_4 = 1;
  module_0 modCall_1 ();
  assign id_3 = 1;
endmodule
