Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue May 14 18:36:15 2019
| Host         : ESL11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: U1/counter_reg[0]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[10]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[11]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[12]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[13]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[14]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[15]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[16]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[17]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[18]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[19]/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U1/counter_reg[1]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[20]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[21]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[22]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[23]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[24]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[25]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[26]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[27]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[28]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[29]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[2]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[30]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[31]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[3]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[4]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[5]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[6]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[7]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[8]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: U1/counter_reg[9]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: U12/clock_out_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.520        0.000                      0                  152        0.102        0.000                      0                  152        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.520        0.000                      0                  152        0.102        0.000                      0                  152        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 U1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.331ns (45.656%)  route 2.775ns (54.344%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.241    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.341     4.582 r  U1/counter_reg[6]/Q
                         net (fo=3, routed)           0.699     5.281    U1/counter_reg[6]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.780 r  U1/counter0_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.780    U1/counter0_inferred__0_carry_i_6_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.872 r  U1/counter0_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.872    U1/counter0_inferred__0_carry_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.964 r  U1/counter0_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.964    U1/counter0_inferred__0_carry__0_i_7_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.056 r  U1/counter0_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.056    U1/counter0_inferred__0_carry__0_i_6_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.148 r  U1/counter0_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.148    U1/counter0_inferred__0_carry__0_i_5_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.240 r  U1/counter0_inferred__0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.240    U1/counter0_inferred__0_carry__1_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.397 f  U1/counter0_inferred__0_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.693     7.089    U1/p_0_in[29]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.209     7.298 r  U1/counter0_inferred__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.298    U1/counter0_inferred__0_carry__1_i_2_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     7.726 r  U1/counter0_inferred__0_carry__1/CO[2]
                         net (fo=1, routed)           0.275     8.002    U15/CO[0]
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.237     8.239 r  U15/counter[0]_i_1/O
                         net (fo=32, routed)          1.107     9.346    U1/counter
    SLICE_X0Y78          FDRE                                         r  U1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.208    13.986    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  U1/counter_reg[0]/C
                         clock pessimism              0.230    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.314    13.866    U1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 U1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.331ns (45.656%)  route 2.775ns (54.344%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.241    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.341     4.582 r  U1/counter_reg[6]/Q
                         net (fo=3, routed)           0.699     5.281    U1/counter_reg[6]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.780 r  U1/counter0_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.780    U1/counter0_inferred__0_carry_i_6_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.872 r  U1/counter0_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.872    U1/counter0_inferred__0_carry_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.964 r  U1/counter0_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.964    U1/counter0_inferred__0_carry__0_i_7_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.056 r  U1/counter0_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.056    U1/counter0_inferred__0_carry__0_i_6_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.148 r  U1/counter0_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.148    U1/counter0_inferred__0_carry__0_i_5_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.240 r  U1/counter0_inferred__0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.240    U1/counter0_inferred__0_carry__1_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.397 f  U1/counter0_inferred__0_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.693     7.089    U1/p_0_in[29]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.209     7.298 r  U1/counter0_inferred__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.298    U1/counter0_inferred__0_carry__1_i_2_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     7.726 r  U1/counter0_inferred__0_carry__1/CO[2]
                         net (fo=1, routed)           0.275     8.002    U15/CO[0]
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.237     8.239 r  U15/counter[0]_i_1/O
                         net (fo=32, routed)          1.107     9.346    U1/counter
    SLICE_X0Y78          FDRE                                         r  U1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.208    13.986    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  U1/counter_reg[1]/C
                         clock pessimism              0.230    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.314    13.866    U1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 U1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.331ns (45.656%)  route 2.775ns (54.344%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.241    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.341     4.582 r  U1/counter_reg[6]/Q
                         net (fo=3, routed)           0.699     5.281    U1/counter_reg[6]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.780 r  U1/counter0_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.780    U1/counter0_inferred__0_carry_i_6_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.872 r  U1/counter0_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.872    U1/counter0_inferred__0_carry_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.964 r  U1/counter0_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.964    U1/counter0_inferred__0_carry__0_i_7_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.056 r  U1/counter0_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.056    U1/counter0_inferred__0_carry__0_i_6_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.148 r  U1/counter0_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.148    U1/counter0_inferred__0_carry__0_i_5_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.240 r  U1/counter0_inferred__0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.240    U1/counter0_inferred__0_carry__1_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.397 f  U1/counter0_inferred__0_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.693     7.089    U1/p_0_in[29]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.209     7.298 r  U1/counter0_inferred__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.298    U1/counter0_inferred__0_carry__1_i_2_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     7.726 r  U1/counter0_inferred__0_carry__1/CO[2]
                         net (fo=1, routed)           0.275     8.002    U15/CO[0]
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.237     8.239 r  U15/counter[0]_i_1/O
                         net (fo=32, routed)          1.107     9.346    U1/counter
    SLICE_X0Y78          FDRE                                         r  U1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.208    13.986    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  U1/counter_reg[2]/C
                         clock pessimism              0.230    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.314    13.866    U1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 U1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.331ns (45.656%)  route 2.775ns (54.344%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.241    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.341     4.582 r  U1/counter_reg[6]/Q
                         net (fo=3, routed)           0.699     5.281    U1/counter_reg[6]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.780 r  U1/counter0_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.780    U1/counter0_inferred__0_carry_i_6_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.872 r  U1/counter0_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.872    U1/counter0_inferred__0_carry_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.964 r  U1/counter0_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.964    U1/counter0_inferred__0_carry__0_i_7_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.056 r  U1/counter0_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.056    U1/counter0_inferred__0_carry__0_i_6_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.148 r  U1/counter0_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.148    U1/counter0_inferred__0_carry__0_i_5_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.240 r  U1/counter0_inferred__0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.240    U1/counter0_inferred__0_carry__1_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.397 f  U1/counter0_inferred__0_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.693     7.089    U1/p_0_in[29]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.209     7.298 r  U1/counter0_inferred__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.298    U1/counter0_inferred__0_carry__1_i_2_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     7.726 r  U1/counter0_inferred__0_carry__1/CO[2]
                         net (fo=1, routed)           0.275     8.002    U15/CO[0]
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.237     8.239 r  U15/counter[0]_i_1/O
                         net (fo=32, routed)          1.107     9.346    U1/counter
    SLICE_X0Y78          FDRE                                         r  U1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.208    13.986    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  U1/counter_reg[3]/C
                         clock pessimism              0.230    14.216    
                         clock uncertainty           -0.035    14.180    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.314    13.866    U1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 U1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.331ns (47.111%)  route 2.617ns (52.889%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.241    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.341     4.582 r  U1/counter_reg[6]/Q
                         net (fo=3, routed)           0.699     5.281    U1/counter_reg[6]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.780 r  U1/counter0_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.780    U1/counter0_inferred__0_carry_i_6_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.872 r  U1/counter0_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.872    U1/counter0_inferred__0_carry_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.964 r  U1/counter0_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.964    U1/counter0_inferred__0_carry__0_i_7_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.056 r  U1/counter0_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.056    U1/counter0_inferred__0_carry__0_i_6_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.148 r  U1/counter0_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.148    U1/counter0_inferred__0_carry__0_i_5_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.240 r  U1/counter0_inferred__0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.240    U1/counter0_inferred__0_carry__1_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.397 f  U1/counter0_inferred__0_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.693     7.089    U1/p_0_in[29]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.209     7.298 r  U1/counter0_inferred__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.298    U1/counter0_inferred__0_carry__1_i_2_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     7.726 r  U1/counter0_inferred__0_carry__1/CO[2]
                         net (fo=1, routed)           0.275     8.002    U15/CO[0]
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.237     8.239 r  U15/counter[0]_i_1/O
                         net (fo=32, routed)          0.950     9.188    U1/counter
    SLICE_X0Y84          FDRE                                         r  U1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.214    13.992    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  U1/counter_reg[24]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.314    13.872    U1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 U1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.331ns (47.111%)  route 2.617ns (52.889%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.241    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.341     4.582 r  U1/counter_reg[6]/Q
                         net (fo=3, routed)           0.699     5.281    U1/counter_reg[6]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.780 r  U1/counter0_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.780    U1/counter0_inferred__0_carry_i_6_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.872 r  U1/counter0_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.872    U1/counter0_inferred__0_carry_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.964 r  U1/counter0_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.964    U1/counter0_inferred__0_carry__0_i_7_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.056 r  U1/counter0_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.056    U1/counter0_inferred__0_carry__0_i_6_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.148 r  U1/counter0_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.148    U1/counter0_inferred__0_carry__0_i_5_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.240 r  U1/counter0_inferred__0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.240    U1/counter0_inferred__0_carry__1_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.397 f  U1/counter0_inferred__0_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.693     7.089    U1/p_0_in[29]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.209     7.298 r  U1/counter0_inferred__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.298    U1/counter0_inferred__0_carry__1_i_2_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     7.726 r  U1/counter0_inferred__0_carry__1/CO[2]
                         net (fo=1, routed)           0.275     8.002    U15/CO[0]
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.237     8.239 r  U15/counter[0]_i_1/O
                         net (fo=32, routed)          0.950     9.188    U1/counter
    SLICE_X0Y84          FDRE                                         r  U1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.214    13.992    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  U1/counter_reg[25]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.314    13.872    U1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 U1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.331ns (47.111%)  route 2.617ns (52.889%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.241    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.341     4.582 r  U1/counter_reg[6]/Q
                         net (fo=3, routed)           0.699     5.281    U1/counter_reg[6]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.780 r  U1/counter0_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.780    U1/counter0_inferred__0_carry_i_6_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.872 r  U1/counter0_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.872    U1/counter0_inferred__0_carry_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.964 r  U1/counter0_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.964    U1/counter0_inferred__0_carry__0_i_7_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.056 r  U1/counter0_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.056    U1/counter0_inferred__0_carry__0_i_6_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.148 r  U1/counter0_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.148    U1/counter0_inferred__0_carry__0_i_5_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.240 r  U1/counter0_inferred__0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.240    U1/counter0_inferred__0_carry__1_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.397 f  U1/counter0_inferred__0_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.693     7.089    U1/p_0_in[29]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.209     7.298 r  U1/counter0_inferred__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.298    U1/counter0_inferred__0_carry__1_i_2_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     7.726 r  U1/counter0_inferred__0_carry__1/CO[2]
                         net (fo=1, routed)           0.275     8.002    U15/CO[0]
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.237     8.239 r  U15/counter[0]_i_1/O
                         net (fo=32, routed)          0.950     9.188    U1/counter
    SLICE_X0Y84          FDRE                                         r  U1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.214    13.992    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  U1/counter_reg[26]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.314    13.872    U1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 U1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 2.331ns (47.111%)  route 2.617ns (52.889%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.241    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.341     4.582 r  U1/counter_reg[6]/Q
                         net (fo=3, routed)           0.699     5.281    U1/counter_reg[6]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.780 r  U1/counter0_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.780    U1/counter0_inferred__0_carry_i_6_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.872 r  U1/counter0_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.872    U1/counter0_inferred__0_carry_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.964 r  U1/counter0_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.964    U1/counter0_inferred__0_carry__0_i_7_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.056 r  U1/counter0_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.056    U1/counter0_inferred__0_carry__0_i_6_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.148 r  U1/counter0_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.148    U1/counter0_inferred__0_carry__0_i_5_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.240 r  U1/counter0_inferred__0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.240    U1/counter0_inferred__0_carry__1_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.397 f  U1/counter0_inferred__0_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.693     7.089    U1/p_0_in[29]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.209     7.298 r  U1/counter0_inferred__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.298    U1/counter0_inferred__0_carry__1_i_2_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     7.726 r  U1/counter0_inferred__0_carry__1/CO[2]
                         net (fo=1, routed)           0.275     8.002    U15/CO[0]
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.237     8.239 r  U15/counter[0]_i_1/O
                         net (fo=32, routed)          0.950     9.188    U1/counter
    SLICE_X0Y84          FDRE                                         r  U1/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.214    13.992    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  U1/counter_reg[27]/C
                         clock pessimism              0.230    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X0Y84          FDRE (Setup_fdre_C_R)       -0.314    13.872    U1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 U1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 2.331ns (47.557%)  route 2.570ns (52.443%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 13.988 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.241    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.341     4.582 r  U1/counter_reg[6]/Q
                         net (fo=3, routed)           0.699     5.281    U1/counter_reg[6]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.780 r  U1/counter0_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.780    U1/counter0_inferred__0_carry_i_6_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.872 r  U1/counter0_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.872    U1/counter0_inferred__0_carry_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.964 r  U1/counter0_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.964    U1/counter0_inferred__0_carry__0_i_7_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.056 r  U1/counter0_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.056    U1/counter0_inferred__0_carry__0_i_6_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.148 r  U1/counter0_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.148    U1/counter0_inferred__0_carry__0_i_5_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.240 r  U1/counter0_inferred__0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.240    U1/counter0_inferred__0_carry__1_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.397 f  U1/counter0_inferred__0_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.693     7.089    U1/p_0_in[29]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.209     7.298 r  U1/counter0_inferred__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.298    U1/counter0_inferred__0_carry__1_i_2_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     7.726 r  U1/counter0_inferred__0_carry__1/CO[2]
                         net (fo=1, routed)           0.275     8.002    U15/CO[0]
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.237     8.239 r  U15/counter[0]_i_1/O
                         net (fo=32, routed)          0.903     9.142    U1/counter
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.210    13.988    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[4]/C
                         clock pessimism              0.253    14.241    
                         clock uncertainty           -0.035    14.205    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.314    13.891    U1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.891    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 U1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 2.331ns (47.557%)  route 2.570ns (52.443%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 13.988 - 10.000 ) 
    Source Clock Delay      (SCD):    4.241ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.309     4.241    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.341     4.582 r  U1/counter_reg[6]/Q
                         net (fo=3, routed)           0.699     5.281    U1/counter_reg[6]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.499     5.780 r  U1/counter0_inferred__0_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.780    U1/counter0_inferred__0_carry_i_6_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.872 r  U1/counter0_inferred__0_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.872    U1/counter0_inferred__0_carry_i_5_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.964 r  U1/counter0_inferred__0_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.964    U1/counter0_inferred__0_carry__0_i_7_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.056 r  U1/counter0_inferred__0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.056    U1/counter0_inferred__0_carry__0_i_6_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.148 r  U1/counter0_inferred__0_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.148    U1/counter0_inferred__0_carry__0_i_5_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.240 r  U1/counter0_inferred__0_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.240    U1/counter0_inferred__0_carry__1_i_5_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.397 f  U1/counter0_inferred__0_carry__1_i_4/O[0]
                         net (fo=1, routed)           0.693     7.089    U1/p_0_in[29]
    SLICE_X3Y81          LUT3 (Prop_lut3_I0_O)        0.209     7.298 r  U1/counter0_inferred__0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     7.298    U1/counter0_inferred__0_carry__1_i_2_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428     7.726 r  U1/counter0_inferred__0_carry__1/CO[2]
                         net (fo=1, routed)           0.275     8.002    U15/CO[0]
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.237     8.239 r  U15/counter[0]_i_1/O
                         net (fo=32, routed)          0.903     9.142    U1/counter
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.210    13.988    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  U1/counter_reg[5]/C
                         clock pessimism              0.253    14.241    
                         clock uncertainty           -0.035    14.205    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.314    13.891    U1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.891    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  4.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U12/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.355ns (75.343%)  route 0.116ns (24.657%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.485    U12/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  U12/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U12/count_reg[27]/Q
                         net (fo=2, routed)           0.115     1.742    U12/count[27]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  U12/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.903    U12/count0_carry__5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.957 r  U12/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.957    U12/count0_carry__6_n_7
    SLICE_X51Y100        FDRE                                         r  U12/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.830     1.995    U12/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  U12/count_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    U12/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 U12/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.366ns (75.906%)  route 0.116ns (24.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.485    U12/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  U12/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U12/count_reg[27]/Q
                         net (fo=2, routed)           0.115     1.742    U12/count[27]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  U12/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.903    U12/count0_carry__5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.968 r  U12/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.968    U12/count0_carry__6_n_5
    SLICE_X51Y100        FDRE                                         r  U12/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.830     1.995    U12/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  U12/count_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    U12/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U12/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U12/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.391ns (77.093%)  route 0.116ns (22.907%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.566     1.485    U12/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  U12/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U12/count_reg[27]/Q
                         net (fo=2, routed)           0.115     1.742    U12/count[27]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.902 r  U12/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.903    U12/count0_carry__5_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.993 r  U12/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.993    U12/count0_carry__6_n_6
    SLICE_X51Y100        FDRE                                         r  U12/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.830     1.995    U12/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  U12/count_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    U12/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U2/result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.595     1.514    U2/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  U2/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  U2/result_reg[5]/Q
                         net (fo=1, routed)           0.055     1.733    U5/result_reg[7][5]
    SLICE_X6Y80          FDRE                                         r  U5/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.864     2.029    U5/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  U5/Q_reg[5]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.060     1.574    U5/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U2/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.596%)  route 0.096ns (40.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    U2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  U2/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U2/result_reg[0]/Q
                         net (fo=1, routed)           0.096     1.750    U5/result_reg[7][0]
    SLICE_X4Y79          FDRE                                         r  U5/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.028    U5/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U5/Q_reg[0]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.055     1.581    U5/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U2/result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.097%)  route 0.110ns (43.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    U2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  U2/result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U2/result_reg[2]/Q
                         net (fo=1, routed)           0.110     1.765    U5/result_reg[7][2]
    SLICE_X5Y79          FDRE                                         r  U5/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.028    U5/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  U5/Q_reg[2]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.075     1.588    U5/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U2/result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U5/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.594     1.513    U2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  U2/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U2/result_reg[3]/Q
                         net (fo=1, routed)           0.112     1.767    U5/result_reg[7][3]
    SLICE_X5Y79          FDRE                                         r  U5/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.028    U5/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  U5/Q_reg[3]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.071     1.584    U5/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U4/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U11/led_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.227ns (78.163%)  route 0.063ns (21.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.595     1.514    U4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  U4/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.128     1.642 r  U4/Q_reg[3]/Q
                         net (fo=3, routed)           0.063     1.706    U1/Q_reg[7]_3[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I1_O)        0.099     1.805 r  U1/led_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    U11/D[3]
    SLICE_X1Y79          FDRE                                         r  U11/led_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.866     2.031    U11/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  U11/led_out_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091     1.605    U11/led_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U3/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U11/led_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.816%)  route 0.069ns (23.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    U3/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  U3/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  U3/Q_reg[1]/Q
                         net (fo=4, routed)           0.069     1.712    U1/Q_reg[7]_2[1]
    SLICE_X4Y81          LUT6 (Prop_lut6_I4_O)        0.099     1.811 r  U1/led_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    U11/D[1]
    SLICE_X4Y81          FDRE                                         r  U11/led_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.865     2.030    U11/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  U11/led_out_reg[1]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.091     1.606    U11/led_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U4/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U11/led_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.984%)  route 0.076ns (25.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.596     1.515    U4/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  U4/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  U4/Q_reg[4]/Q
                         net (fo=3, routed)           0.076     1.719    U1/Q_reg[7]_3[4]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.099     1.818 r  U1/led_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    U11/D[4]
    SLICE_X1Y80          FDRE                                         r  U11/led_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.867     2.032    U11/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  U11/led_out_reg[4]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091     1.606    U11/led_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     U1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     U1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     U1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     U1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     U1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     U1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     U1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     U1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     U1/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     U1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     U1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     U1/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     U1/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     U11/led_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     U11/led_out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     U11/led_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     U11/led_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     U4/Q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     U4/Q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U1/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U1/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U1/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     U1/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     U3/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     U3/Q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     U1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     U1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     U1/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     U1/counter_reg[25]/C



