Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 19 14:58:22 2023
| Host         : MediaHLS running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab/lab-fir/fir/vvd_fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.541        0.000                      0                  929        0.078        0.000                      0                  929        4.020        0.000                       0                   332  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.541        0.000                      0                  862        0.078        0.000                      0                  862        4.020        0.000                       0                   332  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                 7.737        0.000                      0                   67        1.168        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 genblk1.Xferloop_U0/mul__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/acc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 7.849ns (83.904%)  route 1.506ns (16.096%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.Xferloop_U0/mul__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  genblk1.Xferloop_U0/mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    genblk1.Xferloop_U0/mul__0_n_106
                                                                      r  genblk1.Xferloop_U0/mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  genblk1.Xferloop_U0/mul__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    genblk1.Xferloop_U0/mul__1_n_105
                                                                      r  genblk1.Xferloop_U0/mul_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  genblk1.Xferloop_U0/mul_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    genblk1.Xferloop_U0/mul_carry_i_3_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  genblk1.Xferloop_U0/mul_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    genblk1.Xferloop_U0/mul_carry_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  genblk1.Xferloop_U0/mul_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    genblk1.Xferloop_U0/mul_carry__0_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  genblk1.Xferloop_U0/mul_carry__1/O[3]
                         net (fo=4, unplaced)         0.642    10.791    genblk1.Xferloop_U0/mul__3[27]
                                                                      r  genblk1.Xferloop_U0/acc[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.098 r  genblk1.Xferloop_U0/acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.098    genblk1.Xferloop_U0/acc[24]_i_2_n_0
                                                                      r  genblk1.Xferloop_U0/acc_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.474 r  genblk1.Xferloop_U0/acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.474    genblk1.Xferloop_U0/acc_reg[24]_i_1_n_0
                                                                      r  genblk1.Xferloop_U0/acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.811 r  genblk1.Xferloop_U0/acc_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.811    genblk1.Xferloop_U0/acc_reg[28]_i_1_n_6
                         FDRE                                         r  genblk1.Xferloop_U0/acc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/acc_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    genblk1.Xferloop_U0/acc_reg[29]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 genblk1.Xferloop_U0/mul__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/sm_tdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.355ns  (logic 7.849ns (83.904%)  route 1.506ns (16.096%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.Xferloop_U0/mul__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  genblk1.Xferloop_U0/mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    genblk1.Xferloop_U0/mul__0_n_106
                                                                      r  genblk1.Xferloop_U0/mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  genblk1.Xferloop_U0/mul__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    genblk1.Xferloop_U0/mul__1_n_105
                                                                      r  genblk1.Xferloop_U0/mul_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  genblk1.Xferloop_U0/mul_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    genblk1.Xferloop_U0/mul_carry_i_3_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  genblk1.Xferloop_U0/mul_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    genblk1.Xferloop_U0/mul_carry_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  genblk1.Xferloop_U0/mul_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    genblk1.Xferloop_U0/mul_carry__0_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  genblk1.Xferloop_U0/mul_carry__1/O[3]
                         net (fo=4, unplaced)         0.642    10.791    genblk1.Xferloop_U0/mul__3[27]
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__5_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.098 r  genblk1.Xferloop_U0/acc_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.098    genblk1.Xferloop_U0/acc_w0_carry__5_i_1_n_0
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.474 r  genblk1.Xferloop_U0/acc_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.474    genblk1.Xferloop_U0/acc_w0_carry__5_n_0
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.811 r  genblk1.Xferloop_U0/acc_w0_carry__6/O[1]
                         net (fo=1, unplaced)         0.000    11.811    genblk1.Xferloop_U0/acc_w[29]
                         FDRE                                         r  genblk1.Xferloop_U0/sm_tdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/sm_tdata_reg[29]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    genblk1.Xferloop_U0/sm_tdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 genblk1.Xferloop_U0/mul__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/acc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 7.843ns (83.894%)  route 1.506ns (16.106%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.Xferloop_U0/mul__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  genblk1.Xferloop_U0/mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    genblk1.Xferloop_U0/mul__0_n_106
                                                                      r  genblk1.Xferloop_U0/mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  genblk1.Xferloop_U0/mul__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    genblk1.Xferloop_U0/mul__1_n_105
                                                                      r  genblk1.Xferloop_U0/mul_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  genblk1.Xferloop_U0/mul_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    genblk1.Xferloop_U0/mul_carry_i_3_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  genblk1.Xferloop_U0/mul_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    genblk1.Xferloop_U0/mul_carry_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  genblk1.Xferloop_U0/mul_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    genblk1.Xferloop_U0/mul_carry__0_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  genblk1.Xferloop_U0/mul_carry__1/O[3]
                         net (fo=4, unplaced)         0.642    10.791    genblk1.Xferloop_U0/mul__3[27]
                                                                      r  genblk1.Xferloop_U0/acc[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.098 r  genblk1.Xferloop_U0/acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.098    genblk1.Xferloop_U0/acc[24]_i_2_n_0
                                                                      r  genblk1.Xferloop_U0/acc_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.474 r  genblk1.Xferloop_U0/acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.474    genblk1.Xferloop_U0/acc_reg[24]_i_1_n_0
                                                                      r  genblk1.Xferloop_U0/acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.805 r  genblk1.Xferloop_U0/acc_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.805    genblk1.Xferloop_U0/acc_reg[28]_i_1_n_4
                         FDRE                                         r  genblk1.Xferloop_U0/acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/acc_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    genblk1.Xferloop_U0/acc_reg[31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 genblk1.Xferloop_U0/mul__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/sm_tdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 7.843ns (83.894%)  route 1.506ns (16.106%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.Xferloop_U0/mul__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  genblk1.Xferloop_U0/mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    genblk1.Xferloop_U0/mul__0_n_106
                                                                      r  genblk1.Xferloop_U0/mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  genblk1.Xferloop_U0/mul__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    genblk1.Xferloop_U0/mul__1_n_105
                                                                      r  genblk1.Xferloop_U0/mul_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  genblk1.Xferloop_U0/mul_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    genblk1.Xferloop_U0/mul_carry_i_3_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  genblk1.Xferloop_U0/mul_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    genblk1.Xferloop_U0/mul_carry_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  genblk1.Xferloop_U0/mul_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    genblk1.Xferloop_U0/mul_carry__0_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  genblk1.Xferloop_U0/mul_carry__1/O[3]
                         net (fo=4, unplaced)         0.642    10.791    genblk1.Xferloop_U0/mul__3[27]
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__5_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.098 r  genblk1.Xferloop_U0/acc_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.098    genblk1.Xferloop_U0/acc_w0_carry__5_i_1_n_0
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.474 r  genblk1.Xferloop_U0/acc_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.474    genblk1.Xferloop_U0/acc_w0_carry__5_n_0
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.805 r  genblk1.Xferloop_U0/acc_w0_carry__6/O[3]
                         net (fo=1, unplaced)         0.000    11.805    genblk1.Xferloop_U0/acc_w[31]
                         FDRE                                         r  genblk1.Xferloop_U0/sm_tdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/sm_tdata_reg[31]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    genblk1.Xferloop_U0/sm_tdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 genblk1.Xferloop_U0/mul__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/acc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 7.768ns (83.764%)  route 1.506ns (16.236%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.Xferloop_U0/mul__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  genblk1.Xferloop_U0/mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    genblk1.Xferloop_U0/mul__0_n_106
                                                                      r  genblk1.Xferloop_U0/mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  genblk1.Xferloop_U0/mul__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    genblk1.Xferloop_U0/mul__1_n_105
                                                                      r  genblk1.Xferloop_U0/mul_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  genblk1.Xferloop_U0/mul_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    genblk1.Xferloop_U0/mul_carry_i_3_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  genblk1.Xferloop_U0/mul_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    genblk1.Xferloop_U0/mul_carry_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  genblk1.Xferloop_U0/mul_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    genblk1.Xferloop_U0/mul_carry__0_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  genblk1.Xferloop_U0/mul_carry__1/O[3]
                         net (fo=4, unplaced)         0.642    10.791    genblk1.Xferloop_U0/mul__3[27]
                                                                      r  genblk1.Xferloop_U0/acc[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.098 r  genblk1.Xferloop_U0/acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.098    genblk1.Xferloop_U0/acc[24]_i_2_n_0
                                                                      r  genblk1.Xferloop_U0/acc_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.474 r  genblk1.Xferloop_U0/acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.474    genblk1.Xferloop_U0/acc_reg[24]_i_1_n_0
                                                                      r  genblk1.Xferloop_U0/acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.730 r  genblk1.Xferloop_U0/acc_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.730    genblk1.Xferloop_U0/acc_reg[28]_i_1_n_5
                         FDRE                                         r  genblk1.Xferloop_U0/acc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/acc_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    genblk1.Xferloop_U0/acc_reg[30]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 genblk1.Xferloop_U0/mul__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/sm_tdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 7.768ns (83.764%)  route 1.506ns (16.236%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.Xferloop_U0/mul__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  genblk1.Xferloop_U0/mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    genblk1.Xferloop_U0/mul__0_n_106
                                                                      r  genblk1.Xferloop_U0/mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  genblk1.Xferloop_U0/mul__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    genblk1.Xferloop_U0/mul__1_n_105
                                                                      r  genblk1.Xferloop_U0/mul_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  genblk1.Xferloop_U0/mul_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    genblk1.Xferloop_U0/mul_carry_i_3_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  genblk1.Xferloop_U0/mul_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    genblk1.Xferloop_U0/mul_carry_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  genblk1.Xferloop_U0/mul_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    genblk1.Xferloop_U0/mul_carry__0_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  genblk1.Xferloop_U0/mul_carry__1/O[3]
                         net (fo=4, unplaced)         0.642    10.791    genblk1.Xferloop_U0/mul__3[27]
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__5_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.098 r  genblk1.Xferloop_U0/acc_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.098    genblk1.Xferloop_U0/acc_w0_carry__5_i_1_n_0
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.474 r  genblk1.Xferloop_U0/acc_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.474    genblk1.Xferloop_U0/acc_w0_carry__5_n_0
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.730 r  genblk1.Xferloop_U0/acc_w0_carry__6/O[2]
                         net (fo=1, unplaced)         0.000    11.730    genblk1.Xferloop_U0/acc_w[30]
                         FDRE                                         r  genblk1.Xferloop_U0/sm_tdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/sm_tdata_reg[30]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    genblk1.Xferloop_U0/sm_tdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 genblk1.Xferloop_U0/mul__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/acc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 7.744ns (83.721%)  route 1.506ns (16.278%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.Xferloop_U0/mul__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  genblk1.Xferloop_U0/mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    genblk1.Xferloop_U0/mul__0_n_106
                                                                      r  genblk1.Xferloop_U0/mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  genblk1.Xferloop_U0/mul__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    genblk1.Xferloop_U0/mul__1_n_105
                                                                      r  genblk1.Xferloop_U0/mul_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  genblk1.Xferloop_U0/mul_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    genblk1.Xferloop_U0/mul_carry_i_3_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  genblk1.Xferloop_U0/mul_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    genblk1.Xferloop_U0/mul_carry_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  genblk1.Xferloop_U0/mul_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    genblk1.Xferloop_U0/mul_carry__0_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  genblk1.Xferloop_U0/mul_carry__1/O[3]
                         net (fo=4, unplaced)         0.642    10.791    genblk1.Xferloop_U0/mul__3[27]
                                                                      r  genblk1.Xferloop_U0/acc[24]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    11.098 r  genblk1.Xferloop_U0/acc[24]_i_2/O
                         net (fo=1, unplaced)         0.000    11.098    genblk1.Xferloop_U0/acc[24]_i_2_n_0
                                                                      r  genblk1.Xferloop_U0/acc_reg[24]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.474 r  genblk1.Xferloop_U0/acc_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.474    genblk1.Xferloop_U0/acc_reg[24]_i_1_n_0
                                                                      r  genblk1.Xferloop_U0/acc_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.706 r  genblk1.Xferloop_U0/acc_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.706    genblk1.Xferloop_U0/acc_reg[28]_i_1_n_7
                         FDRE                                         r  genblk1.Xferloop_U0/acc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/acc_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    genblk1.Xferloop_U0/acc_reg[28]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 genblk1.Xferloop_U0/mul__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/sm_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.250ns  (logic 7.744ns (83.721%)  route 1.506ns (16.278%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.Xferloop_U0/mul__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  genblk1.Xferloop_U0/mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    genblk1.Xferloop_U0/mul__0_n_106
                                                                      r  genblk1.Xferloop_U0/mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  genblk1.Xferloop_U0/mul__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    genblk1.Xferloop_U0/mul__1_n_105
                                                                      r  genblk1.Xferloop_U0/mul_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  genblk1.Xferloop_U0/mul_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    genblk1.Xferloop_U0/mul_carry_i_3_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  genblk1.Xferloop_U0/mul_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    genblk1.Xferloop_U0/mul_carry_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.818 r  genblk1.Xferloop_U0/mul_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.818    genblk1.Xferloop_U0/mul_carry__0_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.149 r  genblk1.Xferloop_U0/mul_carry__1/O[3]
                         net (fo=4, unplaced)         0.642    10.791    genblk1.Xferloop_U0/mul__3[27]
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__5_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    11.098 r  genblk1.Xferloop_U0/acc_w0_carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    11.098    genblk1.Xferloop_U0/acc_w0_carry__5_i_1_n_0
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.474 r  genblk1.Xferloop_U0/acc_w0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    11.474    genblk1.Xferloop_U0/acc_w0_carry__5_n_0
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.706 r  genblk1.Xferloop_U0/acc_w0_carry__6/O[0]
                         net (fo=1, unplaced)         0.000    11.706    genblk1.Xferloop_U0/acc_w[28]
                         FDRE                                         r  genblk1.Xferloop_U0/sm_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/sm_tdata_reg[28]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    genblk1.Xferloop_U0/sm_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 genblk1.Xferloop_U0/mul__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/acc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 7.732ns (83.700%)  route 1.506ns (16.300%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.Xferloop_U0/mul__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  genblk1.Xferloop_U0/mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    genblk1.Xferloop_U0/mul__0_n_106
                                                                      r  genblk1.Xferloop_U0/mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  genblk1.Xferloop_U0/mul__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    genblk1.Xferloop_U0/mul__1_n_105
                                                                      r  genblk1.Xferloop_U0/mul_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  genblk1.Xferloop_U0/mul_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    genblk1.Xferloop_U0/mul_carry_i_3_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  genblk1.Xferloop_U0/mul_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    genblk1.Xferloop_U0/mul_carry_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  genblk1.Xferloop_U0/mul_carry__0/O[3]
                         net (fo=4, unplaced)         0.642    10.674    genblk1.Xferloop_U0/mul__3[23]
                                                                      r  genblk1.Xferloop_U0/acc[20]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307    10.981 r  genblk1.Xferloop_U0/acc[20]_i_2/O
                         net (fo=1, unplaced)         0.000    10.981    genblk1.Xferloop_U0/acc[20]_i_2_n_0
                                                                      r  genblk1.Xferloop_U0/acc_reg[20]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.357 r  genblk1.Xferloop_U0/acc_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.357    genblk1.Xferloop_U0/acc_reg[20]_i_1_n_0
                                                                      r  genblk1.Xferloop_U0/acc_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.694 r  genblk1.Xferloop_U0/acc_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.694    genblk1.Xferloop_U0/acc_reg[24]_i_1_n_6
                         FDRE                                         r  genblk1.Xferloop_U0/acc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/acc_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    genblk1.Xferloop_U0/acc_reg[25]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 genblk1.Xferloop_U0/mul__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/sm_tdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.238ns  (logic 7.732ns (83.700%)  route 1.506ns (16.300%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         DSP48E1                                      r  genblk1.Xferloop_U0/mul__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     6.662 r  genblk1.Xferloop_U0/mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.717    genblk1.Xferloop_U0/mul__0_n_106
                                                                      r  genblk1.Xferloop_U0/mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.235 r  genblk1.Xferloop_U0/mul__1/P[0]
                         net (fo=2, unplaced)         0.800     9.035    genblk1.Xferloop_U0/mul__1_n_105
                                                                      r  genblk1.Xferloop_U0/mul_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.159 r  genblk1.Xferloop_U0/mul_carry_i_3/O
                         net (fo=1, unplaced)         0.000     9.159    genblk1.Xferloop_U0/mul_carry_i_3_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.692 r  genblk1.Xferloop_U0/mul_carry/CO[3]
                         net (fo=1, unplaced)         0.009     9.701    genblk1.Xferloop_U0/mul_carry_n_0
                                                                      r  genblk1.Xferloop_U0/mul_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.032 r  genblk1.Xferloop_U0/mul_carry__0/O[3]
                         net (fo=4, unplaced)         0.642    10.674    genblk1.Xferloop_U0/mul__3[23]
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__4_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.307    10.981 r  genblk1.Xferloop_U0/acc_w0_carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.981    genblk1.Xferloop_U0/acc_w0_carry__4_i_1_n_0
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.357 r  genblk1.Xferloop_U0/acc_w0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    11.357    genblk1.Xferloop_U0/acc_w0_carry__4_n_0
                                                                      r  genblk1.Xferloop_U0/acc_w0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.694 r  genblk1.Xferloop_U0/acc_w0_carry__5/O[1]
                         net (fo=1, unplaced)         0.000    11.694    genblk1.Xferloop_U0/acc_w[25]
                         FDRE                                         r  genblk1.Xferloop_U0/sm_tdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/sm_tdata_reg[25]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)        0.076    12.352    genblk1.Xferloop_U0/sm_tdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  0.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ss_tdata[0]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_tdata_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     1.200    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.038 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.760     2.798    genblk1.Xferloop_U0/ss_tdata_d1_reg[31]_0[0]
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[0]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDRE (Hold_fdre_C_D)         0.228     2.720    genblk1.Xferloop_U0/ss_tdata_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ss_tdata[10]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_tdata_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     1.200    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.038 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.760     2.798    genblk1.Xferloop_U0/ss_tdata_d1_reg[31]_0[10]
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[10]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDRE (Hold_fdre_C_D)         0.228     2.720    genblk1.Xferloop_U0/ss_tdata_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ss_tdata[11]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_tdata_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     1.200    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.038 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.760     2.798    genblk1.Xferloop_U0/ss_tdata_d1_reg[31]_0[11]
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[11]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDRE (Hold_fdre_C_D)         0.228     2.720    genblk1.Xferloop_U0/ss_tdata_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ss_tdata[12]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_tdata_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     1.200    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.038 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.760     2.798    genblk1.Xferloop_U0/ss_tdata_d1_reg[31]_0[12]
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[12]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDRE (Hold_fdre_C_D)         0.228     2.720    genblk1.Xferloop_U0/ss_tdata_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ss_tdata[13]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_tdata_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     1.200    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.038 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.760     2.798    genblk1.Xferloop_U0/ss_tdata_d1_reg[31]_0[13]
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[13]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDRE (Hold_fdre_C_D)         0.228     2.720    genblk1.Xferloop_U0/ss_tdata_d1_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ss_tdata[14]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_tdata_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     1.200    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.038 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.760     2.798    genblk1.Xferloop_U0/ss_tdata_d1_reg[31]_0[14]
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[14]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDRE (Hold_fdre_C_D)         0.228     2.720    genblk1.Xferloop_U0/ss_tdata_d1_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ss_tdata[15]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_tdata_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     1.200    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.038 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.760     2.798    genblk1.Xferloop_U0/ss_tdata_d1_reg[31]_0[15]
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[15]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDRE (Hold_fdre_C_D)         0.228     2.720    genblk1.Xferloop_U0/ss_tdata_d1_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ss_tdata[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_tdata_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     1.200    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.038 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.760     2.798    genblk1.Xferloop_U0/ss_tdata_d1_reg[31]_0[16]
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[16]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDRE (Hold_fdre_C_D)         0.228     2.720    genblk1.Xferloop_U0/ss_tdata_d1_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ss_tdata[17]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_tdata_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     1.200    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.038 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.760     2.798    genblk1.Xferloop_U0/ss_tdata_d1_reg[31]_0[17]
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[17]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDRE (Hold_fdre_C_D)         0.228     2.720    genblk1.Xferloop_U0/ss_tdata_d1_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 ss_tdata[18]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_tdata_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.838ns (52.451%)  route 0.760ns (47.549%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     1.200    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     2.038 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.760     2.798    genblk1.Xferloop_U0/ss_tdata_d1_reg[31]_0[18]
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.584     2.456    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDRE                                         r  genblk1.Xferloop_U0/ss_tdata_d1_reg[18]/C
                         clock pessimism              0.000     2.456    
                         clock uncertainty            0.035     2.492    
                         FDRE (Hold_fdre_C_D)         0.228     2.720    genblk1.Xferloop_U0/ss_tdata_d1_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.data_A_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.data_A_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.data_A_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.data_A_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.data_A_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.data_Di_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.data_Di_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.data_Di_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000                genblk1.data_Di_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.Xferloop_U0/data_11_d2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.Xferloop_U0/data_11_d2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[4]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[5]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.Xferloop_U0/data_11_d2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020                genblk1.Xferloop_U0/data_11_d2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[4]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[5]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500                genblk1.data_A_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/sm_state_r_reg[1]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.096ns (39.678%)  route 1.666ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.172 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.971    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.866     3.961    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDPE                                         f  genblk1.Xferloop_U0/sm_state_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDPE                                         r  genblk1.Xferloop_U0/sm_state_r_reg[1]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    genblk1.Xferloop_U0/sm_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_state_r_reg[0]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.096ns (39.678%)  route 1.666ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.172 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.971    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.866     3.961    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDPE                                         f  genblk1.Xferloop_U0/ss_state_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDPE                                         r  genblk1.Xferloop_U0/ss_state_r_reg[0]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    genblk1.Xferloop_U0/ss_state_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ss_state_r_reg[1]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.096ns (39.678%)  route 1.666ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.172 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.971    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.866     3.961    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDPE                                         f  genblk1.Xferloop_U0/ss_state_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDPE                                         r  genblk1.Xferloop_U0/ss_state_r_reg[1]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.698    genblk1.Xferloop_U0/ss_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ap_idle_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.096ns (39.678%)  route 1.666ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.172 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.971    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.866     3.961    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/ap_idle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/ap_idle_reg/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    genblk1.Xferloop_U0/ap_idle_reg
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/cnt_r_reg[0]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.096ns (39.678%)  route 1.666ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.172 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.971    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.866     3.961    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/cnt_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/cnt_r_reg[0]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    genblk1.Xferloop_U0/cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/cnt_r_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.096ns (39.678%)  route 1.666ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.172 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.971    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.866     3.961    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/cnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/cnt_r_reg[1]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    genblk1.Xferloop_U0/cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/cnt_r_reg[2]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.096ns (39.678%)  route 1.666ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.172 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.971    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.866     3.961    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/cnt_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/cnt_r_reg[2]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    genblk1.Xferloop_U0/cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/cnt_r_reg[3]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.096ns (39.678%)  route 1.666ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.172 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.971    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.866     3.961    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/cnt_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/cnt_r_reg[3]/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    genblk1.Xferloop_U0/cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/last_data_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.096ns (39.678%)  route 1.666ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.172 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.971    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.866     3.961    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/last_data_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/last_data_reg/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    genblk1.Xferloop_U0/last_data_reg
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/reset_ap_start_reg/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.096ns (39.678%)  route 1.666ns (60.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.172 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.971    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.866     3.961    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/reset_ap_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.439    12.128    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/reset_ap_start_reg/C
                         clock pessimism              0.000    12.128    
                         clock uncertainty           -0.035    12.092    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.740    genblk1.Xferloop_U0/reset_ap_start_reg
  -------------------------------------------------------------------
                         required time                         11.740    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  7.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/ap_idle_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.245ns (25.903%)  route 0.702ns (74.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     1.400 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.738    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.365     2.148    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/ap_idle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.259     1.032    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/ap_idle_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    genblk1.Xferloop_U0/ap_idle_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/cnt_r_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.245ns (25.903%)  route 0.702ns (74.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     1.400 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.738    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.365     2.148    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/cnt_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.259     1.032    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/cnt_r_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    genblk1.Xferloop_U0/cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/cnt_r_reg[1]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.245ns (25.903%)  route 0.702ns (74.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     1.400 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.738    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.365     2.148    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/cnt_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.259     1.032    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/cnt_r_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    genblk1.Xferloop_U0/cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/cnt_r_reg[2]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.245ns (25.903%)  route 0.702ns (74.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     1.400 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.738    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.365     2.148    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/cnt_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.259     1.032    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/cnt_r_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    genblk1.Xferloop_U0/cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/cnt_r_reg[3]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.245ns (25.903%)  route 0.702ns (74.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     1.400 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.738    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.365     2.148    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/cnt_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.259     1.032    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/cnt_r_reg[3]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    genblk1.Xferloop_U0/cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/last_data_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.245ns (25.903%)  route 0.702ns (74.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     1.400 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.738    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.365     2.148    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/last_data_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.259     1.032    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/last_data_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    genblk1.Xferloop_U0/last_data_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/reset_ap_start_reg/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.245ns (25.903%)  route 0.702ns (74.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     1.400 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.738    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.365     2.148    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/reset_ap_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.259     1.032    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/reset_ap_start_reg/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    genblk1.Xferloop_U0/reset_ap_start_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/shift_r_reg[0]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.245ns (25.903%)  route 0.702ns (74.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     1.400 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.738    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.365     2.148    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/shift_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.259     1.032    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/shift_r_reg[0]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    genblk1.Xferloop_U0/shift_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/shift_r_reg[1]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.245ns (25.903%)  route 0.702ns (74.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     1.400 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.738    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.365     2.148    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/shift_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.259     1.032    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/shift_r_reg[1]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    genblk1.Xferloop_U0/shift_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1.Xferloop_U0/shift_r_reg[2]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.245ns (25.903%)  route 0.702ns (74.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            1.200ns
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.200     1.200    
                                                      0.000     1.200 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     1.200    axis_rst_n
                                                                      r  axis_rst_n_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     1.400 r  axis_rst_n_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     1.738    genblk1.axi_lite_control_U0/axis_rst_n_IBUF
                                                                      r  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     1.783 f  genblk1.axi_lite_control_U0/FSM_onehot_rstate_r[2]_i_2/O
                         net (fo=67, unplaced)        0.365     2.148    genblk1.Xferloop_U0/reset_ap_start_reg_0
                         FDCE                                         f  genblk1.Xferloop_U0/shift_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=334, unplaced)       0.259     1.032    genblk1.Xferloop_U0/axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Xferloop_U0/shift_r_reg[2]/C
                         clock pessimism              0.000     1.032    
                         clock uncertainty            0.035     1.068    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.980    genblk1.Xferloop_U0/shift_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.168    





