
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000361                       # Number of seconds simulated
sim_ticks                                   361318500                       # Number of ticks simulated
final_tick                                  361318500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                    819                       # Simulator instruction rate (inst/s)
host_op_rate                                      892                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 978408                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680432                       # Number of bytes of host memory used
host_seconds                                   369.29                       # Real time elapsed on the host
sim_insts                                      302545                       # Number of instructions simulated
sim_ops                                        329560                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          630336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             679488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       259520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          259520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             9849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          4055                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4055                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          136035105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1744543941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1880579046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     136035105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        136035105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       718258268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            718258268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       718258268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         136035105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1744543941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2598837314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       10618                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9418                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10618                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9418                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 288256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  391296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  273344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  679552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               602752                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   6114                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5120                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              925                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     361317500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10618                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9418                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    393.645070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   241.080093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.959708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          373     26.27%     26.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          322     22.68%     48.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          167     11.76%     60.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          113      7.96%     68.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           79      5.56%     74.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      3.45%     77.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      2.04%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.85%     80.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          276     19.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1420                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.519531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.276662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.387915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            113     44.14%     44.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           119     46.48%     90.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            18      7.03%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             2      0.78%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             2      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           256                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.683594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.630855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.404993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              195     76.17%     76.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      3.52%     79.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16      6.25%     85.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      8.20%     94.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      3.52%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      1.56%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.39%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           256                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     89304750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               173754750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19827.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38577.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       797.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       756.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1880.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1668.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3370                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3975                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      18033.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5176500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2732400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11631060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5501880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             43967520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               757920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       114580260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4474560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              217095540                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            600.842165                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            262886500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       651250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     11643750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      85782000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    251281500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5026560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2652705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                20520360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               16792740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         28273440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             57607050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               603360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       105387300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          884640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              237748155                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            658.001155                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            233413750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       298000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      2302750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     115646750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    231111000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   72560                       # Number of BP lookups
system.cpu.branchPred.condPredicted             55946                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4306                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                39132                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   34804                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.939998                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5809                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                561                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2752                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1761                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              991                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       361318500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           722638                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              29777                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         431133                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       72560                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              42374                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        636037                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8826                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  488                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           465                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          644                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    150697                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   377                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             671824                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.721875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.103596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   427620     63.65%     63.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   104339     15.53%     79.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    38961      5.80%     84.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   100904     15.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               671824                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.100410                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.596610                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    49166                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                463107                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    119020                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 36764                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3767                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                31208                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   672                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 400988                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 14145                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3767                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    84087                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  223214                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          77089                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    118767                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                164900                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 384845                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  6029                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 12804                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   2365                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  46703                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  86096                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              391653                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1816361                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           447974                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                330252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    61401                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                424                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            423                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    107146                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               134579                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               56294                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             56662                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            29103                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     378374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 728                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    355057                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1404                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           49541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       141074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             42                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        671824                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.528497                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.840158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              441335     65.69%     65.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              132694     19.75%     85.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               73084     10.88%     96.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               22649      3.37%     99.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2062      0.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          671824                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14827     17.87%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  61269     73.84%     91.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6871      8.28%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                9      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                170069     47.90%     47.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   47      0.01%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               131054     36.91%     84.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53871     15.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 355057                       # Type of FU issued
system.cpu.iq.rate                           0.491335                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       82979                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.233706                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1466280                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            428671                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       347116                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  41                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 438011                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      25                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            45643                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        12393                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5094                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          300                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1313                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3767                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   27935                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 14731                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              379111                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                134579                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                56294                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                410                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    418                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 14028                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             44                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1180                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2638                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3818                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                350454                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                129173                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4603                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             9                       # number of nop insts executed
system.cpu.iew.exec_refs                       182369                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48568                       # Number of branches executed
system.cpu.iew.exec_stores                      53196                       # Number of stores executed
system.cpu.iew.exec_rate                     0.484965                       # Inst execution rate
system.cpu.iew.wb_sent                         347420                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        347132                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    218216                       # num instructions producing a value
system.cpu.iew.wb_consumers                    324781                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.480368                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.671887                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           44374                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3660                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       664140                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.496221                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.297076                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       523786     78.87%     78.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        76062     11.45%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14376      2.16%     92.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21225      3.20%     95.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4140      0.62%     96.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15497      2.33%     98.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2132      0.32%     98.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1142      0.17%     99.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5780      0.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       664140                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               302545                       # Number of instructions committed
system.cpu.commit.committedOps                 329560                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         173386                       # Number of memory references committed
system.cpu.commit.loads                        122186                       # Number of loads committed
system.cpu.commit.membars                         302                       # Number of memory barriers committed
system.cpu.commit.branches                      45517                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    290304                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2552                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           156170     47.39%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          122186     37.08%     84.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          51184     15.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            329560                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5780                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1031436                       # The number of ROB reads
system.cpu.rob.rob_writes                      755556                       # The number of ROB writes
system.cpu.timesIdled                             913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           50814                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      302545                       # Number of Instructions Simulated
system.cpu.committedOps                        329560                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.388531                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.388531                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.418667                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.418667                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   363355                       # number of integer regfile reads
system.cpu.int_regfile_writes                  211123                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   1426442                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   134183                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  182090                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    635                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              9833                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.973970                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              104922                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9849                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.653061                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2941000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.973970                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            271473                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           271473                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        67897                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           67897                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        36410                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36410                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          307                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          307                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        104307                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           104307                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       104307                       # number of overall hits
system.cpu.dcache.overall_hits::total          104307                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        12581                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12581                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        13286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13286                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           10                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data        25867                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25867                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        25867                       # number of overall misses
system.cpu.dcache.overall_misses::total         25867                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    493839000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    493839000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    564775451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    564775451                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       391000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       391000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1058614451                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1058614451                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1058614451                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1058614451                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        80478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80478                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       130174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       130174                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       130174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       130174                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.156328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.156328                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.267345                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.267345                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.040498                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040498                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.031546                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.031546                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.198711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.198711                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.198711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.198711                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39252.762102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39252.762102                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42509.066009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42509.066009                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 30076.923077                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 30076.923077                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40925.289017                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40925.289017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40925.289017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40925.289017                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        66559                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1059                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.850803                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         9833                       # number of writebacks
system.cpu.dcache.writebacks::total              9833                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         5551                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5551                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        10477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10477                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        16028                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16028                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        16028                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16028                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         7030                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7030                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2809                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2809                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         9839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9839                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         9839                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9839                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    291005500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    291005500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    125193951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    125193951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       271000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       271000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    416199451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    416199451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    416199451                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    416199451                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.087353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.087353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.056524                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056524                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.031153                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.031153                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.075583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075583                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.075583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075583                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 41394.807966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41394.807966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44568.868281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44568.868281                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        27100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27100                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42300.991056                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42300.991056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42300.991056                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42300.991056                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               393                       # number of replacements
system.cpu.icache.tags.tagsinuse           337.455075                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              149794                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               768                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            195.044271                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   337.455075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.659092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.659092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            302152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           302152                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       149794                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149794                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        149794                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149794                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       149794                       # number of overall hits
system.cpu.icache.overall_hits::total          149794                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          898                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           898                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          898                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            898                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          898                       # number of overall misses
system.cpu.icache.overall_misses::total           898                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53161490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53161490                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53161490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53161490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53161490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53161490                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       150692                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       150692                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       150692                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       150692                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       150692                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       150692                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005959                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005959                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005959                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005959                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005959                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005959                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59199.877506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59199.877506                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59199.877506                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59199.877506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59199.877506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59199.877506                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        11932                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               144                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    82.861111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          393                       # number of writebacks
system.cpu.icache.writebacks::total               393                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          129                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          769                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          769                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          769                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          769                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          769                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          769                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47048991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47048991                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47048991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47048991                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47048991                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47048991                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005103                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005103                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005103                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005103                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61182.042913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61182.042913                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61182.042913                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61182.042913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61182.042913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61182.042913                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         20844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        10229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          808                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    361318500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4055                       # Transaction distribution
system.membus.trans_dist::WritebackClean         6171                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2888                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2888                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            769                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6961                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        29531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        74304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1259648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1333952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10618                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.076380                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.265617                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9807     92.36%     92.36% # Request fanout histogram
system.membus.snoop_fanout::1                     811      7.64%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               10618                       # Request fanout histogram
system.membus.reqLayer0.occupancy            63230500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4084475                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           50447227                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             14.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
