 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : meas_pred
Version: I-2013.12-SP2
Date   : Sun Feb 12 20:14:59 2017
****************************************

Operating Conditions: ss_typical_max_0p99v_125c   Library: sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c
Wire Load Model Mode: top

  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2063/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2061/CO (ADDF_X1M_A12TL40)                             0.13       7.85 f
  U2057/CO (ADDF_X1M_A12TL40)                             0.13       7.99 f
  U2053/CO (ADDF_X1M_A12TL40)                             0.13       8.12 f
  U2047/CO (ADDF_X1M_A12TL40)                             0.13       8.25 f
  U2045/CO (ADDF_X1M_A12TL40)                             0.13       8.38 f
  U2039/CO (ADDF_X1M_A12TL40)                             0.13       8.51 f
  U707/Y (XNOR3_X0P5M_A12TL40)                            0.13       8.64 r
  U708/Y (XNOR2_X0P5M_A12TL40)                            0.14       8.78 r
  U709/Y (OAI21_X0P5M_A12TL40)                            0.10       8.88 f
  U710/Y (AOI21_X0P5M_A12TL40)                            0.10       8.98 r
  y_buf_le_reg_11_/D (DFFRPQ_X1M_A12TL40)                 0.00       8.98 r
  data arrival time                                                  8.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_le_reg_11_/CK (DFFRPQ_X1M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -8.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.15       6.26 f
  U1764/Y (OAI22_X1M_A12TL40)                             0.08       6.34 r
  U1765/Y (AOI21_X1M_A12TL40)                             0.07       6.41 f
  U1766/Y (OAI21_X1M_A12TL40)                             0.10       6.52 r
  U1797/Y (OAI211_X1M_A12TL40)                            0.12       6.63 f
  U1798/Y (INV_X1M_A12TL40)                               0.14       6.77 r
  U1829/Y (AOI22_X1M_A12TL40)                             0.06       6.83 f
  U1830/Y (OAI211_X1M_A12TL40)                            0.16       6.99 r
  U1836/Y (NOR2_X1A_A12TL40)                              0.09       7.08 f
  U1854/CO (ADDF_X1M_A12TL40)                             0.16       7.24 f
  U1859/CO (ADDF_X1M_A12TL40)                             0.13       7.37 f
  U1853/CO (ADDF_X1M_A12TL40)                             0.13       7.51 f
  U1851/CO (ADDF_X1M_A12TL40)                             0.13       7.64 f
  U1849/CO (ADDF_X1M_A12TL40)                             0.13       7.77 f
  U1847/CO (ADDF_X1M_A12TL40)                             0.14       7.91 f
  U1845/CO (ADDF_X1M_A12TL40)                             0.14       8.04 f
  U1843/CO (ADDF_X1M_A12TL40)                             0.13       8.17 f
  U1841/CO (ADDF_X1M_A12TL40)                             0.13       8.30 f
  U1839/Y (XNOR3_X1M_A12TL40)                             0.19       8.49 f
  U730/Y (XNOR3_X0P5M_A12TL40)                            0.25       8.74 f
  U731/Y (OAI21_X0P5M_A12TL40)                            0.11       8.85 r
  U732/Y (AOI21_X0P5M_A12TL40)                            0.07       8.92 f
  y_buf_bot_reg_11_/D (DFFRPQ_X1M_A12TL40)                0.00       8.92 f
  data arrival time                                                  8.92

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_bot_reg_11_/CK (DFFRPQ_X1M_A12TL40)               0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2063/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2061/CO (ADDF_X1M_A12TL40)                             0.13       7.85 f
  U2057/CO (ADDF_X1M_A12TL40)                             0.13       7.99 f
  U2053/CO (ADDF_X1M_A12TL40)                             0.13       8.12 f
  U2047/CO (ADDF_X1M_A12TL40)                             0.13       8.25 f
  U2045/CO (ADDF_X1M_A12TL40)                             0.13       8.38 f
  U2039/S (ADDF_X1M_A12TL40)                              0.18       8.56 r
  U2040/Y (AND2_X1M_A12TL40)                              0.06       8.62 r
  y_buf_le_reg_10_/D (DFFRPQ_X1M_A12TL40)                 0.00       8.62 r
  data arrival time                                                  8.62

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_le_reg_10_/CK (DFFRPQ_X1M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2065/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2059/CO (ADDF_X1M_A12TL40)                             0.13       7.85 f
  U2055/CO (ADDF_X1M_A12TL40)                             0.13       7.99 f
  U2051/CO (ADDF_X1M_A12TL40)                             0.13       8.12 f
  U2049/CO (ADDF_X1M_A12TL40)                             0.13       8.25 f
  U2043/CO (ADDF_X1M_A12TL40)                             0.13       8.38 f
  U2041/S (ADDF_X1M_A12TL40)                              0.18       8.56 r
  U2042/Y (AND2_X1M_A12TL40)                              0.06       8.62 r
  y_buf_bot_reg_10_/D (DFFRPQ_X1M_A12TL40)                0.00       8.62 r
  data arrival time                                                  8.62

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_bot_reg_10_/CK (DFFRPQ_X1M_A12TL40)               0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -8.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2063/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2061/CO (ADDF_X1M_A12TL40)                             0.13       7.85 f
  U2057/CO (ADDF_X1M_A12TL40)                             0.13       7.99 f
  U2053/CO (ADDF_X1M_A12TL40)                             0.13       8.12 f
  U2047/CO (ADDF_X1M_A12TL40)                             0.13       8.25 f
  U2045/S (ADDF_X1M_A12TL40)                              0.18       8.43 r
  U2046/Y (AND2_X1M_A12TL40)                              0.06       8.49 r
  y_buf_le_reg_9_/D (DFFRPQ_X1M_A12TL40)                  0.00       8.49 r
  data arrival time                                                  8.49

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_le_reg_9_/CK (DFFRPQ_X1M_A12TL40)                 0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -8.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2065/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2059/CO (ADDF_X1M_A12TL40)                             0.13       7.85 f
  U2055/CO (ADDF_X1M_A12TL40)                             0.13       7.99 f
  U2051/CO (ADDF_X1M_A12TL40)                             0.13       8.12 f
  U2049/CO (ADDF_X1M_A12TL40)                             0.13       8.25 f
  U2043/S (ADDF_X1M_A12TL40)                              0.18       8.43 r
  U2044/Y (AND2_X1M_A12TL40)                              0.06       8.49 r
  y_buf_bot_reg_9_/D (DFFRPQ_X1M_A12TL40)                 0.00       8.49 r
  data arrival time                                                  8.49

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_bot_reg_9_/CK (DFFRPQ_X1M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -8.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2063/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2061/CO (ADDF_X1M_A12TL40)                             0.13       7.85 f
  U2057/CO (ADDF_X1M_A12TL40)                             0.13       7.99 f
  U2053/CO (ADDF_X1M_A12TL40)                             0.13       8.12 f
  U2047/S (ADDF_X1M_A12TL40)                              0.18       8.30 r
  U2048/Y (AND2_X1M_A12TL40)                              0.06       8.36 r
  y_buf_le_reg_8_/D (DFFRPQ_X0P5M_A12TL40)                0.00       8.36 r
  data arrival time                                                  8.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_le_reg_8_/CK (DFFRPQ_X0P5M_A12TL40)               0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -8.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2065/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2059/CO (ADDF_X1M_A12TL40)                             0.13       7.85 f
  U2055/CO (ADDF_X1M_A12TL40)                             0.13       7.99 f
  U2051/CO (ADDF_X1M_A12TL40)                             0.13       8.12 f
  U2049/S (ADDF_X1M_A12TL40)                              0.18       8.30 r
  U2050/Y (AND2_X1M_A12TL40)                              0.06       8.36 r
  y_buf_bot_reg_8_/D (DFFRPQ_X0P5M_A12TL40)               0.00       8.36 r
  data arrival time                                                  8.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_bot_reg_8_/CK (DFFRPQ_X0P5M_A12TL40)              0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -8.36
  --------------------------------------------------------------------------
  slack (MET)                                                        1.50


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2063/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2061/CO (ADDF_X1M_A12TL40)                             0.13       7.85 f
  U2057/CO (ADDF_X1M_A12TL40)                             0.13       7.99 f
  U2053/S (ADDF_X1M_A12TL40)                              0.18       8.16 r
  U2054/Y (AND2_X1M_A12TL40)                              0.06       8.22 r
  y_buf_le_reg_7_/D (DFFRPQ_X0P5M_A12TL40)                0.00       8.22 r
  data arrival time                                                  8.22

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_le_reg_7_/CK (DFFRPQ_X0P5M_A12TL40)               0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -8.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2065/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2059/CO (ADDF_X1M_A12TL40)                             0.13       7.85 f
  U2055/CO (ADDF_X1M_A12TL40)                             0.13       7.99 f
  U2051/S (ADDF_X1M_A12TL40)                              0.18       8.16 r
  U2052/Y (AND2_X1M_A12TL40)                              0.06       8.22 r
  y_buf_bot_reg_7_/D (DFFRPQ_X0P5M_A12TL40)               0.00       8.22 r
  data arrival time                                                  8.22

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_bot_reg_7_/CK (DFFRPQ_X0P5M_A12TL40)              0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -8.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2063/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2061/CO (ADDF_X1M_A12TL40)                             0.13       7.85 f
  U2057/S (ADDF_X1M_A12TL40)                              0.18       8.03 r
  U2058/Y (AND2_X1M_A12TL40)                              0.06       8.09 r
  y_buf_le_reg_6_/D (DFFRPQ_X0P5M_A12TL40)                0.00       8.09 r
  data arrival time                                                  8.09

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_le_reg_6_/CK (DFFRPQ_X0P5M_A12TL40)               0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2065/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2059/CO (ADDF_X1M_A12TL40)                             0.13       7.85 f
  U2055/S (ADDF_X1M_A12TL40)                              0.18       8.03 r
  U2056/Y (AND2_X1M_A12TL40)                              0.06       8.09 r
  y_buf_bot_reg_6_/D (DFFRPQ_X0P5M_A12TL40)               0.00       8.09 r
  data arrival time                                                  8.09

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_bot_reg_6_/CK (DFFRPQ_X0P5M_A12TL40)              0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2063/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2061/S (ADDF_X1M_A12TL40)                              0.18       7.90 r
  U2062/Y (AND2_X1M_A12TL40)                              0.06       7.96 r
  y_buf_le_reg_5_/D (DFFRPQ_X0P5M_A12TL40)                0.00       7.96 r
  data arrival time                                                  7.96

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_le_reg_5_/CK (DFFRPQ_X0P5M_A12TL40)               0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -7.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2065/CO (ADDF_X1M_A12TL40)                             0.15       7.72 f
  U2059/S (ADDF_X1M_A12TL40)                              0.18       7.90 r
  U2060/Y (AND2_X1M_A12TL40)                              0.06       7.96 r
  y_buf_bot_reg_5_/D (DFFRPQ_X0P5M_A12TL40)               0.00       7.96 r
  data arrival time                                                  7.96

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_bot_reg_5_/CK (DFFRPQ_X0P5M_A12TL40)              0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -7.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_le_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2063/S (ADDF_X1M_A12TL40)                              0.20       7.77 r
  U2064/Y (AND2_X1M_A12TL40)                              0.06       7.83 r
  y_buf_le_reg_4_/D (DFFRPQ_X0P5M_A12TL40)                0.00       7.83 r
  data arrival time                                                  7.83

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_le_reg_4_/CK (DFFRPQ_X0P5M_A12TL40)               0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -7.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: y_ave_top_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y_buf_bot_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  y_ave_top_reg_0_/CK (DFFRPQ_X1M_A12TL40)                0.00       0.00 r
  y_ave_top_reg_0_/Q (DFFRPQ_X1M_A12TL40)                 0.19       0.19 r
  U1011/Y (NAND2_X1A_A12TL40)                             0.05       0.24 f
  U1034/CO (ADDF_X1M_A12TL40)                             0.13       0.37 f
  U1032/CO (ADDF_X1M_A12TL40)                             0.13       0.50 f
  U1030/CO (ADDF_X1M_A12TL40)                             0.13       0.64 f
  U1028/CO (ADDF_X1M_A12TL40)                             0.13       0.77 f
  U1026/CO (ADDF_X1M_A12TL40)                             0.13       0.90 f
  U1024/CO (ADDF_X1M_A12TL40)                             0.13       1.03 f
  U1022/CO (ADDF_X1M_A12TL40)                             0.13       1.17 f
  U1020/CO (ADDF_X1M_A12TL40)                             0.13       1.30 f
  U1018/CO (ADDF_X1M_A12TL40)                             0.13       1.43 f
  U1016/CO (ADDF_X1M_A12TL40)                             0.13       1.56 f
  U1014/CO (ADDF_X1M_A12TL40)                             0.13       1.69 f
  U1037/CO (ADDH_X1M_A12TL40)                             0.18       1.87 f
  U1084/Y (AOI22BB_X0P7M_A12TL40)                         0.17       2.04 f
  U1343/CO (ADDF_X1M_A12TL40)                             0.16       2.20 f
  U1338/CO (ADDF_X1M_A12TL40)                             0.13       2.33 f
  U1332/CO (ADDF_X1M_A12TL40)                             0.13       2.47 f
  U1326/CO (ADDF_X1M_A12TL40)                             0.13       2.60 f
  U1320/CO (ADDF_X1M_A12TL40)                             0.13       2.73 f
  U1314/CO (ADDF_X1M_A12TL40)                             0.13       2.87 f
  U1308/CO (ADDF_X1M_A12TL40)                             0.13       3.00 f
  U1302/CO (ADDF_X1M_A12TL40)                             0.13       3.13 f
  U1296/CO (ADDF_X1M_A12TL40)                             0.13       3.27 f
  U1290/CO (ADDF_X1M_A12TL40)                             0.13       3.40 f
  U1284/CO (ADDF_X1M_A12TL40)                             0.13       3.53 f
  U1275/S (ADDF_X1M_A12TL40)                              0.19       3.73 r
  U1289/S (ADDF_X1M_A12TL40)                              0.17       3.90 f
  U1476/CO (ADDF_X1M_A12TL40)                             0.14       4.04 f
  U1472/CO (ADDF_X1M_A12TL40)                             0.13       4.17 f
  U1470/S (ADDF_X1M_A12TL40)                              0.12       4.30 f
  U1471/Y (INV_X1M_A12TL40)                               0.06       4.36 r
  U1685/CON (CGENI_X1M_A12TL40)                           0.05       4.41 f
  U1686/CON (CGENI_X1M_A12TL40)                           0.09       4.49 r
  U1687/Y (NAND2_X1A_A12TL40)                             0.06       4.56 f
  U698/Y (AOI21_X1M_A12TL40)                              0.30       4.86 r
  U1732/Y (AND2_X1M_A12TL40)                              0.14       5.00 r
  U1733/Y (INV_X1M_A12TL40)                               0.04       5.04 f
  U1808/CO (ADDF_X1M_A12TL40)                             0.14       5.18 f
  U1795/CO (ADDF_X1M_A12TL40)                             0.13       5.31 f
  U1784/CO (ADDF_X1M_A12TL40)                             0.13       5.45 f
  U1758/CO (ADDF_X1M_A12TL40)                             0.13       5.58 f
  U1746/CO (ADDF_X1M_A12TL40)                             0.13       5.71 f
  U1745/CO (ADDF_X1M_A12TL40)                             0.13       5.84 f
  U1747/CO (ADDF_X1M_A12TL40)                             0.13       5.98 f
  U1749/CO (ADDF_X1M_A12TL40)                             0.13       6.11 f
  U1736/S (ADDF_X1M_A12TL40)                              0.21       6.32 r
  U1764/Y (OAI22_X1M_A12TL40)                             0.06       6.38 f
  U1765/Y (AOI21_X1M_A12TL40)                             0.11       6.49 r
  U1766/Y (OAI21_X1M_A12TL40)                             0.07       6.56 f
  U1797/Y (OAI211_X1M_A12TL40)                            0.17       6.73 r
  U1798/Y (INV_X1M_A12TL40)                               0.09       6.82 f
  U1829/Y (AOI22_X1M_A12TL40)                             0.09       6.91 r
  U1830/Y (OAI211_X1M_A12TL40)                            0.09       7.00 f
  U1836/Y (NOR2_X1A_A12TL40)                              0.16       7.16 r
  U1854/CO (ADDF_X1M_A12TL40)                             0.14       7.30 r
  U1859/CO (ADDF_X1M_A12TL40)                             0.10       7.40 r
  U1853/S (ADDF_X1M_A12TL40)                              0.17       7.57 f
  U2065/S (ADDF_X1M_A12TL40)                              0.20       7.77 r
  U2066/Y (AND2_X1M_A12TL40)                              0.06       7.83 r
  y_buf_bot_reg_4_/D (DFFRPQ_X0P5M_A12TL40)               0.00       7.83 r
  data arrival time                                                  7.83

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  y_buf_bot_reg_4_/CK (DFFRPQ_X0P5M_A12TL40)              0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -7.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2099/Y (NAND3BB_X1M_A12TL40)                           0.14       1.19 f
  U2100/Y (INV_X1M_A12TL40)                               0.17       1.35 r
  U2316/Y (NAND2_X1A_A12TL40)                             0.07       1.43 f
  U2324/Y (AOI32_X1M_A12TL40)                             0.11       1.54 r
  c_FSM_Y_reg_8_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_Y_reg_8_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                        8.31


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2099/Y (NAND3BB_X1M_A12TL40)                           0.14       1.19 f
  U2100/Y (INV_X1M_A12TL40)                               0.17       1.35 r
  U2319/Y (NAND2_X1A_A12TL40)                             0.07       1.43 f
  U2322/Y (AOI32_X1M_A12TL40)                             0.11       1.54 r
  c_FSM_Y_reg_4_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_Y_reg_4_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                        8.31


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2099/Y (NAND3BB_X1M_A12TL40)                           0.14       1.19 f
  U2100/Y (INV_X1M_A12TL40)                               0.17       1.35 r
  U2313/Y (NAND2_X1A_A12TL40)                             0.07       1.43 f
  U2326/Y (AOI32_X1M_A12TL40)                             0.11       1.54 r
  c_FSM_Y_reg_6_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_Y_reg_6_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                        8.31


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2099/Y (NAND3BB_X1M_A12TL40)                           0.14       1.19 f
  U2100/Y (INV_X1M_A12TL40)                               0.17       1.35 r
  U2315/Y (AOI21_X1M_A12TL40)                             0.09       1.44 f
  U2317/Y (OAI22_X1M_A12TL40)                             0.09       1.52 r
  c_FSM_Y_reg_7_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.52 r
  data arrival time                                                  1.52

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_Y_reg_7_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        8.32


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2099/Y (NAND3BB_X1M_A12TL40)                           0.14       1.19 f
  U2100/Y (INV_X1M_A12TL40)                               0.17       1.35 r
  U2312/Y (AOI21_X1M_A12TL40)                             0.09       1.44 f
  U2314/Y (OAI22_X1M_A12TL40)                             0.09       1.52 r
  c_FSM_Y_reg_5_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.52 r
  data arrival time                                                  1.52

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_Y_reg_5_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        8.32


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2099/Y (NAND3BB_X1M_A12TL40)                           0.14       1.19 f
  U2100/Y (INV_X1M_A12TL40)                               0.17       1.35 r
  U2318/Y (AOI21_X1M_A12TL40)                             0.09       1.44 f
  U2320/Y (OAI22_X1M_A12TL40)                             0.09       1.52 r
  c_FSM_Y_reg_3_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.52 r
  data arrival time                                                  1.52

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_Y_reg_3_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        8.32


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2099/Y (NAND3BB_X1M_A12TL40)                           0.14       1.19 f
  U2100/Y (INV_X1M_A12TL40)                               0.17       1.35 r
  U2105/Y (NOR2_X1A_A12TL40)                              0.05       1.40 f
  U2106/Y (OAI22_X0P7M_A12TL40)                           0.07       1.48 r
  c_FSM_Y_reg_9_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.48 r
  data arrival time                                                  1.48

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_Y_reg_9_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                        8.37


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2099/Y (NAND3BB_X1M_A12TL40)                           0.14       1.19 f
  U2306/Y (OAI21_X1M_A12TL40)                             0.12       1.31 r
  U2328/Y (OAI21_X1M_A12TL40)                             0.06       1.37 f
  U2329/Y (OAI31_X1M_A12TL40)                             0.07       1.44 r
  c_FSM_Y_reg_2_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.44 r
  data arrival time                                                  1.44

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_Y_reg_2_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        8.40


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2107/Y (NAND2_X1A_A12TL40)                             0.10       1.15 r
  U2290/Y (INV_X1M_A12TL40)                               0.10       1.25 f
  U2294/Y (AOI21_X1M_A12TL40)                             0.11       1.36 r
  U2305/Y (AOI32_X1M_A12TL40)                             0.06       1.42 f
  c_FSM_X_reg_8_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_X_reg_8_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.43


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2107/Y (NAND2_X1A_A12TL40)                             0.10       1.15 r
  U2290/Y (INV_X1M_A12TL40)                               0.10       1.25 f
  U2291/Y (AOI21_X1M_A12TL40)                             0.11       1.36 r
  U2301/Y (AOI32_X1M_A12TL40)                             0.06       1.42 f
  c_FSM_X_reg_6_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_X_reg_6_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.43


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2107/Y (NAND2_X1A_A12TL40)                             0.10       1.15 r
  U2290/Y (INV_X1M_A12TL40)                               0.10       1.25 f
  U2297/Y (AOI21_X1M_A12TL40)                             0.11       1.36 r
  U2303/Y (AOI32_X1M_A12TL40)                             0.06       1.42 f
  c_FSM_X_reg_4_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_X_reg_4_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.43


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2107/Y (NAND2_X1A_A12TL40)                             0.10       1.15 r
  U2290/Y (INV_X1M_A12TL40)                               0.10       1.25 f
  U2297/Y (AOI21_X1M_A12TL40)                             0.11       1.36 r
  U2299/Y (OAI22_X1M_A12TL40)                             0.07       1.42 f
  c_FSM_X_reg_3_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_X_reg_3_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.44


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2107/Y (NAND2_X1A_A12TL40)                             0.10       1.15 r
  U2290/Y (INV_X1M_A12TL40)                               0.10       1.25 f
  U2294/Y (AOI21_X1M_A12TL40)                             0.11       1.36 r
  U2296/Y (OAI22_X1M_A12TL40)                             0.07       1.42 f
  c_FSM_X_reg_7_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_X_reg_7_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.44


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2107/Y (NAND2_X1A_A12TL40)                             0.10       1.15 r
  U2290/Y (INV_X1M_A12TL40)                               0.10       1.25 f
  U2291/Y (AOI21_X1M_A12TL40)                             0.11       1.36 r
  U2293/Y (OAI22_X1M_A12TL40)                             0.07       1.42 f
  c_FSM_X_reg_5_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.42 f
  data arrival time                                                  1.42

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_X_reg_5_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        8.44


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2099/Y (NAND3BB_X1M_A12TL40)                           0.14       1.19 f
  U2306/Y (OAI21_X1M_A12TL40)                             0.12       1.31 r
  U2308/Y (AO22_X1M_A12TL40)                              0.10       1.40 r
  c_FSM_Y_reg_1_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_Y_reg_1_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        8.45


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2107/Y (NAND2_X1A_A12TL40)                             0.10       1.15 r
  U2287/Y (OAI21_X0P7M_A12TL40)                           0.10       1.24 f
  U2310/Y (OAI21_X1M_A12TL40)                             0.09       1.33 r
  U2311/Y (OAI31_X1M_A12TL40)                             0.06       1.39 f
  c_FSM_X_reg_2_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.39 f
  data arrival time                                                  1.39

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_X_reg_2_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        8.47


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2107/Y (NAND2_X1A_A12TL40)                             0.10       1.15 r
  U2287/Y (OAI21_X0P7M_A12TL40)                           0.10       1.24 f
  U2289/Y (AO22_X1M_A12TL40)                              0.12       1.36 f
  c_FSM_X_reg_1_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.36 f
  data arrival time                                                  1.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_X_reg_1_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.03       9.87
  data required time                                                 9.87
  --------------------------------------------------------------------------
  data required time                                                 9.87
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                        8.51


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_Y_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2099/Y (NAND3BB_X1M_A12TL40)                           0.14       1.19 f
  U2111/Y (AOI22_X0P7M_A12TL40)                           0.10       1.28 r
  c_FSM_Y_reg_0_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_Y_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        8.56


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2107/Y (NAND2_X1A_A12TL40)                             0.10       1.15 r
  U2109/Y (AOI22_X0P5M_A12TL40)                           0.07       1.22 f
  c_FSM_X_reg_0_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        8.62


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2093/Y (NOR2_X1A_A12TL40)                              0.09       0.98 r
  U2094/Y (NAND2_X1A_A12TL40)                             0.06       1.05 f
  U2107/Y (NAND2_X1A_A12TL40)                             0.10       1.15 r
  U2115/Y (OAI22_X0P7M_A12TL40)                           0.07       1.22 f
  c_FSM_X_reg_10_/D (DFFRPQ_X0P5M_A12TL40)                0.00       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_X_reg_10_/CK (DFFRPQ_X0P5M_A12TL40)               0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        8.64


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_X_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2082/Y (NAND3_X1A_A12TL40)                             0.12       0.40 f
  U2084/Y (NOR2_X1A_A12TL40)                              0.10       0.50 r
  U2085/Y (NAND2_X1A_A12TL40)                             0.07       0.58 f
  U2087/Y (NOR2_X1A_A12TL40)                              0.09       0.67 r
  U2088/Y (NAND2_X1A_A12TL40)                             0.07       0.74 f
  U2090/Y (NOR2_X1A_A12TL40)                              0.09       0.83 r
  U2091/Y (NAND2_X1A_A12TL40)                             0.07       0.90 f
  U2113/Y (AOI21_X0P7M_A12TL40)                           0.12       1.02 r
  U2117/Y (OAI22_X0P7M_A12TL40)                           0.07       1.08 f
  c_FSM_X_reg_9_/D (DFFRPQ_X0P5M_A12TL40)                 0.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_X_reg_9_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       9.90 r
  library setup time                                     -0.04       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        8.78


  Startpoint: c_FSM_Y_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_Y_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.28       0.28 r
  U2110/Y (INV_X1M_A12TL40)                               0.07       0.36 f
  U2194/Y (NOR2_X1A_A12TL40)                              0.07       0.43 r
  stages_reg_0__cor_Y__0_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_Y__0_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        9.42


  Startpoint: c_FSM_X_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_0_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_0_/Q (DFFRPQ_X0P5M_A12TL40)                 0.29       0.29 r
  U2108/Y (INV_X1M_A12TL40)                               0.06       0.35 f
  U2193/Y (NOR2_X1A_A12TL40)                              0.06       0.42 r
  stages_reg_0__cor_X__0_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.42 r
  data arrival time                                                  0.42

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_X__0_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        9.43


  Startpoint: c_FSM_Y_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_1_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_Y_reg_1_/Q (DFFRPQ_X0P5M_A12TL40)                 0.27       0.27 r
  U2188/Y (INV_X1M_A12TL40)                               0.06       0.33 f
  U2189/Y (NOR2_X1A_A12TL40)                              0.07       0.39 r
  stages_reg_0__cor_Y__1_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_Y__1_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        9.45


  Startpoint: c_FSM_X_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_1_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_1_/Q (DFFRPQ_X0P5M_A12TL40)                 0.27       0.27 r
  U2286/Y (NOR2B_X1M_A12TL40)                             0.12       0.39 r
  stages_reg_0__cor_X__1_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_X__1_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        9.46


  Startpoint: c_FSM_Y_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_2_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_Y_reg_2_/Q (DFFRPQ_X0P5M_A12TL40)                 0.25       0.25 r
  U2176/Y (INV_X1M_A12TL40)                               0.06       0.31 f
  U2177/Y (NOR2_X1A_A12TL40)                              0.07       0.37 r
  stages_reg_0__cor_Y__2_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_Y__2_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        9.47


  Startpoint: c_FSM_X_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_2_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_2_/Q (DFFRPQ_X0P5M_A12TL40)                 0.25       0.25 r
  U2285/Y (NOR2B_X1M_A12TL40)                             0.11       0.37 r
  stages_reg_0__cor_X__2_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_X__2_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        9.48


  Startpoint: c_FSM_Y_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_4_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_Y_reg_4_/Q (DFFRPQ_X0P5M_A12TL40)                 0.23       0.23 r
  U2186/Y (INV_X1M_A12TL40)                               0.06       0.29 f
  U2187/Y (NOR2_X1A_A12TL40)                              0.06       0.35 r
  stages_reg_0__cor_Y__4_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_Y__4_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.49


  Startpoint: c_FSM_Y_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_8_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_Y_reg_8_/Q (DFFRPQ_X0P5M_A12TL40)                 0.23       0.23 r
  U2180/Y (INV_X1M_A12TL40)                               0.06       0.29 f
  U2181/Y (NOR2_X1A_A12TL40)                              0.06       0.35 r
  stages_reg_0__cor_Y__8_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_Y__8_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.49


  Startpoint: c_FSM_Y_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_6_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_Y_reg_6_/Q (DFFRPQ_X0P5M_A12TL40)                 0.23       0.23 r
  U2184/Y (INV_X1M_A12TL40)                               0.06       0.29 f
  U2185/Y (NOR2_X1A_A12TL40)                              0.06       0.35 r
  stages_reg_0__cor_Y__6_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_Y__6_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.49


  Startpoint: c_FSM_X_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_8_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_8_/Q (DFFRPQ_X0P5M_A12TL40)                 0.24       0.24 r
  U2169/Y (INV_X1M_A12TL40)                               0.05       0.29 f
  U2170/Y (NOR2_X1A_A12TL40)                              0.06       0.35 r
  stages_reg_0__cor_X__8_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_X__8_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.50


  Startpoint: c_FSM_X_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_6_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_6_/Q (DFFRPQ_X0P5M_A12TL40)                 0.24       0.24 r
  U2171/Y (INV_X1M_A12TL40)                               0.05       0.29 f
  U2172/Y (NOR2_X1A_A12TL40)                              0.06       0.35 r
  stages_reg_0__cor_X__6_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_X__6_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.50


  Startpoint: c_FSM_X_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_4_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_4_/Q (DFFRPQ_X0P5M_A12TL40)                 0.24       0.24 r
  U2173/Y (INV_X1M_A12TL40)                               0.05       0.29 f
  U2174/Y (NOR2_X1A_A12TL40)                              0.06       0.35 r
  stages_reg_0__cor_X__4_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_X__4_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.50


  Startpoint: c_FSM_X_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_10_/CK (DFFRPQ_X0P5M_A12TL40)               0.00       0.00 r
  c_FSM_X_reg_10_/Q (DFFRPQ_X0P5M_A12TL40)                0.24       0.24 r
  U2112/Y (INV_X1M_A12TL40)                               0.05       0.29 f
  U2175/Y (NOR2_X1A_A12TL40)                              0.06       0.35 r
  stages_reg_0__cor_X__10_/D (DFFRPQ_X0P5M_A12TL40)       0.00       0.35 r
  data arrival time                                                  0.35

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_X__10_/CK (DFFRPQ_X0P5M_A12TL40)      0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.50


  Startpoint: c_FSM_state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_FSM_state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_state_reg/CK (DFFRPQ_X0P5M_A12TL40)               0.00       0.00 r
  c_FSM_state_reg/Q (DFFRPQ_X0P5M_A12TL40)                0.20       0.20 r
  U2095/Y (INV_X1M_A12TL40)                               0.04       0.24 f
  U2119/Y (AOI21_X0P5M_A12TL40)                           0.09       0.32 r
  c_FSM_state_reg/D (DFFRPQ_X0P5M_A12TL40)                0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  c_FSM_state_reg/CK (DFFRPQ_X0P5M_A12TL40)               0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        9.52


  Startpoint: c_FSM_Y_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_5_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_Y_reg_5_/Q (DFFRPQ_X0P5M_A12TL40)                 0.20       0.20 r
  U2074/Y (INV_X1M_A12TL40)                               0.05       0.25 f
  U2192/Y (NOR2_X1A_A12TL40)                              0.07       0.32 r
  stages_reg_0__cor_Y__5_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_Y__5_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        9.53


  Startpoint: c_FSM_Y_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_7_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_Y_reg_7_/Q (DFFRPQ_X0P5M_A12TL40)                 0.20       0.20 r
  U2077/Y (INV_X1M_A12TL40)                               0.05       0.25 f
  U2191/Y (NOR2_X1A_A12TL40)                              0.07       0.31 r
  stages_reg_0__cor_Y__7_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_Y__7_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.53


  Startpoint: c_FSM_Y_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_3_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_Y_reg_3_/Q (DFFRPQ_X0P5M_A12TL40)                 0.20       0.20 r
  U2071/Y (INV_X1M_A12TL40)                               0.05       0.25 f
  U2190/Y (NOR2_X1A_A12TL40)                              0.06       0.31 r
  stages_reg_0__cor_Y__3_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_Y__3_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.53


  Startpoint: c_FSM_X_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_7_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_7_/Q (DFFRPQ_X0P5M_A12TL40)                 0.21       0.21 r
  U2089/Y (INV_X1M_A12TL40)                               0.05       0.26 f
  U2183/Y (NOR2_X1A_A12TL40)                              0.06       0.31 r
  stages_reg_0__cor_X__7_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_X__7_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.53


  Startpoint: c_FSM_X_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_5_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_5_/Q (DFFRPQ_X0P5M_A12TL40)                 0.21       0.21 r
  U2086/Y (INV_X1M_A12TL40)                               0.05       0.26 f
  U2179/Y (NOR2_X1A_A12TL40)                              0.06       0.31 r
  stages_reg_0__cor_X__5_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_X__5_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.53


  Startpoint: c_FSM_X_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_3_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_3_/Q (DFFRPQ_X0P5M_A12TL40)                 0.21       0.21 r
  U2083/Y (INV_X1M_A12TL40)                               0.05       0.26 f
  U2182/Y (NOR2_X1A_A12TL40)                              0.06       0.31 r
  stages_reg_0__cor_X__3_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_X__3_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.53


  Startpoint: stages_reg_0__cor_X__2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__2_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       0.00 r
  stages_reg_0__cor_X__2_/Q (DFFRPQ_X0P5M_A12TL40)        0.21       0.21 r
  U2128/Y (AND2_X0P5B_A12TL40)                            0.11       0.32 r
  stages_reg_1__cor_X__2_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_1__cor_X__2_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: stages_reg_0__cor_X__4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__4_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       0.00 r
  stages_reg_0__cor_X__4_/Q (DFFRPQ_X0P5M_A12TL40)        0.21       0.21 r
  U2126/Y (AND2_X0P5B_A12TL40)                            0.11       0.32 r
  stages_reg_1__cor_X__4_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_1__cor_X__4_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: c_FSM_X_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_X__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_X_reg_9_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_X_reg_9_/Q (DFFRPQ_X0P5M_A12TL40)                 0.21       0.21 r
  U2092/Y (INV_X1M_A12TL40)                               0.05       0.25 f
  U2120/Y (NOR2_X1M_A12TL40)                              0.06       0.31 r
  stages_reg_0__cor_X__9_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_X__9_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: c_FSM_Y_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_0__cor_Y__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  c_FSM_Y_reg_9_/CK (DFFRPQ_X0P5M_A12TL40)                0.00       0.00 r
  c_FSM_Y_reg_9_/Q (DFFRPQ_X0P5M_A12TL40)                 0.20       0.20 r
  U2080/Y (INV_X1M_A12TL40)                               0.05       0.24 f
  U2178/Y (NOR2_X1A_A12TL40)                              0.06       0.31 r
  stages_reg_0__cor_Y__9_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_0__cor_Y__9_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.06       9.84
  data required time                                                 9.84
  --------------------------------------------------------------------------
  data required time                                                 9.84
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: stages_reg_0__cor_X__3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__3_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       0.00 r
  stages_reg_0__cor_X__3_/Q (DFFRPQ_X0P5M_A12TL40)        0.21       0.21 r
  U2127/Y (AND2_X0P5B_A12TL40)                            0.11       0.32 r
  stages_reg_1__cor_X__3_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_1__cor_X__3_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: stages_reg_0__cor_X__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__5_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       0.00 r
  stages_reg_0__cor_X__5_/Q (DFFRPQ_X0P5M_A12TL40)        0.21       0.21 r
  U2125/Y (AND2_X0P5B_A12TL40)                            0.11       0.32 r
  stages_reg_1__cor_X__5_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_1__cor_X__5_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: stages_reg_0__cor_X__10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__10_/CK (DFFRPQ_X0P5M_A12TL40)      0.00       0.00 r
  stages_reg_0__cor_X__10_/Q (DFFRPQ_X0P5M_A12TL40)       0.21       0.21 r
  U2131/Y (AND2_X0P5B_A12TL40)                            0.11       0.31 r
  stages_reg_1__cor_X__10_/D (DFFRPQ_X0P5M_A12TL40)       0.00       0.32 r
  data arrival time                                                  0.32

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_1__cor_X__10_/CK (DFFRPQ_X0P5M_A12TL40)      0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: stages_reg_0__cor_X__9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__9_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       0.00 r
  stages_reg_0__cor_X__9_/Q (DFFRPQ_X0P5M_A12TL40)        0.21       0.21 r
  U2121/Y (AND2_X0P5B_A12TL40)                            0.11       0.31 r
  stages_reg_1__cor_X__9_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_1__cor_X__9_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: stages_reg_0__cor_X__1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__1_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       0.00 r
  stages_reg_0__cor_X__1_/Q (DFFRPQ_X0P5M_A12TL40)        0.21       0.21 r
  U2129/Y (AND2_X0P5B_A12TL40)                            0.11       0.31 r
  stages_reg_1__cor_X__1_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_1__cor_X__1_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: stages_reg_0__cor_X__6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__6_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       0.00 r
  stages_reg_0__cor_X__6_/Q (DFFRPQ_X0P5M_A12TL40)        0.21       0.21 r
  U2124/Y (AND2_X0P5B_A12TL40)                            0.11       0.31 r
  stages_reg_1__cor_X__6_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_1__cor_X__6_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: stages_reg_0__cor_X__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__0_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       0.00 r
  stages_reg_0__cor_X__0_/Q (DFFRPQ_X0P5M_A12TL40)        0.21       0.21 r
  U2130/Y (AND2_X0P5B_A12TL40)                            0.11       0.31 r
  stages_reg_1__cor_X__0_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_1__cor_X__0_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: stages_reg_0__cor_X__7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__7_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       0.00 r
  stages_reg_0__cor_X__7_/Q (DFFRPQ_X0P5M_A12TL40)        0.21       0.21 r
  U2123/Y (AND2_X0P5B_A12TL40)                            0.11       0.31 r
  stages_reg_1__cor_X__7_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_1__cor_X__7_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: stages_reg_0__cor_X__8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stages_reg_1__cor_X__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  meas_pred          Small                 sc12mc_logic0040ll_base_lvt_c40_ss_typical_max_0p99v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.00       0.00
  stages_reg_0__cor_X__8_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       0.00 r
  stages_reg_0__cor_X__8_/Q (DFFRPQ_X0P5M_A12TL40)        0.21       0.21 r
  U2122/Y (AND2_X0P5B_A12TL40)                            0.11       0.31 r
  stages_reg_1__cor_X__8_/D (DFFRPQ_X0P5M_A12TL40)        0.00       0.31 r
  data arrival time                                                  0.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (propagated)                        0.00      10.00
  clock uncertainty                                      -0.10       9.90
  stages_reg_1__cor_X__8_/CK (DFFRPQ_X0P5M_A12TL40)       0.00       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  --------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


1
