0.6
2017.4
Dec 15 2017
20:57:24
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_axi_master_BUS_DST.v,1525478090,systemVerilog,,,,AESL_axi_master_BUS_DST,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_axi_master_BUS_SRC.v,1525478090,systemVerilog,,,,AESL_axi_master_BUS_SRC,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_axi_slave_BUS_CTRL.v,1525478090,systemVerilog,,,,AESL_axi_slave_BUS_CTRL,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_deadlock_detection_unit.v,1525478090,systemVerilog,,,,AESL_deadlock_detect_unit,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_deadlock_detector.v,1525478090,systemVerilog,,,,AESL_deadlock_detector,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/AESL_deadlock_report_unit.v,1525478090,systemVerilog,,,,AESL_deadlock_report_unit,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd.autotb.v,1525478090,systemVerilog,,,,apatb_IZigzagMatrix_f2r_forBody_s2e_forEnd_top,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd.v,1525478001,systemVerilog,,,,IZigzagMatrix_f2r_forBody_s2e_forEnd,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi.v,1525478002,systemVerilog,,,,IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_CTRL_s_axi,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi.v,1525478002,systemVerilog,,,,IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_buffer;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_decoder;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_fifo;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_read;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_reg_slice;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_throttl;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_DST_m_axi_write,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi.v,1525478002,systemVerilog,,,,IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_buffer;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_decoder;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_fifo;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_read;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_reg_slice;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_throttl;IZigzagMatrix_f2r_forBody_s2e_forEnd_BUS_SRC_m_axi_write,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/IZigzagMatrix_f2rcud.v,1525478002,systemVerilog,,,,IZigzagMatrix_f2rcud,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/Loop_0_proc19.v,1525477999,systemVerilog,,,,Loop_0_proc19,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/Loop_0_proc19_zigbkb.v,1525478002,systemVerilog,,,,Loop_0_proc19_zigbkb;Loop_0_proc19_zigbkb_rom,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/Loop_1_proc.v,1525478000,systemVerilog,,,,Loop_1_proc,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/dataflow_in_loop.v,1525478000,systemVerilog,,,,dataflow_in_loop,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/dataflow_in_loop_dEe.v,1525478002,systemVerilog,,,,dataflow_in_loop_dEe,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/dataflow_in_loop_dEe_memcore.v,1525478002,systemVerilog,,,,dataflow_in_loop_dEe_memcore;dataflow_in_loop_dEe_memcore_ram,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/dataflow_in_loop_tde.v,1525478002,systemVerilog,,,,dataflow_in_loop_tde,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/dataflow_in_loop_tde_memcore.v,1525478002,systemVerilog,,,,dataflow_in_loop_tde_memcore;dataflow_in_loop_tde_memcore_ram,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/fifo_w1_d2_A.v,1525478002,systemVerilog,,,,fifo_w1_d2_A;fifo_w1_d2_A_shiftReg,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/fifo_w30_d1_A.v,1525478002,systemVerilog,,,,fifo_w30_d1_A;fifo_w30_d1_A_shiftReg,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/fifo_w30_d2_A.v,1525478002,systemVerilog,,,,fifo_w30_d2_A;fifo_w30_d2_A_shiftReg,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
/home/giorgio/workspace/jpeg-rs-clean/syn/Izigzagmatrix/OPT/sim/verilog/memcpy_omatrix_out_b.v,1525478000,systemVerilog,,,,memcpy_omatrix_out_b,/home/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib,,,,,,
