

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5'
================================================================
* Date:           Sun Sep  3 07:05:29 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9255|     9255|  92.550 us|  92.550 us|  9255|  9255|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_outp_to_float_bias_i5_l_j5  |     9253|     9253|        39|          1|          1|  9216|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     205|    390|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     687|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     892|    700|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U40  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |sitofp_32ns_32_6_no_dsp_1_U44       |sitofp_32ns_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   2|  205|  390|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln123_1_fu_183_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln123_fu_195_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln124_fu_223_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln134_fu_271_p2       |         +|   0|  0|  14|          14|          14|
    |sub_ln134_fu_262_p2       |         -|   0|  0|  14|          14|          14|
    |icmp_ln123_fu_177_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln124_fu_201_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln123_2_fu_215_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln123_fu_207_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 110|          83|          62|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i5_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten38_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j5_load                |   9|          2|   10|         20|
    |i5_fu_66                                |   9|          2|    4|          8|
    |indvar_flatten38_fu_70                  |   9|          2|   14|         28|
    |j5_fu_62                                |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i5_fu_66                           |   4|   0|    4|          0|
    |indvar_flatten38_fu_70             |  14|   0|   14|          0|
    |j5_cast_reg_362                    |  10|   0|   64|         54|
    |j5_fu_62                           |  10|   0|   10|          0|
    |max_inp_load_reg_352               |  32|   0|   32|          0|
    |select_ln123_2_reg_325             |   4|   0|    4|          0|
    |select_ln123_reg_319               |  10|   0|   10|          0|
    |v554_load_reg_397                  |  32|   0|   32|          0|
    |v68_reg_342                        |  32|   0|   32|          0|
    |v70_reg_357                        |  32|   0|   32|          0|
    |v71_reg_372                        |  32|   0|   32|          0|
    |v72_reg_377                        |  32|   0|   32|          0|
    |v73_reg_382                        |  32|   0|   32|          0|
    |v74_reg_392                        |  32|   0|   32|          0|
    |v76_reg_407                        |  32|   0|   32|          0|
    |zext_ln134_2_reg_332               |  14|   0|   64|         50|
    |j5_cast_reg_362                    |  64|  32|   64|         54|
    |select_ln123_2_reg_325             |  64|  32|    4|          0|
    |select_ln123_reg_319               |  64|  32|   10|          0|
    |zext_ln134_2_reg_332               |  64|  32|   64|         50|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 687| 128|  677|        208|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_638_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_638_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_638_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_638_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_634_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_634_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_634_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_634_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_642_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_642_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_642_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|grp_fu_642_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5|  return value|
|max_inp_address0    |  out|    4|   ap_memory|                                                 max_inp|         array|
|max_inp_ce0         |  out|    1|   ap_memory|                                                 max_inp|         array|
|max_inp_q0          |   in|   32|   ap_memory|                                                 max_inp|         array|
|v3_address0         |  out|   14|   ap_memory|                                                      v3|         array|
|v3_ce0              |  out|    1|   ap_memory|                                                      v3|         array|
|v3_we0              |  out|    1|   ap_memory|                                                      v3|         array|
|v3_d0               |  out|   32|   ap_memory|                                                      v3|         array|
|q_outp_address0     |  out|   14|   ap_memory|                                                  q_outp|         array|
|q_outp_ce0          |  out|    1|   ap_memory|                                                  q_outp|         array|
|q_outp_q0           |   in|   32|   ap_memory|                                                  q_outp|         array|
|max_W_address0      |  out|   10|   ap_memory|                                                   max_W|         array|
|max_W_ce0           |  out|    1|   ap_memory|                                                   max_W|         array|
|max_W_q0            |   in|   32|   ap_memory|                                                   max_W|         array|
|v554_address0       |  out|   10|   ap_memory|                                                    v554|         array|
|v554_ce0            |  out|    1|   ap_memory|                                                    v554|         array|
|v554_q0             |   in|   32|   ap_memory|                                                    v554|         array|
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+

