# Reading C:/Program Files (x86)/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Loading project multicycle_niosII
# Compile of PC.vhd was successful.
do test_PC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:29 on Oct 24,2017
# vcom -reportprogress 300 -93 ../vhdl/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture synth of PC
# End time: 20:24:29 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:30 on Oct 24,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 20:24:30 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:24:30 on Oct 24,2017
# vcom -reportprogress 300 -93 ../testbench/tb_PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_PC
# -- Compiling architecture testbench of tb_PC
# ** Warning: ../testbench/tb_PC.vhd(57): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_PC.vhd(59): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 20:24:30 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim tb_PC 
# Start time: 20:24:30 on Oct 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_pc(testbench)
# Loading ieee.numeric_std(body)
# Loading work.pc(fast)
# - Program Counter test:
# ** Error: Unexpected output value for addr
#    Time: 12500 ps  Iteration: 1  Instance: /tb_pc
# - reset_n test...
# ** Error: Unexpected output value for addr
#    Time: 27500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 32500 ps  Iteration: 1  Instance: /tb_pc
# - sel_imm test...
# ** Error: Unexpected output value for addr
#    Time: 37500 ps  Iteration: 1  Instance: /tb_pc
# - sel_a test...
# ** Error: Unexpected output value for addr
#    Time: 42500 ps  Iteration: 1  Instance: /tb_pc
# - add_imm test...
# ** Error: Unexpected output value for addr
#    Time: 47500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 52500 ps  Iteration: 1  Instance: /tb_pc
# - enable test...
# ** Error: Unexpected output value for addr
#    Time: 57500 ps  Iteration: 1  Instance: /tb_pc
# - pc+4 test...
# ** Error: Unexpected output value for addr
#    Time: 62500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 67500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 72500 ps  Iteration: 1  Instance: /tb_pc
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
do test_PC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:33 on Oct 24,2017
# vcom -reportprogress 300 -93 ../vhdl/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture synth of PC
# ** Error: ../vhdl/PC.vhd(44): near "end": (vcom-1576) expecting ';'.
# End time: 20:26:34 on Oct 24,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/Program Files (x86)/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./test_PC.do line 4
# C:/Program Files (x86)/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 ../vhdl/PC.vhd"
# Compile of PC.vhd failed with 1 errors.
# Compile of PC.vhd was successful.
do test_PC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:54 on Oct 24,2017
# vcom -reportprogress 300 -93 ../vhdl/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture synth of PC
# End time: 20:26:54 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:54 on Oct 24,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 20:26:54 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:54 on Oct 24,2017
# vcom -reportprogress 300 -93 ../testbench/tb_PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_PC
# -- Compiling architecture testbench of tb_PC
# ** Warning: ../testbench/tb_PC.vhd(57): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_PC.vhd(59): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 20:26:54 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 20:26:56 on Oct 24,2017, Elapsed time: 0:02:26
# Errors: 15, Warnings: 22
# vsim tb_PC 
# Start time: 20:26:56 on Oct 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_pc(testbench)
# Loading ieee.numeric_std(body)
# Loading work.pc(fast)
# - Program Counter test:
# - reset_n test...
# - sel_imm test...
# - sel_a test...
# - add_imm test...
# - enable test...
# - pc+4 test...
# ===================================================================
# Simulation is successful
# ===================================================================
# Compile of PC.vhd was successful.
do test_PC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:14 on Oct 24,2017
# vcom -reportprogress 300 -93 ../vhdl/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture synth of PC
# End time: 20:29:14 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:14 on Oct 24,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 20:29:15 on Oct 24,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:29:15 on Oct 24,2017
# vcom -reportprogress 300 -93 ../testbench/tb_PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_PC
# -- Compiling architecture testbench of tb_PC
# ** Warning: ../testbench/tb_PC.vhd(57): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_PC.vhd(59): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 20:29:15 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 20:29:16 on Oct 24,2017, Elapsed time: 0:02:20
# Errors: 0, Warnings: 22
# vsim tb_PC 
# Start time: 20:29:16 on Oct 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_pc(testbench)
# Loading ieee.numeric_std(body)
# Loading work.pc(fast)
# - Program Counter test:
# ** Error: Unexpected output value for addr
#    Time: 12500 ps  Iteration: 1  Instance: /tb_pc
# - reset_n test...
# ** Error: Unexpected output value for addr
#    Time: 27500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 32500 ps  Iteration: 1  Instance: /tb_pc
# - sel_imm test...
# ** Error: Unexpected output value for addr
#    Time: 37500 ps  Iteration: 1  Instance: /tb_pc
# - sel_a test...
# ** Error: Unexpected output value for addr
#    Time: 42500 ps  Iteration: 1  Instance: /tb_pc
# - add_imm test...
# ** Error: Unexpected output value for addr
#    Time: 47500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 52500 ps  Iteration: 1  Instance: /tb_pc
# - enable test...
# ** Error: Unexpected output value for addr
#    Time: 57500 ps  Iteration: 1  Instance: /tb_pc
# - pc+4 test...
# ** Error: Unexpected output value for addr
#    Time: 62500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 67500 ps  Iteration: 1  Instance: /tb_pc
# ** Error: Unexpected output value for addr
#    Time: 72500 ps  Iteration: 1  Instance: /tb_pc
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of PC.vhd was successful.
do test_PC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:07 on Oct 24,2017
# vcom -reportprogress 300 -93 ../vhdl/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture synth of PC
# End time: 21:16:07 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:07 on Oct 24,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 21:16:07 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:07 on Oct 24,2017
# vcom -reportprogress 300 -93 ../testbench/tb_PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_PC
# -- Compiling architecture testbench of tb_PC
# ** Warning: ../testbench/tb_PC.vhd(57): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_PC.vhd(59): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 21:16:07 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 21:16:09 on Oct 24,2017, Elapsed time: 0:46:53
# Errors: 11, Warnings: 22
# vsim tb_PC 
# Start time: 21:16:09 on Oct 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_pc(testbench)
# Loading ieee.numeric_std(body)
# Loading work.pc(fast)
# - Program Counter test:
# - reset_n test...
# - sel_imm test...
# - sel_a test...
# - add_imm test...
# - enable test...
# - pc+4 test...
# ===================================================================
# Simulation is successful
# ===================================================================
# Compile of PC.vhd failed with 2 errors.
# Compile of PC.vhd failed with 2 errors.
# Compile of PC.vhd was successful.
do test_PC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying C:/Users/Stache/Desktop/Archord/Archord-2017/lab03/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:13 on Oct 24,2017
# vcom -reportprogress 300 -93 ../vhdl/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture synth of PC
# End time: 21:18:13 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:13 on Oct 24,2017
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 21:18:13 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:13 on Oct 24,2017
# vcom -reportprogress 300 -93 ../testbench/tb_PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_PC
# -- Compiling architecture testbench of tb_PC
# ** Warning: ../testbench/tb_PC.vhd(57): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_PC.vhd(59): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 21:18:13 on Oct 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 21:18:14 on Oct 24,2017, Elapsed time: 0:02:05
# Errors: 0, Warnings: 22
# vsim tb_PC 
# Start time: 21:18:14 on Oct 24,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_pc(testbench)
# Loading ieee.numeric_std(body)
# Loading work.pc(fast)
# - Program Counter test:
# - reset_n test...
# - sel_imm test...
# - sel_a test...
# - add_imm test...
# - enable test...
# - pc+4 test...
# ===================================================================
# Simulation is successful
# ===================================================================
# End time: 21:31:40 on Oct 24,2017, Elapsed time: 0:13:26
# Errors: 0, Warnings: 0
